#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Oct  8 21:06:11 2023
# Process ID: 2676
# Current directory: H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.runs/impl_1/design_1_wrapper.vdi
# Journal file: H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Vivado/YOLOV3TINY-ZYNQ/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1362.762 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7z035ffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_Accel_Conv_0_1/design_1_Accel_Conv_0_1.dcp' for cell 'design_1_i/Accel_Conv_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/design_1_alinx_ov5640_0_0.dcp' for cell 'design_1_i/alinx_ov5640_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0.dcp' for cell 'design_1_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.dcp' for cell 'design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.dcp' for cell 'design_1_i/axi_vdma_1'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.dcp' for cell 'design_1_i/axi_vdma_2'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0.dcp' for cell 'design_1_i/axis_broadcaster_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0.dcp' for cell 'design_1_i/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/design_1_axis_subset_converter_1_1.dcp' for cell 'design_1_i/axis_subset_converter_1'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_1/design_1_axis_subset_converter_2_1.dcp' for cell 'design_1_i/axis_subset_converter_2'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_0/design_1_axis_subset_converter_3_0.dcp' for cell 'design_1_i/axis_subset_converter_3'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_4_0/design_1_axis_subset_converter_4_0.dcp' for cell 'design_1_i/axis_subset_converter_4'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_2/design_1_ila_1_2.dcp' for cell 'design_1_i/broad0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_3/design_1_ila_1_3.dcp' for cell 'design_1_i/broad1'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_hls_preprocess_0_0/design_1_hls_preprocess_0_0.dcp' for cell 'design_1_i/hls_preprocess_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_hls_rect_0_3/design_1_hls_rect_0_3.dcp' for cell 'design_1_i/hls_rect_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_i2c_extender_0_0/design_1_i2c_extender_0_0.dcp' for cell 'design_1_i/i2c_extender_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_0_2/design_1_ila_0_2.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_3_0/design_1_ila_3_0.dcp' for cell 'design_1_i/ila_3'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp' for cell 'design_1_i/out5640'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_4/design_1_ila_1_4.dcp' for cell 'design_1_i/pre_out'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_1/design_1_rst_ps7_0_142M_1.dcp' for cell 'design_1_i/rst_ps7_0_142M'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_1/design_1_ila_1_1.dcp' for cell 'design_1_i/subset5640'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1472.676 ; gain = 1.902
INFO: [Netlist 29-17] Analyzing 9850 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0 UUID: f6be3d4c-51ed-555e-8c7e-053f79706920 
INFO: [Chipscope 16-324] Core: design_1_i/broad0 UUID: c51bd1ee-de0a-5635-9cb4-2d5a4a1764ed 
INFO: [Chipscope 16-324] Core: design_1_i/broad1 UUID: 52716ccb-ae50-5916-b2ca-331e5e452977 
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
INFO: [Chipscope 16-324] Core: design_1_i/ila_3 UUID: 20b6c98c-dda5-5940-8287-133eb6eeda88 
INFO: [Chipscope 16-324] Core: design_1_i/out5640 UUID: 5a73cf3a-7481-5335-9602-95b9fe4d6cbc 
INFO: [Chipscope 16-324] Core: design_1_i/pre_out UUID: 57305830-2d81-528d-b2ac-f61f9c262043 
INFO: [Chipscope 16-324] Core: design_1_i/subset5640 UUID: b9016185-8772-5a2b-a57b-560b0bbd03a7 
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_1/design_1_rst_ps7_0_142M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_1/design_1_rst_ps7_0_142M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_1/design_1_rst_ps7_0_142M_1.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_1/design_1_rst_ps7_0_142M_1.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/src/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/src/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-4' is a duplicate and will not be added again. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:220]
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_3_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_3/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_3_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_3/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_3_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_3/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_3_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_3/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/out5640/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/out5640/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/out5640/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/out5640/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/subset5640/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/subset5640/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_1/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/subset5640/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_1/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/subset5640/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/broad0/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/broad0/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_2/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/broad0/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_2/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/broad0/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_3/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/broad1/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_3/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/broad1/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_3/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/broad1/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_3/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/broad1/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:84]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-4' is a duplicate and will not be added again. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:220]
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_4/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/pre_out/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_4/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/pre_out/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_4/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/pre_out/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_ila_1_4/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/pre_out/inst'
Parsing XDC File [H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.srcs/constrs_1/new/emio.xdc]
Finished Parsing XDC File [H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.srcs/constrs_1/new/emio.xdc]
Parsing XDC File [H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.srcs/constrs_1/new/hdmi_out.xdc]
Parsing XDC File [H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.srcs/constrs_1/new/an5642.xdc]
Finished Parsing XDC File [H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.srcs/constrs_1/new/an5642.xdc]
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2614.684 ; gain = 807.070
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [h:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
INFO: [Project 1-1714] 31 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2614.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4093 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 812 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM64M => RAM64M (RAMD64E(x4)): 3264 instances

55 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 2614.684 ; gain = 1251.922
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.973 . Memory (MB): peak = 2614.684 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 188cad521

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2614.684 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2866.848 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 2866.848 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1fa7d23e2

Time (s): cpu = 00:00:25 ; elapsed = 00:01:17 . Memory (MB): peak = 2866.848 ; gain = 44.895

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1738e7c66

Time (s): cpu = 00:00:38 ; elapsed = 00:01:26 . Memory (MB): peak = 2868.727 ; gain = 46.773
INFO: [Opt 31-389] Phase Retarget created 784 cells and removed 1567 cells
INFO: [Opt 31-1021] In phase Retarget, 296 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 12d4f5176

Time (s): cpu = 00:00:39 ; elapsed = 00:01:27 . Memory (MB): peak = 2868.727 ; gain = 46.773
INFO: [Opt 31-389] Phase Constant propagation created 111 cells and removed 1140 cells
INFO: [Opt 31-1021] In phase Constant propagation, 521 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 102485a89

Time (s): cpu = 00:00:44 ; elapsed = 00:01:32 . Memory (MB): peak = 2868.727 ; gain = 46.773
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1987 cells
INFO: [Opt 31-1021] In phase Sweep, 4697 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG cmos1_pclk_IBUF_BUFG_inst to drive 508 load(s) on clock net cmos1_pclk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 7b4216fc

Time (s): cpu = 00:00:48 ; elapsed = 00:01:36 . Memory (MB): peak = 2868.727 ; gain = 46.773
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 5e22d185

Time (s): cpu = 00:00:49 ; elapsed = 00:01:37 . Memory (MB): peak = 2868.727 ; gain = 46.773
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 10c040806

Time (s): cpu = 00:00:49 ; elapsed = 00:01:37 . Memory (MB): peak = 2868.727 ; gain = 46.773
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 116 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             784  |            1567  |                                            296  |
|  Constant propagation         |             111  |            1140  |                                            521  |
|  Sweep                        |               0  |            1987  |                                           4697  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            116  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2868.727 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 8d4a49ca

Time (s): cpu = 00:00:54 ; elapsed = 00:01:42 . Memory (MB): peak = 2868.727 ; gain = 46.773

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 88 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 40 newly gated: 0 Total Ports: 176
Ending PowerOpt Patch Enables Task | Checksum: 5a9429da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 3851.293 ; gain = 0.000
Ending Power Optimization Task | Checksum: 5a9429da

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 3851.293 ; gain = 982.566

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5a9429da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3851.293 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 3851.293 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 108a25bf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 3851.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:22 . Memory (MB): peak = 3851.293 ; gain = 1236.609
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 3851.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3851.293 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 3851.293 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3851.293 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 539c1b7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 3851.293 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cmos1_pclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y192
	cmos1_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6f506e6e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 174dc47e9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 174dc47e9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 3851.293 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 174dc47e9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dd6724cf

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: dc057290

Time (s): cpu = 00:01:25 ; elapsed = 00:00:57 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c1e2f93d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2014 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 709 nets or LUTs. Breaked 0 LUT, combined 709 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 27 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3851.293 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3851.293 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            709  |                   709  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           27  |              0  |                    15  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           27  |            709  |                   724  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1524bb8a9

Time (s): cpu = 00:02:56 ; elapsed = 00:01:54 . Memory (MB): peak = 3851.293 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1d82447ed

Time (s): cpu = 00:02:59 ; elapsed = 00:01:57 . Memory (MB): peak = 3851.293 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d82447ed

Time (s): cpu = 00:02:59 ; elapsed = 00:01:57 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 159733ada

Time (s): cpu = 00:03:07 ; elapsed = 00:02:01 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17ec6a6d8

Time (s): cpu = 00:03:21 ; elapsed = 00:02:11 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18a342f4a

Time (s): cpu = 00:03:22 ; elapsed = 00:02:12 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1eaa285a5

Time (s): cpu = 00:03:22 ; elapsed = 00:02:12 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1829d4c28

Time (s): cpu = 00:03:33 ; elapsed = 00:02:19 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 142fdd36a

Time (s): cpu = 00:03:48 ; elapsed = 00:02:33 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: fdbea2e6

Time (s): cpu = 00:03:52 ; elapsed = 00:02:38 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 798d612d

Time (s): cpu = 00:03:52 ; elapsed = 00:02:39 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c7857c6f

Time (s): cpu = 00:04:34 ; elapsed = 00:03:02 . Memory (MB): peak = 3851.293 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c7857c6f

Time (s): cpu = 00:04:34 ; elapsed = 00:03:02 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d211e74c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.847 | TNS=-139.919 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c522d7f6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3851.293 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2393b540a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3851.293 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d211e74c

Time (s): cpu = 00:05:46 ; elapsed = 00:03:52 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.715. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c392792f

Time (s): cpu = 00:06:44 ; elapsed = 00:04:31 . Memory (MB): peak = 3851.293 ; gain = 0.000

Time (s): cpu = 00:06:44 ; elapsed = 00:04:31 . Memory (MB): peak = 3851.293 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c392792f

Time (s): cpu = 00:06:45 ; elapsed = 00:04:31 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c392792f

Time (s): cpu = 00:06:46 ; elapsed = 00:04:33 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c392792f

Time (s): cpu = 00:06:47 ; elapsed = 00:04:33 . Memory (MB): peak = 3851.293 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c392792f

Time (s): cpu = 00:06:48 ; elapsed = 00:04:34 . Memory (MB): peak = 3851.293 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3851.293 ; gain = 0.000

Time (s): cpu = 00:06:48 ; elapsed = 00:04:34 . Memory (MB): peak = 3851.293 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18faf1e87

Time (s): cpu = 00:06:49 ; elapsed = 00:04:35 . Memory (MB): peak = 3851.293 ; gain = 0.000
Ending Placer Task | Checksum: d6aa44cb

Time (s): cpu = 00:06:49 ; elapsed = 00:04:35 . Memory (MB): peak = 3851.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:55 ; elapsed = 00:04:39 . Memory (MB): peak = 3851.293 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3851.293 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3851.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 3851.293 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 3851.293 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.504 . Memory (MB): peak = 3851.293 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cmos1_pclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y192
	cmos1_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5ce19e73 ConstDB: 0 ShapeSum: 79c8a658 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d1ee9e7e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 4075.637 ; gain = 121.504
Post Restoration Checksum: NetGraph: 6acb498c NumContArr: 672354f2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d1ee9e7e

Time (s): cpu = 00:01:38 ; elapsed = 00:01:11 . Memory (MB): peak = 4075.637 ; gain = 121.504

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d1ee9e7e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:12 . Memory (MB): peak = 4087.383 ; gain = 133.250

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d1ee9e7e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:12 . Memory (MB): peak = 4087.391 ; gain = 133.258
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1493d9cd3

Time (s): cpu = 00:02:49 ; elapsed = 00:01:59 . Memory (MB): peak = 4223.457 ; gain = 269.324
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.797 | TNS=-141.828| WHS=-0.375 | THS=-4769.464|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 16e3ae86e

Time (s): cpu = 00:03:48 ; elapsed = 00:02:33 . Memory (MB): peak = 4703.105 ; gain = 748.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.797 | TNS=-141.789| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 176a530f1

Time (s): cpu = 00:03:48 ; elapsed = 00:02:34 . Memory (MB): peak = 4703.105 ; gain = 748.973
Phase 2 Router Initialization | Checksum: 1bc138af0

Time (s): cpu = 00:03:48 ; elapsed = 00:02:34 . Memory (MB): peak = 4703.105 ; gain = 748.973

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00162241 %
  Global Horizontal Routing Utilization  = 0.00241151 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 122146
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 122145
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bc138af0

Time (s): cpu = 00:03:50 ; elapsed = 00:02:35 . Memory (MB): peak = 4703.105 ; gain = 748.973
Phase 3 Initial Routing | Checksum: faaa25b8

Time (s): cpu = 00:04:38 ; elapsed = 00:03:01 . Memory (MB): peak = 4703.105 ; gain = 748.973

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3738
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.757 | TNS=-7502.991| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a20f0031

Time (s): cpu = 00:05:50 ; elapsed = 00:03:53 . Memory (MB): peak = 4703.105 ; gain = 748.973

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.757 | TNS=-7502.867| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 187b1f37d

Time (s): cpu = 00:05:55 ; elapsed = 00:03:57 . Memory (MB): peak = 4703.105 ; gain = 748.973
Phase 4 Rip-up And Reroute | Checksum: 187b1f37d

Time (s): cpu = 00:05:55 ; elapsed = 00:03:57 . Memory (MB): peak = 4703.105 ; gain = 748.973

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13d58f952

Time (s): cpu = 00:06:09 ; elapsed = 00:04:06 . Memory (MB): peak = 4703.105 ; gain = 748.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.757 | TNS=-7410.863| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 244743f03

Time (s): cpu = 00:06:14 ; elapsed = 00:04:09 . Memory (MB): peak = 4703.105 ; gain = 748.973

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 244743f03

Time (s): cpu = 00:06:14 ; elapsed = 00:04:09 . Memory (MB): peak = 4703.105 ; gain = 748.973
Phase 5 Delay and Skew Optimization | Checksum: 244743f03

Time (s): cpu = 00:06:14 ; elapsed = 00:04:10 . Memory (MB): peak = 4703.105 ; gain = 748.973

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a63d529d

Time (s): cpu = 00:06:23 ; elapsed = 00:04:15 . Memory (MB): peak = 4703.105 ; gain = 748.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.757 | TNS=-6796.735| WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c83411b8

Time (s): cpu = 00:06:24 ; elapsed = 00:04:16 . Memory (MB): peak = 4703.105 ; gain = 748.973
Phase 6 Post Hold Fix | Checksum: 1c83411b8

Time (s): cpu = 00:06:24 ; elapsed = 00:04:16 . Memory (MB): peak = 4703.105 ; gain = 748.973

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.8475 %
  Global Horizontal Routing Utilization  = 13.8671 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X62Y245 -> INT_L_X62Y245
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X71Y241 -> INT_R_X71Y241
   INT_L_X84Y221 -> INT_L_X84Y221
West Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y249 -> INT_R_X19Y249
   INT_R_X45Y244 -> INT_R_X45Y244
   INT_L_X28Y229 -> INT_L_X28Y229

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 2164fd9b7

Time (s): cpu = 00:06:25 ; elapsed = 00:04:17 . Memory (MB): peak = 4703.105 ; gain = 748.973

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2164fd9b7

Time (s): cpu = 00:06:25 ; elapsed = 00:04:17 . Memory (MB): peak = 4703.105 ; gain = 748.973

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24cea7ad2

Time (s): cpu = 00:06:30 ; elapsed = 00:04:22 . Memory (MB): peak = 4703.105 ; gain = 748.973

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.757 | TNS=-6796.735| WHS=0.036  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 24cea7ad2

Time (s): cpu = 00:06:38 ; elapsed = 00:04:27 . Memory (MB): peak = 4703.105 ; gain = 748.973
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:39 ; elapsed = 00:04:27 . Memory (MB): peak = 4703.105 ; gain = 748.973

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:34 ; elapsed = 00:04:59 . Memory (MB): peak = 4703.105 ; gain = 851.812
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 4703.105 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4703.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 4703.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 4703.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file H:/Vivado/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4703.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
160 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 4703.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4703.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4703.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/alinx_ov5640_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A2)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 106 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 92 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 871 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 34544768 bits.
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:15 ; elapsed = 00:01:24 . Memory (MB): peak = 5112.598 ; gain = 409.492
INFO: [Common 17-206] Exiting Vivado at Sun Oct  8 21:24:11 2023...
