/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  reg [11:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [22:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [22:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[63:43] <= in_data[95:75];
  assign celloutsig_1_4z = celloutsig_1_0z[17:1] <= { celloutsig_1_1z[3:2], celloutsig_1_2z };
  assign celloutsig_1_8z = in_data[133:129] <= celloutsig_1_2z[5:1];
  assign celloutsig_1_10z = { in_data[114:107], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z } <= { celloutsig_1_5z[5:2], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_0z[17:2], celloutsig_1_11z, celloutsig_1_8z } <= { celloutsig_1_0z[14:7], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_15z = { celloutsig_1_5z[7:6], celloutsig_1_13z } <= { in_data[165:164], celloutsig_1_10z };
  assign celloutsig_0_8z = { celloutsig_0_1z[6:1], celloutsig_0_5z, celloutsig_0_6z } <= { celloutsig_0_5z, celloutsig_0_1z[6:1], celloutsig_0_1z[1] };
  assign celloutsig_0_11z = { celloutsig_0_10z[10:1], celloutsig_0_9z } <= { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[58:50] <= in_data[66:58];
  assign celloutsig_0_3z = ! { in_data[86:64], celloutsig_0_1z[6:1], celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_11z = ! in_data[129:124];
  assign celloutsig_0_5z = ! celloutsig_0_4z[16:14];
  assign celloutsig_0_6z = ! { in_data[70:68], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_13z = ! { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_16z = ! { celloutsig_0_9z[4:3], celloutsig_0_15z };
  assign celloutsig_0_31z = ! { celloutsig_0_12z[9:0], celloutsig_0_23z, celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_5z[4:2] || celloutsig_1_0z[16:14];
  assign celloutsig_1_17z = { celloutsig_1_16z[22:16], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_3z } || in_data[129:120];
  assign celloutsig_0_15z = { celloutsig_0_4z[16:6], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_11z } || { celloutsig_0_4z[14:13], celloutsig_0_12z };
  assign celloutsig_0_23z = { in_data[32:15], celloutsig_0_16z } || { celloutsig_0_17z[4:2], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_3z = { celloutsig_1_2z[11:4], celloutsig_1_1z } || celloutsig_1_2z[13:1];
  assign celloutsig_1_7z = { celloutsig_1_5z[1:0], celloutsig_1_3z } | celloutsig_1_2z[10:8];
  assign celloutsig_1_9z = { celloutsig_1_0z[11:10], celloutsig_1_7z } | celloutsig_1_0z[17:13];
  assign celloutsig_1_12z = celloutsig_1_0z[16:6] | celloutsig_1_0z[16:6];
  assign celloutsig_1_14z = { celloutsig_1_12z[7:2], celloutsig_1_6z, celloutsig_1_1z } | { in_data[156:146], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_1z[2:0], celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_13z } | { in_data[175:158], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_1z[6:1], celloutsig_0_1z[1] } | celloutsig_0_4z[9:3];
  assign celloutsig_0_12z = celloutsig_0_10z[12:1] | in_data[25:14];
  assign celloutsig_1_0z = in_data[165:148] | in_data[186:169];
  assign celloutsig_1_1z = celloutsig_1_0z[14:10] | celloutsig_1_0z[14:10];
  assign celloutsig_1_2z = in_data[188:174] | { in_data[191:182], celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_0z[14:7] << { celloutsig_1_2z[8:2], celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_12z[6], celloutsig_1_11z, celloutsig_1_9z } << { celloutsig_1_2z[11:7], celloutsig_1_17z, celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_9z[2:0], celloutsig_0_6z, celloutsig_0_0z } << { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_16z = 23'h000000;
    else if (clkin_data[32]) celloutsig_1_16z = { celloutsig_1_0z[12:7], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_7z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_10z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_4z[12:2], celloutsig_0_4z[2], celloutsig_0_4z[0] };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_30z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_30z = { celloutsig_0_10z[11:2], celloutsig_0_5z, celloutsig_0_23z };
  assign celloutsig_0_1z[6:1] = { in_data[49:45], celloutsig_0_0z } | { in_data[33:31], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_4z[2], celloutsig_0_4z[0], celloutsig_0_4z[16:3] } = { celloutsig_0_3z, celloutsig_0_3z, in_data[63:50] } | { celloutsig_0_2z, celloutsig_0_0z, in_data[67], celloutsig_0_3z, celloutsig_0_1z[6:1], celloutsig_0_1z[1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign celloutsig_0_4z[1] = celloutsig_0_4z[2];
  assign { out_data[150:128], out_data[102:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
