
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.843262 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.843262 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.836670 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.836670 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2368.909424 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2368.909424 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028552    0.148350    1.833314 2370.742676 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.148350    0.000000 2370.742676 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.014512    0.080690    1.926765 2372.669434 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.080690    0.000227 2372.669678 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034058    0.169369    0.210548 2372.880127 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.169369    0.000682 2372.880859 ^ io_west_out[13] (out)
                                           2372.880859   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.880859   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.869141   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.843262 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.843262 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.836670 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.836670 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2368.909424 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2368.909424 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028552    0.148350    1.833314 2370.742676 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.148350    0.000000 2370.742676 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005868    0.044111    1.818080 2372.560791 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.044111    0.000227 2372.561035 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170714    0.198042 2372.759033 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.170715    0.000682 2372.759766 ^ io_south_out[13] (out)
                                           2372.759766   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.759766   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.990234   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.860596 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.860596 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.770508 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.770508 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.384766 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.385742 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014938    0.085895    2.166189 2370.551758 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085895    0.000000 2370.551758 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.011371    0.067006    1.698254 2372.250000 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.067006    0.000227 2372.250244 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.169752    0.205773 2372.456055 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.169753    0.000682 2372.456787 ^ io_west_out[4] (out)
                                           2372.456787   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.456787   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.292969   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.843262 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.843262 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.836670 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.836670 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2368.909424 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2368.909424 ^ cell1/CBnorth_in[13] (fpgacell)
     3    0.207263    0.994084    2.484740 2371.394043 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.995602    0.034561 2371.428711 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.188469    0.904545    0.806267 2372.234863 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.919159    0.092314 2372.327148 ^ io_east_out[13] (out)
                                           2372.327148   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.327148   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.423340   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.941650 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.941895 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.865234 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.865234 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.790771 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.790771 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.340820 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.340820 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031238    0.160991    1.910621 2370.251465 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160991    0.000000 2370.251465 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.010564    0.066004    1.822855 2372.074463 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.066004    0.000227 2372.074463 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.033937    0.168722    0.204864 2372.279541 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.168722    0.000682 2372.280029 ^ io_west_out[12] (out)
                                           2372.280029   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.280029   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.470215   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.860596 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.860596 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.770508 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.770508 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.384766 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.385742 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014938    0.085895    2.166189 2370.551758 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085895    0.000000 2370.551758 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005988    0.040020    1.455419 2372.007324 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.040020    0.000227 2372.007568 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170394    0.196223 2372.203613 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.170445    0.000682 2372.204346 ^ io_south_out[4] (out)
                                           2372.204346   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.204346   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.545898   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.916748 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.916748 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.665771 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.665771 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.223877 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.224121 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014138    0.087849    2.027264 2370.251465 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087849    0.000000 2370.251465 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.009303    0.064990    1.737590 2371.989014 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.064990    0.000227 2371.989258 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.169741    0.205091 2372.194336 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.169741    0.000682 2372.195068 ^ io_west_out[5] (out)
                                           2372.195068   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.195068   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.555176   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.941650 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.941895 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.865234 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.865234 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.790771 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.790771 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.340820 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.340820 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031238    0.160991    1.910621 2370.251465 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160991    0.000000 2370.251465 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006315    0.044044    1.603667 2371.855225 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.044044    0.000227 2371.855469 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170714    0.198042 2372.053467 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.170715    0.000682 2372.054199 ^ io_south_out[12] (out)
                                           2372.054199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.054199   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.695801   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.059326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.059570 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.610107 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.610107 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.324707 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.324707 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.208252 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.208740 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015554    0.087662    1.993385 2370.202148 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087662    0.000000 2370.202148 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009602    0.058484    1.605486 2371.807617 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.058484    0.000227 2371.807861 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034088    0.169401    0.202363 2372.010254 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.169402    0.000682 2372.010986 ^ io_west_out[6] (out)
                                           2372.010986   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.010986   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.739258   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.916748 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.916748 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.665771 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.665771 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.223877 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.224121 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014138    0.087849    2.027264 2370.251465 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087849    0.000000 2370.251465 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.006115    0.047166    1.491117 2371.742676 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.047166    0.000227 2371.742920 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170708    0.199179 2371.941895 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.170709    0.000682 2371.942627 ^ io_south_out[5] (out)
                                           2371.942627   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.942627   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.807617   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.059326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.059570 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.610107 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.610107 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.324707 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.324707 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.208252 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.208740 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015554    0.087662    1.993385 2370.202148 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087662    0.000000 2370.202148 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.006768    0.045718    1.506578 2371.708740 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.045718    0.000227 2371.708984 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170711    0.198497 2371.907471 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.170712    0.000682 2371.908203 ^ io_south_out[6] (out)
                                           2371.908203   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.908203   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.841797   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.941650 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.941895 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.865234 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.865234 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.790771 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.790771 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.340820 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.340820 ^ cell1/CBnorth_in[12] (fpgacell)
     3    0.115340    0.559037    2.256229 2370.597168 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.564005    0.044793 2370.641846 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.155319    0.747333    0.663704 2371.305664 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.758199    0.072532 2371.378174 ^ io_east_out[12] (out)
                                           2371.378174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.378174   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.371582   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.860596 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.860596 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.770508 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.770508 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.384766 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.385742 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.011990    0.065843    2.381967 2370.767578 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.065843    0.000455 2370.768066 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.040800    0.200730    0.226009 2370.994141 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.200775    0.002501 2370.996582 ^ io_east_out[4] (out)
                                           2370.996582   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.996582   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.753906   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.843262 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.843262 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.836670 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.836670 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2368.909424 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2368.909424 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005777    0.043771    1.677563 2370.586914 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.043771    0.000227 2370.587158 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170715    0.197815 2370.784912 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.170716    0.000682 2370.785645 ^ io_south_out[29] (out)
                                           2370.785645   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.785645   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.964844   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.059326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.059570 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.610107 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.610107 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.324707 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.324707 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.208252 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.208740 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.012795    0.069068    2.105480 2370.314209 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.069068    0.000682 2370.314941 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.044435    0.217959    0.238742 2370.553711 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.218028    0.003183 2370.556885 ^ io_east_out[6] (out)
                                           2370.556885   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.556885   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.192871   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.916748 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.916748 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.665771 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.665771 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.223877 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.224121 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015614    0.081832    2.041588 2370.265869 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.081832    0.000455 2370.266357 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.043996    0.215893    0.242153 2370.508301 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.215953    0.002956 2370.511475 ^ io_east_out[5] (out)
                                           2370.511475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.511475   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.238281   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.860596 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.860596 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.770508 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.770508 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.384766 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.385742 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006147    0.040681    1.911530 2370.297119 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.040681    0.000227 2370.297363 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.170773    0.196678 2370.494141 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.170825    0.000682 2370.494873 ^ io_south_out[20] (out)
                                           2370.494873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.494873   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.255371   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.843262 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.843262 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.836670 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.836670 ^ cell3/SBwest_in[13] (fpgacell)
     3    0.147814    0.712481    2.670731 2369.507568 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.718434    0.050022 2369.557617 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.147092    0.706966    0.662567 2370.220215 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.716157    0.065029 2370.285156 ^ io_east_out[29] (out)
                                           2370.285156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.285156   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.464844   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.059326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.059570 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.610107 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.610107 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.324707 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.324707 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.208252 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.208740 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006677    0.045352    1.873104 2370.081787 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.045352    0.000227 2370.082031 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170712    0.198497 2370.280518 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.170713    0.000682 2370.281250 ^ io_south_out[22] (out)
                                           2370.281250   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.281250   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.468750   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.916748 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.916748 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.665771 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.665771 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.223877 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.224121 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006198    0.047465    1.762601 2369.986816 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.047465    0.000227 2369.987061 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034398    0.170768    0.199179 2370.186279 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.170769    0.000682 2370.187012 ^ io_south_out[21] (out)
                                           2370.187012   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.187012   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.562988   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.758545 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.758545 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.563477 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.563477 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.420166 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.420166 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014716    0.082012    1.514763 2367.935059 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082012    0.000000 2367.935059 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006492    0.041855    2.042270 2369.977295 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.041855    0.000227 2369.977539 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.170261    0.196678 2370.174072 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.170313    0.000682 2370.174805 ^ io_north_out[1] (out)
                                           2370.174805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.174805   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.575195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.941650 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.941895 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.865234 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.865234 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.790771 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.790771 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.340820 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.340820 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006366    0.044242    1.621856 2369.962646 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.044242    0.000227 2369.962891 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170714    0.198042 2370.160889 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.170715    0.000682 2370.161621 ^ io_south_out[28] (out)
                                           2370.161621   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.161621   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.588867   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.941650 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.941895 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.865234 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.865234 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.790771 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.790771 ^ cell3/SBwest_in[12] (fpgacell)
     3    0.127072    0.613882    2.216666 2369.007568 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.617708    0.041837 2369.049316 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.156020    0.741062    0.712362 2369.761719 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.741711    0.018190 2369.780029 ^ io_east_out[28] (out)
                                           2369.780029   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.780029   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.970215   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.860596 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.860596 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.770508 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.770508 ^ cell3/SBwest_in[4] (fpgacell)
     3    0.116797    0.563627    2.254865 2369.025391 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.565859    0.031605 2369.057129 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.138889    0.668422    0.618684 2369.675781 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.675687    0.056616 2369.732422 ^ io_east_out[20] (out)
                                           2369.732422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.732422   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.018066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.758545 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.758545 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.563477 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.563477 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.420166 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.420166 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014716    0.082012    1.514763 2367.935059 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082012    0.000000 2367.935059 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010307    0.059134    1.550461 2369.485352 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.059134    0.000227 2369.485596 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.169707    0.202817 2369.688477 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.169708    0.000682 2369.689209 ^ io_west_out[17] (out)
                                           2369.689209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.689209   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.060547   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.916748 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.916748 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.665771 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.665771 ^ cell3/SBwest_in[5] (fpgacell)
     3    0.166922    0.795440    2.238266 2368.904053 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.795690    0.013415 2368.917480 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.138286    0.665660    0.640966 2369.558350 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.672925    0.056389 2369.614746 ^ io_east_out[21] (out)
                                           2369.614746   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.614746   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.135254   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.059326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.059570 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.610107 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.610107 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.324707 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.324707 ^ cell3/SBwest_in[6] (fpgacell)
     3    0.165335    0.790893    2.536126 2368.860840 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.791011    0.009777 2368.870605 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.130670    0.628636    0.620958 2369.491699 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.635164    0.051841 2369.543457 ^ io_east_out[22] (out)
                                           2369.543457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.543457   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.206543   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.758545 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.758545 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.563477 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.563477 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.420166 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.420166 ^ cell3/SBsouth_in[1] (fpgacell)
     3    0.170826    0.814629    2.265551 2368.685791 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.815091    0.017963 2368.703857 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.100180    0.484126    0.534101 2369.237793 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.488089    0.035698 2369.273438 ^ io_east_out[17] (out)
                                           2369.273438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.273438   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.476074   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.843262 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.843262 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.836670 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.836670 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008197    0.049355    2.013849 2368.850586 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.049355    0.000227 2368.850830 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.038490    0.189703    0.213049 2369.063965 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.189719    0.001364 2369.065186 ^ io_north_out[29] (out)
                                           2369.065186   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.065186   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.684570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.941650 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.941895 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.865234 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.865234 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.790771 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.790771 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011680    0.064470    2.049546 2368.840332 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064470    0.000227 2368.840576 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.037085    0.183025    0.214186 2369.054932 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.183090    0.001137 2369.055908 ^ io_north_out[28] (out)
                                           2369.055908   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.055908   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.694336   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.059326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.059570 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.610107 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.610107 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.324707 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.324707 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.008583    0.050865    2.500201 2368.824951 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.050865    0.000227 2368.825195 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170406    0.200316 2369.025391 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.170407    0.000682 2369.026123 ^ io_north_out[22] (out)
                                           2369.026123   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.026123   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.723633   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.916748 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.916748 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.665771 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.665771 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.008760    0.051635    2.025672 2368.691406 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.051635    0.000227 2368.691650 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.170221    0.200544 2368.892334 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.170222    0.000682 2368.892822 ^ io_north_out[21] (out)
                                           2368.892822   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.892822   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.857422   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.860596 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.860596 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.770508 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.770508 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.008236    0.049318    1.872877 2368.643555 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.049318    0.000227 2368.643799 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170409    0.199634 2368.843262 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.170410    0.000682 2368.843994 ^ io_north_out[20] (out)
                                           2368.843994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.843994   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.906250   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.758545 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.758545 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.563477 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.563477 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.420166 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.420166 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.006709    0.042775    1.992248 2368.412598 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.042775    0.000227 2368.412598 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.170725    0.197360 2368.610107 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.170777    0.000682 2368.610840 ^ io_north_out[17] (out)
                                           2368.610840   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.610840   data arrival time
---------------------------------------------------------------------------------------------
                                           5631.139160   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.941650 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.941895 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.865234 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.865234 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.009012    0.052784    2.105026 2366.970215 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.052784    0.000227 2366.970459 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034626    0.171825    0.202135 2367.172607 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.171826    0.000682 2367.173340 ^ io_north_out[12] (out)
                                           2367.173340   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.173340   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.576660   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.916748 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.916748 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008762    0.051644    2.047273 2366.964111 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.051644    0.000227 2366.964355 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.170221    0.200544 2367.164795 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.170222    0.000682 2367.165527 ^ io_north_out[5] (out)
                                           2367.165527   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.165527   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.584473   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.059326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.059570 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.610107 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.610107 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008648    0.051146    2.201205 2366.811279 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.051146    0.000227 2366.811523 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170566    0.200544 2367.012207 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.170567    0.000682 2367.012695 ^ io_north_out[6] (out)
                                           2367.012695   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.012695   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.737305   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.843262 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.843262 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.012718    0.072955    1.920853 2366.763916 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.072955    0.000000 2366.763916 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170581    0.208502 2366.972412 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.170582    0.000682 2366.973145 ^ io_west_out[29] (out)
                                           2366.973145   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.973145   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.776855   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.860596 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.860596 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.008210    0.049205    1.872877 2366.733643 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.049205    0.000227 2366.733887 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170409    0.199634 2366.933350 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.170410    0.000682 2366.934082 ^ io_north_out[4] (out)
                                           2366.934082   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.934082   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.815918   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.941650 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.941895 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.865234 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.865234 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.009977    0.063647    1.820581 2366.685791 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.063647    0.000227 2366.686035 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.169733    0.204636 2366.890625 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.169734    0.000682 2366.891357 ^ io_west_out[28] (out)
                                           2366.891357   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.891357   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.858887   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.916748 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.916748 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008899    0.063488    1.735998 2366.652832 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.063488    0.000227 2366.653076 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.169732    0.204409 2366.857422 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.169733    0.000682 2366.858154 ^ io_west_out[21] (out)
                                           2366.858154   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.858154   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.892090   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.843262 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.843262 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008175    0.049240    1.770104 2366.613281 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.049240    0.000227 2366.613525 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034332    0.170460    0.199634 2366.813232 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.170461    0.000682 2366.813721 ^ io_north_out[13] (out)
                                           2366.813721   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.813721   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.936523   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.860596 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.860596 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.010916    0.065142    1.696662 2366.557373 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.065142    0.000227 2366.557617 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034305    0.170459    0.205546 2366.763184 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.170459    0.000682 2366.763916 ^ io_west_out[20] (out)
                                           2366.763916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.763916   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.986328   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.059326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.059570 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.610107 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.610107 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008533    0.054086    1.601620 2366.211670 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.054086    0.000227 2366.211914 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.169746    0.200998 2366.413086 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.169747    0.000682 2366.413574 ^ io_west_out[22] (out)
                                           2366.413574   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.413574   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.336914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.758545 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.758545 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.563477 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.563477 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013086    0.070367    1.615717 2366.179199 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.070367    0.000227 2366.179443 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.040108    0.197419    0.225782 2366.405273 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.197444    0.001819 2366.406982 ^ io_east_out[1] (out)
                                           2366.406982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.406982   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.343262   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     3    0.157684    0.757094    6.527898 2365.559326 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.758657    0.030013 2365.589355 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.152282    0.723438    0.713953 2366.303467 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.724002    0.016826 2366.320312 ^ io_east_out[24] (out)
                                           2366.320312   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.320312   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.429688   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     3    0.201303    0.963326    6.516303 2365.547852 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.963508    0.012960 2365.560791 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.148547    0.714917    0.684395 2366.245117 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.723515    0.063437 2366.308594 ^ io_east_out[25] (out)
                                           2366.308594   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.308594   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.441406   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     3    0.153401    0.738793    6.502432 2365.533936 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.740418    0.030468 2365.564453 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.135872    0.653823    0.629598 2366.194092 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.661795    0.058435 2366.252441 ^ io_east_out[27] (out)
                                           2366.252441   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.252441   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.497559   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     3    0.114043    0.551309    6.477421 2365.509033 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.554459    0.036152 2365.545166 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.149789    0.711926    0.683258 2366.228271 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.712452    0.016144 2366.244385 ^ io_east_out[26] (out)
                                           2366.244385   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.244385   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.505859   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     3    0.185996    0.884668    6.441269 2365.472656 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.884857    0.012960 2365.485840 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.096557    0.467490    0.527734 2366.013428 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.471510    0.035243 2366.048828 ^ io_east_out[18] (out)
                                           2366.048828   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.048828   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.701172   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.758545 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.758545 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.563477 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.563477 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.006377    0.041668    1.283524 2365.846924 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.041668    0.000227 2365.847168 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170391    0.196906 2366.044189 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.170442    0.000682 2366.044922 ^ io_south_out[17] (out)
                                           2366.044922   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.044922   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.705078   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     3    0.162460    0.780134    5.742777 2364.774170 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.783449    0.038881 2364.813232 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.104080    0.501998    0.545242 2365.358398 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.505550    0.034333 2365.392822 ^ io_east_out[16] (out)
                                           2365.392822   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.392822   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.356934   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009960    0.057080    6.091568 2365.123047 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.057080    0.000227 2365.123291 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.170793    0.202817 2365.326172 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.170794    0.000682 2365.326904 ^ io_north_out[26] (out)
                                           2365.326904   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.326904   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.423340   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009509    0.055976    6.081791 2365.113281 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.055976    0.000227 2365.113525 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170483    0.202135 2365.315674 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.170484    0.000682 2365.316406 ^ io_north_out[24] (out)
                                           2365.316406   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.316406   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.433594   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014936    0.078655    6.046776 2365.078369 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.078655    0.000227 2365.078613 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170614    0.210548 2365.289062 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.170615    0.000682 2365.289795 ^ io_north_out[27] (out)
                                           2365.289795   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.289795   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.460449   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.011974    0.065706    6.037226 2365.068848 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.065706    0.000227 2365.068848 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171063    0.206228 2365.275146 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.171064    0.000682 2365.275879 ^ io_north_out[25] (out)
                                           2365.275879   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.275879   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.474609   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     3    0.198479    0.949022    5.467428 2364.499023 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.949136    0.010459 2364.509277 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.116575    0.562089    0.591399 2365.100830 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.567489    0.044793 2365.145508 ^ io_east_out[19] (out)
                                           2365.145508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.145508   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.604492   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.101221    7.365770 2356.257324 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.101221    0.000227 2356.257568 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.099570    2.391516 2358.649170 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.099570    0.000227 2358.649414 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.009877    0.038283    6.285973 2364.935303 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.038283    0.000227 2364.935547 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.089735    0.177124 2365.112549 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.089741    0.000682 2365.113281 v io_north_out[18] (out)
                                           2365.113281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.113281   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.636719   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     3    0.101868    0.489200    5.345555 2364.376953 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.490451    0.028649 2364.405762 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.143842    0.692549    0.620958 2365.026611 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.700497    0.060027 2365.086670 ^ io_east_out[23] (out)
                                           2365.086670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.086670   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.663574   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.758545 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.758545 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.009994    0.057778    1.549324 2364.307861 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.057778    0.000227 2364.308105 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.169700    0.202363 2364.510498 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.169700    0.000682 2364.511230 ^ io_west_out[1] (out)
                                           2364.511230   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.511230   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.238770   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.758545 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.758545 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006528    0.042303    1.475428 2364.234131 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.042303    0.000227 2364.234375 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170389    0.197133 2364.431396 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.170441    0.000682 2364.432129 ^ io_south_out[1] (out)
                                           2364.432129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.432129   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.317871   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     3    0.020823    0.106001    6.786650 2363.203857 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.106001    0.000909 2363.204834 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.046638    0.228596    0.258524 2363.463135 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.228731    0.004547 2363.467773 ^ io_east_out[10] (out)
                                           2363.467773   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.467773   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.282715   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     3    0.026045    0.129662    6.699111 2363.116211 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.129662    0.000682 2363.116943 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.050206    0.245151    0.279897 2363.396973 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.245172    0.001819 2363.398682 ^ io_east_out[11] (out)
                                           2363.398682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.398682   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.351562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013255    0.071634    6.661367 2363.078613 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.071634    0.000682 2363.079102 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.046358    0.226259    0.245564 2363.324707 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.226350    0.003865 2363.328613 ^ io_east_out[8] (out)
                                           2363.328613   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.328613   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.421875   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019646    0.100547    6.518576 2362.935791 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.100547    0.000455 2362.936279 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.045352    0.222454    0.252840 2363.188965 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.222550    0.003865 2363.192871 ^ io_east_out[9] (out)
                                           2363.192871   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.192871   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.557129   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.010242    0.059933    6.468554 2362.885742 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.059933    0.000227 2362.885986 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.040372    0.198643    0.222826 2363.108887 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.198673    0.002046 2363.110840 ^ io_east_out[2] (out)
                                           2363.110840   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.110840   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.639160   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006577    0.045724    6.233904 2362.651123 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.045724    0.000227 2362.651367 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170382    0.198270 2362.849609 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.170383    0.000682 2362.850342 ^ io_south_out[24] (out)
                                           2362.850342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.850342   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.899902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006047    0.041520    6.216169 2362.633301 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.041520    0.000227 2362.633545 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.170771    0.196906 2362.830566 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.170823    0.000682 2362.831055 ^ io_south_out[27] (out)
                                           2362.831055   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.831055   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.918945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006128    0.041017    6.175469 2362.592529 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.041017    0.000227 2362.592773 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170720    0.196678 2362.789551 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.170772    0.000682 2362.790283 ^ io_south_out[26] (out)
                                           2362.790283   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.790283   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.959961   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005712    0.039351    6.063147 2362.480225 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.039351    0.000227 2362.480469 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170724    0.196223 2362.676758 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.170776    0.000682 2362.677490 ^ io_south_out[25] (out)
                                           2362.677490   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.677490   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.072754   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006612    0.042336    6.036544 2362.453613 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.042336    0.000227 2362.453857 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170718    0.197360 2362.651367 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.170770    0.000682 2362.652100 ^ io_south_out[18] (out)
                                           2362.652100   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.652100   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.098145   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.007617    0.048844    5.854417 2362.271484 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.048844    0.000227 2362.271729 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.039887    0.196254    0.217597 2362.489502 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.196265    0.001137 2362.490479 ^ io_east_out[0] (out)
                                           2362.490479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.490479   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.259277   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.018749    0.095993    5.679795 2362.096924 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.095993    0.000682 2362.097656 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.045051    0.220195    0.250566 2362.348145 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.220277    0.003638 2362.351807 ^ io_east_out[7] (out)
                                           2362.351807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.351807   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.398438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.016189    0.084455    5.466973 2361.884033 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.084455    0.000455 2361.884521 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.041543    0.204283    0.235332 2362.119873 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.204322    0.002274 2362.122314 ^ io_east_out[3] (out)
                                           2362.122314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.122314   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.627441   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.031250 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.031494 v cell3/SBsouth_in[7] (fpgacell)
     1    0.008488    0.035136    1.995431 2361.026855 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.035136    0.000227 2361.027100 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089748    0.175760 2361.202881 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.089754    0.000682 2361.203613 v io_north_out[23] (out)
                                           2361.203613   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2361.203613   data arrival time
---------------------------------------------------------------------------------------------
                                           5638.546387   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.416992 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.417236 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005919    0.029855    1.857416 2358.274658 v cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.029855    0.000227 2358.274902 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089914    0.173713 2358.448486 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.089920    0.000682 2358.449219 v io_south_out[23] (out)
                                           2358.449219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2358.449219   data arrival time
---------------------------------------------------------------------------------------------
                                           5641.301270   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.009600    0.037636    4.324875 2353.216309 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.037636    0.000227 2353.216553 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034425    0.089955    0.177124 2353.393799 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.089961    0.000682 2353.394531 v io_north_out[19] (out)
                                           2353.394531   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.394531   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.355469   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.891357 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.891602 v cell3/SBsouth_in[3] (fpgacell)
     1    0.011288    0.041590    4.196409 2353.087891 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.041590    0.000227 2353.088135 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.089924    0.178943 2353.267090 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.089930    0.000682 2353.267822 v io_north_out[16] (out)
                                           2353.267822   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.267822   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.482422   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.765137 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.765137 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.122070 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.122314 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006768    0.031507    4.791218 2345.913574 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.031507    0.000227 2345.913818 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089902    0.174396 2346.088379 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.089908    0.000682 2346.088867 v io_south_out[19] (out)
                                           2346.088867   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2346.088867   data arrival time
---------------------------------------------------------------------------------------------
                                           5653.661133   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.009962    0.057088    6.368055 2340.996826 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.057088    0.000227 2340.997070 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.170967    0.203045 2341.200195 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.170968    0.000682 2341.200928 ^ io_north_out[10] (out)
                                           2341.200928   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.200928   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.549316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.009288    0.055029    6.357368 2340.986328 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.055029    0.000227 2340.986572 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.170293    0.201680 2341.188232 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.170294    0.000682 2341.188721 ^ io_north_out[8] (out)
                                           2341.188721   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.188721   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.561523   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.014910    0.078537    6.323035 2340.951904 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.078537    0.000227 2340.952148 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.170916    0.210775 2341.162842 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.170917    0.000682 2341.163574 ^ io_north_out[11] (out)
                                           2341.163574   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.163574   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.586426   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.011818    0.065099    6.313030 2340.941895 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.065099    0.000227 2340.942139 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034567    0.171688    0.206455 2341.148682 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.171690    0.000909 2341.149414 ^ io_north_out[9] (out)
                                           2341.149414   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.149414   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.600586   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.010078    0.057396    6.130904 2340.759766 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.057396    0.000227 2340.760010 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170491    0.202817 2340.962891 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.170492    0.000682 2340.963379 ^ io_north_out[2] (out)
                                           2340.963379   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.963379   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.786621   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.006977    0.052612    6.127266 2340.756104 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.052612    0.000227 2340.756348 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.169742    0.200544 2340.956787 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.169742    0.000682 2340.957520 ^ io_west_out[24] (out)
                                           2340.957520   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.957520   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.792480   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.008806    0.057037    6.027449 2340.656250 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.057037    0.000227 2340.656494 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.169695    0.202135 2340.858643 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.169696    0.000682 2340.859375 ^ io_west_out[18] (out)
                                           2340.859375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.859375   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.890625   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.008931    0.058916    6.023811 2340.652588 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.058916    0.000227 2340.652832 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034171    0.169788    0.202817 2340.855713 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.169788    0.000682 2340.856445 ^ io_west_out[25] (out)
                                           2340.856445   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.856445   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.893555   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.016042    0.085225    5.998800 2340.627686 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.085225    0.000227 2340.627930 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.169925    0.212594 2340.840576 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.169925    0.000682 2340.841064 ^ io_west_out[26] (out)
                                           2340.841064   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.841064   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.909180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.013855    0.075527    6.002211 2340.631104 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.075527    0.000227 2340.631348 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034084    0.169478    0.208729 2340.840088 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.169478    0.000682 2340.840820 ^ io_west_out[27] (out)
                                           2340.840820   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.840820   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.909180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.008476    0.035109    2.271690 2336.900635 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.035109    0.000227 2336.900879 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034322    0.089751    0.175760 2337.076416 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.089757    0.000682 2337.077148 v io_north_out[7] (out)
                                           2337.077148   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2337.077148   data arrival time
---------------------------------------------------------------------------------------------
                                           5662.672852   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.489014 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.489014 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.628906 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.628906 v cell2/CBeast_in[7] (fpgacell)
     1    0.011059    0.041887    1.705075 2336.333984 v cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.041887    0.000227 2336.334229 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.089333    0.178488 2336.512695 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.089338    0.000682 2336.513428 v io_west_out[23] (out)
                                           2336.513428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2336.513428   data arrival time
---------------------------------------------------------------------------------------------
                                           5663.236816   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009602    0.037640    8.565394 2315.203613 v cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.037640    0.000227 2315.203857 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089730    0.176897 2315.380859 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.089736    0.000682 2315.381348 v io_north_out[3] (out)
                                           2315.381348   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.381348   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.368652   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.011412    0.063367    8.501275 2315.139404 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.063367    0.000227 2315.139648 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034580    0.171740    0.205773 2315.345459 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.171741    0.000909 2315.346436 ^ io_north_out[0] (out)
                                           2315.346436   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.346436   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.403809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007786    0.034760    5.735274 2312.373535 v cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.034760    0.000227 2312.373779 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.089364    0.175532 2312.549316 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.089369    0.000682 2312.550049 v io_west_out[19] (out)
                                           2312.550049   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.550049   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.200195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.310791 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.310791 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.327393 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.327637 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.223633 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.223633 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.089355 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.089355 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.677246 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.677490 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.192383 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.192383 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.638184 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.638184 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006525    0.043206    1.462240 2308.100586 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.043206    0.000227 2308.100830 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034309    0.170365    0.197360 2308.298096 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.170417    0.000682 2308.298828 ^ io_west_out[16] (out)
                                           2308.298828   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.298828   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.451660   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.015147    0.081288    1.543413 2289.988525 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.081288    0.000227 2289.988770 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034068    0.169420    0.210775 2290.199463 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.169420    0.000682 2290.200195 ^ io_west_out[11] (out)
                                           2290.200195   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.200195   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.549805   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.555420 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.555420 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.679932 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.540771 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.540771 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.489746 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.489746 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.112061 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.112549 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.445068 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.445068 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005888    0.040880    1.433364 2289.878418 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.040880    0.000227 2289.878662 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170392    0.196451 2290.075195 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.170444    0.000682 2290.075928 ^ io_south_out[11] (out)
                                           2290.075928   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.075928   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.674316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.016535    0.087429    1.525905 2265.132568 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.087429    0.000227 2265.132812 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.033958    0.168940    0.212822 2265.345703 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.168941    0.000682 2265.346191 ^ io_west_out[10] (out)
                                           2265.346191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.346191   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.403809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.239014 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.239014 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.177979 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.178467 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.003418 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.003418 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.743408 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.743408 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.137695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.138184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.606689 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.606689 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006249    0.041515    1.382432 2264.989014 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.041515    0.000227 2264.989258 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170719    0.196906 2265.186279 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.170771    0.000682 2265.186768 ^ io_south_out[10] (out)
                                           2265.186768   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.186768   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.563477   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.009265    0.060241    1.595708 2241.094482 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.060241    0.000227 2241.094727 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.169782    0.203272 2241.298096 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.169782    0.000682 2241.298828 ^ io_west_out[9] (out)
                                           2241.298828   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.298828   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.451172   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.197754 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.197754 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.351807 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.352051 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.315186 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.315186 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.250244 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.250244 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.954590 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.954834 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.498779 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.498779 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005788    0.039661    1.314675 2240.813477 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.039661    0.000227 2240.813721 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170723    0.196223 2241.010010 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.170775    0.000682 2241.010742 ^ io_south_out[9] (out)
                                           2241.010742   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.010742   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.739746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007937    0.056187    1.740091 2216.002686 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.056187    0.000227 2216.002930 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.169690    0.201908 2216.204834 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.169691    0.000682 2216.205566 ^ io_west_out[8] (out)
                                           2216.205566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.205566   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.544434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.084961 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.084961 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.262695 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.262695 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006668    0.046084    1.524086 2215.786865 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.046084    0.000227 2215.787109 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170382    0.198497 2215.985596 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.170383    0.000682 2215.986084 ^ io_south_out[8] (out)
                                           2215.986084   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.986084   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.764160   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.009418    0.059499    6.029723 2202.978271 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.059499    0.000227 2202.978516 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034084    0.169386    0.202817 2203.181396 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.169386    0.000682 2203.182129 ^ io_west_out[2] (out)
                                           2203.182129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.182129   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.568359   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.006688    0.042659    5.717539 2202.666260 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.042659    0.000227 2202.666504 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170717    0.197360 2202.863770 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.170769    0.000682 2202.864502 ^ io_south_out[2] (out)
                                           2202.864502   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2202.864502   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.885742   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.011768    0.043123    1.706894 2198.655518 v cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.043123    0.000227 2198.655762 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.089335    0.179170 2198.834961 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.089340    0.000682 2198.835693 v io_west_out[7] (out)
                                           2198.835693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.835693   data arrival time
---------------------------------------------------------------------------------------------
                                           5800.914551   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.161133 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.161133 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.162842 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.163086 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.507080 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.507080 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.395264 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.395264 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.656494 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.656982 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.948730 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.948730 v cell0/CBeast_in[7] (fpgacell)
     1    0.006069    0.030136    1.538638 2198.487305 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.030136    0.000227 2198.487549 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089912    0.173941 2198.661377 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.089918    0.000682 2198.662109 v io_south_out[7] (out)
                                           2198.662109   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.662109   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.087891   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008338    0.035926    5.736638 2168.892822 v cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.035926    0.000227 2168.893066 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.089375    0.175987 2169.069092 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.089380    0.000682 2169.069580 v io_west_out[3] (out)
                                           2169.069580   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2169.069580   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.680664   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006889    0.031750    5.595439 2168.751465 v cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.031750    0.000227 2168.751709 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089901    0.174623 2168.926514 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.089906    0.000682 2168.927002 v io_south_out[3] (out)
                                           2168.927002   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2168.927002   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.822754   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006738    0.044068    1.463150 2164.619385 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.044068    0.000227 2164.619385 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.169669    0.197133 2164.816650 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.169669    0.000682 2164.817383 ^ io_west_out[0] (out)
                                           2164.817383   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.817383   data arrival time
---------------------------------------------------------------------------------------------
                                           5834.932617   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.156250 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.156250 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005834    0.039192    1.376293 2164.532471 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.039192    0.000227 2164.532715 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170724    0.195996 2164.728760 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.170776    0.000682 2164.729248 ^ io_south_out[0] (out)
                                           2164.729248   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.729248   data arrival time
---------------------------------------------------------------------------------------------
                                           5835.020996   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003940    0.024677    0.014325 2000.014404 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024677    0.000000 2000.014404 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.141829    0.142563 2000.156982 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.141830    0.000227 2000.157227 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.585327 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.585815 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.348633 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.348633 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.808838 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.809448 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.857300 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.857300 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.611206 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.611206 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.992310 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.992798 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.609863 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.609863 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.392334 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.392578 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.624512 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.625000 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.438477 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.438721 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.733887 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.734375 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.535645 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.535889 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.827881 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.828125 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.553223 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.553467 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.315674 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.315918 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.144775 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.145264 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.710205 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.710449 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.553955 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.554443 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.287842 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.288330 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.946289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.946777 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.739746 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.739990 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.599854 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.599854 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005679    0.038537    1.464741 2163.064453 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.038537    0.000227 2163.064697 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170725    0.195769 2163.260498 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.170778    0.000682 2163.261230 ^ io_south_out[16] (out)
                                           2163.261230   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2163.261230   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.488770   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022954    0.108968    0.075489    0.075489 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000    0.075489 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177107    0.252596 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077697    0.000867    0.253464 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109326    0.123335    0.202367    0.455831 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.123743    0.005671    0.461502 ^ cell3/clk (fpgacell)
     3    0.089013    0.427863    2.042012    2.503515 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.428100    0.009287    2.512802 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.120249    0.577732    0.556920    3.069722 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.579768    0.028202    3.097924 ^ config_data_out (out)
                                              3.097924   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.097924   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.652344   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012303    0.061582    0.041609 2000.041626 ^ config_en (in)
                                                         config_en (net)
                      0.061584    0.000000 2000.041626 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128652    0.153394    0.181672 2000.223389 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.153636    0.005230 2000.228516 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.195976    0.227894    0.227146 2000.455688 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.251568    0.055934 2000.511597 ^ cell0/config_en (fpgacell)
                                           2000.511597   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079419    0.009095 10000.261719 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148792    0.162082    0.216460 10000.478516 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.163719    0.012733 10000.491211 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.241211   clock uncertainty
                                  0.000000 10000.241211   clock reconvergence pessimism
                                 -2.286230 9997.954102   library setup time
                                           9997.954102   data required time
---------------------------------------------------------------------------------------------
                                           9997.954102   data required time
                                           -2000.511597   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.442871   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012303    0.061582    0.041609 2000.041626 ^ config_en (in)
                                                         config_en (net)
                      0.061584    0.000000 2000.041626 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128652    0.153394    0.181672 2000.223389 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.153636    0.005230 2000.228516 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.195976    0.227894    0.227146 2000.455688 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.243344    0.045475 2000.501221 ^ cell1/config_en (fpgacell)
                                           2000.501221   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079419    0.009095 10000.261719 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148792    0.162082    0.216460 10000.478516 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171194    0.030013 10000.508789 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.258789   clock uncertainty
                                  0.000000 10000.258789   clock reconvergence pessimism
                                 -2.286230 9997.971680   library setup time
                                           9997.971680   data required time
---------------------------------------------------------------------------------------------
                                           9997.971680   data required time
                                           -2000.501221   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.470703   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012303    0.061582    0.041609 2000.041626 ^ config_en (in)
                                                         config_en (net)
                      0.061584    0.000000 2000.041626 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128652    0.153394    0.181672 2000.223389 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.156814    0.018190 2000.241577 ^ cell2/config_en (fpgacell)
                                           2000.241577   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077697    0.000909 10000.253906 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109326    0.123335    0.201908 10000.456055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.123889    0.006366 10000.461914 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.211914   clock uncertainty
                                  0.000000 10000.211914   clock reconvergence pessimism
                                 -2.286230 9997.925781   library setup time
                                           9997.925781   data required time
---------------------------------------------------------------------------------------------
                                           9997.925781   data required time
                                           -2000.241577   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.683594   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012303    0.061582    0.041609 2000.041626 ^ config_en (in)
                                                         config_en (net)
                      0.061584    0.000000 2000.041626 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128652    0.153394    0.181672 2000.223389 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.153745    0.006139 2000.229492 ^ cell3/config_en (fpgacell)
                                           2000.229492   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077697    0.000909 10000.253906 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109326    0.123335    0.201908 10000.456055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.123743    0.005457 10000.460938 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.210938   clock uncertainty
                                  0.000000 10000.210938   clock reconvergence pessimism
                                 -2.286230 9997.924805   library setup time
                                           9997.924805   data required time
---------------------------------------------------------------------------------------------
                                           9997.924805   data required time
                                           -2000.229492   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.694824   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011524    0.058230    0.038881 2000.038940 ^ nrst (in)
                                                         nrst (net)
                      0.058232    0.000000 2000.038940 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.120926    0.145046    0.174850 2000.213745 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.145371    0.005684 2000.219482 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.184176    0.214913    0.220780 2000.440308 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.235649    0.050932 2000.491211 ^ cell0/nrst (fpgacell)
                                           2000.491211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079419    0.009095 10000.261719 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148792    0.162082    0.216460 10000.478516 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.163719    0.012733 10000.491211 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.241211   clock uncertainty
                                  0.000000 10000.241211   clock reconvergence pessimism
                                 -1.362410 9998.878906   library setup time
                                           9998.878906   data required time
---------------------------------------------------------------------------------------------
                                           9998.878906   data required time
                                           -2000.491211   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.387695   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011524    0.058230    0.038881 2000.038940 ^ nrst (in)
                                                         nrst (net)
                      0.058232    0.000000 2000.038940 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.120926    0.145046    0.174850 2000.213745 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.145371    0.005684 2000.219482 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.184176    0.214913    0.220780 2000.440308 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.229290    0.042746 2000.483032 ^ cell1/nrst (fpgacell)
                                           2000.483032   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079419    0.009095 10000.261719 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148792    0.162082    0.216460 10000.478516 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171194    0.030013 10000.508789 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.258789   clock uncertainty
                                  0.000000 10000.258789   clock reconvergence pessimism
                                 -1.362410 9998.895508   library setup time
                                           9998.895508   data required time
---------------------------------------------------------------------------------------------
                                           9998.895508   data required time
                                           -2000.483032   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.413086   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011524    0.058230    0.038881 2000.038940 ^ nrst (in)
                                                         nrst (net)
                      0.058232    0.000000 2000.038940 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.120926    0.145046    0.174850 2000.213745 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.148373    0.017280 2000.231079 ^ cell2/nrst (fpgacell)
                                           2000.231079   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077697    0.000909 10000.253906 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109326    0.123335    0.201908 10000.456055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.123889    0.006366 10000.461914 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.211914   clock uncertainty
                                  0.000000 10000.211914   clock reconvergence pessimism
                                 -1.362410 9998.849609   library setup time
                                           9998.849609   data required time
---------------------------------------------------------------------------------------------
                                           9998.849609   data required time
                                           -2000.231079   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.618652   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011524    0.058230    0.038881 2000.038940 ^ nrst (in)
                                                         nrst (net)
                      0.058232    0.000000 2000.038940 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.120926    0.145046    0.174850 2000.213745 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.145421    0.006139 2000.219971 ^ cell3/nrst (fpgacell)
                                           2000.219971   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077697    0.000909 10000.253906 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109326    0.123335    0.201908 10000.456055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.123743    0.005457 10000.460938 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.210938   clock uncertainty
                                  0.000000 10000.210938   clock reconvergence pessimism
                                 -1.362410 9998.848633   library setup time
                                           9998.848633   data required time
---------------------------------------------------------------------------------------------
                                           9998.848633   data required time
                                           -2000.219971   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.628906   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003703    0.010726    0.005912 2000.005981 v config_data_in (in)
                                                         config_data_in (net)
                      0.010726    0.000000 2000.005981 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041944    0.094164    0.177806 2000.183716 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.094313    0.003411 2000.187134 v cell0/config_data_in (fpgacell)
                                           2000.187134   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079419    0.009095 10000.261719 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148792    0.162082    0.216460 10000.478516 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.163719    0.012733 10000.491211 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.241211   clock uncertainty
                                  0.000000 10000.241211   clock reconvergence pessimism
                                  0.146400 10000.387695   library setup time
                                           10000.387695   data required time
---------------------------------------------------------------------------------------------
                                           10000.387695   data required time
                                           -2000.187134   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.200195   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022954    0.108968    0.075489    0.075489 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000    0.075489 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177107    0.252596 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079419    0.009057    0.261653 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148792    0.162082    0.216676    0.478329 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171194    0.029801    0.508130 ^ cell1/clk (fpgacell)
     3    0.144651    0.696164    2.189788    2.697918 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.704764    0.060958    2.758875 ^ cell2/config_data_in (fpgacell)
                                              2.758875   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077697    0.000909 10000.253906 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109326    0.123335    0.201908 10000.456055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.123889    0.006366 10000.461914 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.211914   clock uncertainty
                                  0.000000 10000.211914   clock reconvergence pessimism
                                  0.295790 10000.507812   library setup time
                                           10000.507812   data required time
---------------------------------------------------------------------------------------------
                                           10000.507812   data required time
                                             -2.758875   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.749023   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022954    0.108968    0.075489    0.075489 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000    0.075489 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177107    0.252596 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079419    0.009057    0.261653 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148792    0.162082    0.216676    0.478329 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.163719    0.013244    0.491573 ^ cell0/clk (fpgacell)
     3    0.121577    0.584800    2.132869    2.624441 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.587941    0.036675    2.661116 ^ cell1/config_data_in (fpgacell)
                                              2.661116   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079419    0.009095 10000.261719 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148792    0.162082    0.216460 10000.478516 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171194    0.030013 10000.508789 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.258789   clock uncertainty
                                  0.000000 10000.258789   clock reconvergence pessimism
                                  0.295790 10000.553711   library setup time
                                           10000.553711   data required time
---------------------------------------------------------------------------------------------
                                           10000.553711   data required time
                                             -2.661116   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.892578   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022954    0.108968    0.075489    0.075489 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000    0.075489 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177107    0.252596 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077697    0.000867    0.253464 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109326    0.123335    0.202367    0.455831 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.123889    0.006581    0.462412 ^ cell2/clk (fpgacell)
     3    0.091859    0.444769    2.041093    2.503505 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.447111    0.027885    2.531390 ^ cell3/config_data_in (fpgacell)
                                              2.531390   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022954    0.108968    0.075488 10000.075195 ^ clk (in)
                                                         clk (net)
                      0.109002    0.000000 10000.075195 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059518    0.077684    0.177351 10000.252930 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077697    0.000909 10000.253906 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109326    0.123335    0.201908 10000.456055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.123743    0.005457 10000.460938 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.210938   clock uncertainty
                                  0.000000 10000.210938   clock reconvergence pessimism
                                  0.295790 10000.506836   library setup time
                                           10000.506836   data required time
---------------------------------------------------------------------------------------------
                                           10000.506836   data required time
                                             -2.531390   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.975586   slack (MET)



