;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; I2C_0
I2C_0_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_0_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_0_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_0_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_0_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_0_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_0_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_0_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_0_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_0_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_0_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_0_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_0_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_0_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_0_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_0_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_0_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_0_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_0_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_0_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_0_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_0_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_0_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_0_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_0_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_0_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_0_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_0_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_0_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_0_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_0_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_0_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_0_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_0_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_0_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_0_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_0_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_0_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_0_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_0_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_0_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_0_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_0_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_0_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_0_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_0_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_0_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_0_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_0_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_0_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_0_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_0_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_0_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_0_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_0_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_0_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_0_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_0_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_0_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_0_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_0_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_0_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_0_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_0_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_0_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_0_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_0_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_0_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_0_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_0_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_0_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_0_SCB__SS0_POSISTION EQU 0
I2C_0_SCB__SS1_POSISTION EQU 1
I2C_0_SCB__SS2_POSISTION EQU 2
I2C_0_SCB__SS3_POSISTION EQU 3
I2C_0_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_0_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_0_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_0_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_0_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_0_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_0_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_0_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_0_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_0_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_0_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_0_SCB_IRQ__INTC_MASK EQU 0x400
I2C_0_SCB_IRQ__INTC_NUMBER EQU 10
I2C_0_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_0_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_0_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_0_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_0_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_0_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_0_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
I2C_0_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_0_SCBCLK__MASK EQU 0x80000000
I2C_0_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00
I2C_0_scl__0__DM__MASK EQU 0x07
I2C_0_scl__0__DM__SHIFT EQU 0
I2C_0_scl__0__DR EQU CYREG_PRT4_DR
I2C_0_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_0_scl__0__HSIOM_GPIO EQU 0
I2C_0_scl__0__HSIOM_I2C EQU 14
I2C_0_scl__0__HSIOM_I2C_SCL EQU 14
I2C_0_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_0_scl__0__HSIOM_SHIFT EQU 0
I2C_0_scl__0__HSIOM_SPI EQU 15
I2C_0_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_0_scl__0__HSIOM_UART EQU 9
I2C_0_scl__0__HSIOM_UART_RX EQU 9
I2C_0_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_0_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_0_scl__0__MASK EQU 0x01
I2C_0_scl__0__PC EQU CYREG_PRT4_PC
I2C_0_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_0_scl__0__PORT EQU 4
I2C_0_scl__0__PS EQU CYREG_PRT4_PS
I2C_0_scl__0__SHIFT EQU 0
I2C_0_scl__DR EQU CYREG_PRT4_DR
I2C_0_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_0_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_0_scl__MASK EQU 0x01
I2C_0_scl__PC EQU CYREG_PRT4_PC
I2C_0_scl__PC2 EQU CYREG_PRT4_PC2
I2C_0_scl__PORT EQU 4
I2C_0_scl__PS EQU CYREG_PRT4_PS
I2C_0_scl__SHIFT EQU 0
I2C_0_sda__0__DM__MASK EQU 0x38
I2C_0_sda__0__DM__SHIFT EQU 3
I2C_0_sda__0__DR EQU CYREG_PRT4_DR
I2C_0_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_0_sda__0__HSIOM_GPIO EQU 0
I2C_0_sda__0__HSIOM_I2C EQU 14
I2C_0_sda__0__HSIOM_I2C_SDA EQU 14
I2C_0_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_0_sda__0__HSIOM_SHIFT EQU 4
I2C_0_sda__0__HSIOM_SPI EQU 15
I2C_0_sda__0__HSIOM_SPI_MISO EQU 15
I2C_0_sda__0__HSIOM_UART EQU 9
I2C_0_sda__0__HSIOM_UART_TX EQU 9
I2C_0_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_0_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_0_sda__0__MASK EQU 0x02
I2C_0_sda__0__PC EQU CYREG_PRT4_PC
I2C_0_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_0_sda__0__PORT EQU 4
I2C_0_sda__0__PS EQU CYREG_PRT4_PS
I2C_0_sda__0__SHIFT EQU 1
I2C_0_sda__DR EQU CYREG_PRT4_DR
I2C_0_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_0_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_0_sda__MASK EQU 0x02
I2C_0_sda__PC EQU CYREG_PRT4_PC
I2C_0_sda__PC2 EQU CYREG_PRT4_PC2
I2C_0_sda__PORT EQU 4
I2C_0_sda__PS EQU CYREG_PRT4_PS
I2C_0_sda__SHIFT EQU 1

; LED_0
LED_0__0__DM__MASK EQU 0x07
LED_0__0__DM__SHIFT EQU 0
LED_0__0__DR EQU CYREG_PRT0_DR
LED_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_0__0__HSIOM_MASK EQU 0x0000000F
LED_0__0__HSIOM_SHIFT EQU 0
LED_0__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_0__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_0__0__MASK EQU 0x01
LED_0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_0__0__PC EQU CYREG_PRT0_PC
LED_0__0__PC2 EQU CYREG_PRT0_PC2
LED_0__0__PORT EQU 0
LED_0__0__PS EQU CYREG_PRT0_PS
LED_0__0__SHIFT EQU 0
LED_0__DR EQU CYREG_PRT0_DR
LED_0__INTCFG EQU CYREG_PRT0_INTCFG
LED_0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_0__MASK EQU 0x01
LED_0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_0__PC EQU CYREG_PRT0_PC
LED_0__PC2 EQU CYREG_PRT0_PC2
LED_0__PORT EQU 0
LED_0__PS EQU CYREG_PRT0_PS
LED_0__SHIFT EQU 0

; LED_1
LED_1__0__DM__MASK EQU 0x38
LED_1__0__DM__SHIFT EQU 3
LED_1__0__DR EQU CYREG_PRT0_DR
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_1__0__HSIOM_MASK EQU 0x000000F0
LED_1__0__HSIOM_SHIFT EQU 4
LED_1__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_1__0__MASK EQU 0x02
LED_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_1__0__PC EQU CYREG_PRT0_PC
LED_1__0__PC2 EQU CYREG_PRT0_PC2
LED_1__0__PORT EQU 0
LED_1__0__PS EQU CYREG_PRT0_PS
LED_1__0__SHIFT EQU 1
LED_1__DR EQU CYREG_PRT0_DR
LED_1__INTCFG EQU CYREG_PRT0_INTCFG
LED_1__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_1__MASK EQU 0x02
LED_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_1__PC EQU CYREG_PRT0_PC
LED_1__PC2 EQU CYREG_PRT0_PC2
LED_1__PORT EQU 0
LED_1__PS EQU CYREG_PRT0_PS
LED_1__SHIFT EQU 1

; LED_2
LED_2__0__DM__MASK EQU 0x1C0
LED_2__0__DM__SHIFT EQU 6
LED_2__0__DR EQU CYREG_PRT0_DR
LED_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_2__0__HSIOM_MASK EQU 0x00000F00
LED_2__0__HSIOM_SHIFT EQU 8
LED_2__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_2__0__MASK EQU 0x04
LED_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_2__0__PC EQU CYREG_PRT0_PC
LED_2__0__PC2 EQU CYREG_PRT0_PC2
LED_2__0__PORT EQU 0
LED_2__0__PS EQU CYREG_PRT0_PS
LED_2__0__SHIFT EQU 2
LED_2__DR EQU CYREG_PRT0_DR
LED_2__INTCFG EQU CYREG_PRT0_INTCFG
LED_2__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_2__MASK EQU 0x04
LED_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_2__PC EQU CYREG_PRT0_PC
LED_2__PC2 EQU CYREG_PRT0_PC2
LED_2__PORT EQU 0
LED_2__PS EQU CYREG_PRT0_PS
LED_2__SHIFT EQU 2

; LED_3
LED_3__0__DM__MASK EQU 0xE00
LED_3__0__DM__SHIFT EQU 9
LED_3__0__DR EQU CYREG_PRT0_DR
LED_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_3__0__HSIOM_MASK EQU 0x0000F000
LED_3__0__HSIOM_SHIFT EQU 12
LED_3__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_3__0__MASK EQU 0x08
LED_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_3__0__PC EQU CYREG_PRT0_PC
LED_3__0__PC2 EQU CYREG_PRT0_PC2
LED_3__0__PORT EQU 0
LED_3__0__PS EQU CYREG_PRT0_PS
LED_3__0__SHIFT EQU 3
LED_3__DR EQU CYREG_PRT0_DR
LED_3__INTCFG EQU CYREG_PRT0_INTCFG
LED_3__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_3__MASK EQU 0x08
LED_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_3__PC EQU CYREG_PRT0_PC
LED_3__PC2 EQU CYREG_PRT0_PC2
LED_3__PORT EQU 0
LED_3__PS EQU CYREG_PRT0_PS
LED_3__SHIFT EQU 3

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_MASK EQU 0xC0
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_0
UART_0_rx__0__DM__MASK EQU 0x7000
UART_0_rx__0__DM__SHIFT EQU 12
UART_0_rx__0__DR EQU CYREG_PRT0_DR
UART_0_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_0_rx__0__HSIOM_GPIO EQU 0
UART_0_rx__0__HSIOM_I2C EQU 14
UART_0_rx__0__HSIOM_I2C_SCL EQU 14
UART_0_rx__0__HSIOM_MASK EQU 0x000F0000
UART_0_rx__0__HSIOM_SHIFT EQU 16
UART_0_rx__0__HSIOM_SPI EQU 15
UART_0_rx__0__HSIOM_SPI_MOSI EQU 15
UART_0_rx__0__HSIOM_UART EQU 9
UART_0_rx__0__HSIOM_UART_RX EQU 9
UART_0_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_0_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_0_rx__0__MASK EQU 0x10
UART_0_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_0_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_0_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_0_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_0_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_0_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_0_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_0_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_0_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_0_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_0_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_0_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_0_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_0_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_0_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_0_rx__0__PC EQU CYREG_PRT0_PC
UART_0_rx__0__PC2 EQU CYREG_PRT0_PC2
UART_0_rx__0__PORT EQU 0
UART_0_rx__0__PS EQU CYREG_PRT0_PS
UART_0_rx__0__SHIFT EQU 4
UART_0_rx__DR EQU CYREG_PRT0_DR
UART_0_rx__INTCFG EQU CYREG_PRT0_INTCFG
UART_0_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_0_rx__MASK EQU 0x10
UART_0_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_0_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_0_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_0_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_0_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_0_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_0_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_0_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_0_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_0_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_0_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_0_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_0_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_0_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_0_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_0_rx__PC EQU CYREG_PRT0_PC
UART_0_rx__PC2 EQU CYREG_PRT0_PC2
UART_0_rx__PORT EQU 0
UART_0_rx__PS EQU CYREG_PRT0_PS
UART_0_rx__SHIFT EQU 4
UART_0_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_0_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_0_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_0_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_0_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_0_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_0_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_0_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_0_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_0_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_0_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_0_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_0_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_0_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_0_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_0_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_0_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_0_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_0_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_0_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_0_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_0_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_0_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_0_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_0_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_0_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_0_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_0_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_0_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_0_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_0_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_0_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_0_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_0_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_0_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_0_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_0_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_0_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_0_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_0_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_0_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_0_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_0_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_0_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_0_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_0_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_0_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_0_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_0_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_0_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_0_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_0_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_0_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_0_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_0_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_0_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_0_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_0_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_0_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_0_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_0_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_0_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_0_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_0_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_0_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_0_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_0_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_0_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_0_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_0_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_0_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_0_SCB__SS0_POSISTION EQU 0
UART_0_SCB__SS1_POSISTION EQU 1
UART_0_SCB__SS2_POSISTION EQU 2
UART_0_SCB__SS3_POSISTION EQU 3
UART_0_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_0_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_0_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_0_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_0_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_0_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_0_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_0_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_0_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
UART_0_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_0_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
UART_0_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_0_SCBCLK__MASK EQU 0x80000000
UART_0_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00
UART_0_tx__0__DM__MASK EQU 0x38000
UART_0_tx__0__DM__SHIFT EQU 15
UART_0_tx__0__DR EQU CYREG_PRT0_DR
UART_0_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_0_tx__0__HSIOM_GPIO EQU 0
UART_0_tx__0__HSIOM_I2C EQU 14
UART_0_tx__0__HSIOM_I2C_SDA EQU 14
UART_0_tx__0__HSIOM_MASK EQU 0x00F00000
UART_0_tx__0__HSIOM_SHIFT EQU 20
UART_0_tx__0__HSIOM_SPI EQU 15
UART_0_tx__0__HSIOM_SPI_MISO EQU 15
UART_0_tx__0__HSIOM_UART EQU 9
UART_0_tx__0__HSIOM_UART_TX EQU 9
UART_0_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_0_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_0_tx__0__MASK EQU 0x20
UART_0_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_0_tx__0__OUT_SEL_SHIFT EQU 10
UART_0_tx__0__OUT_SEL_VAL EQU -1
UART_0_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_0_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_0_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_0_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_0_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_0_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_0_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_0_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_0_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_0_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_0_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_0_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_0_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_0_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_0_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_0_tx__0__PC EQU CYREG_PRT0_PC
UART_0_tx__0__PC2 EQU CYREG_PRT0_PC2
UART_0_tx__0__PORT EQU 0
UART_0_tx__0__PS EQU CYREG_PRT0_PS
UART_0_tx__0__SHIFT EQU 5
UART_0_tx__DR EQU CYREG_PRT0_DR
UART_0_tx__INTCFG EQU CYREG_PRT0_INTCFG
UART_0_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_0_tx__MASK EQU 0x20
UART_0_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_0_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_0_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_0_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_0_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_0_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_0_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_0_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_0_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_0_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_0_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_0_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_0_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_0_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_0_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_0_tx__PC EQU CYREG_PRT0_PC
UART_0_tx__PC2 EQU CYREG_PRT0_PC2
UART_0_tx__PORT EQU 0
UART_0_tx__PS EQU CYREG_PRT0_PS
UART_0_tx__SHIFT EQU 5

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A00

; PWM_REAR
PWM_REAR__0__DM__MASK EQU 0xE00000
PWM_REAR__0__DM__SHIFT EQU 21
PWM_REAR__0__DR EQU CYREG_PRT2_DR
PWM_REAR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWM_REAR__0__HSIOM_MASK EQU 0xF0000000
PWM_REAR__0__HSIOM_SHIFT EQU 28
PWM_REAR__0__INTCFG EQU CYREG_PRT2_INTCFG
PWM_REAR__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PWM_REAR__0__MASK EQU 0x80
PWM_REAR__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
PWM_REAR__0__OUT_SEL_SHIFT EQU 14
PWM_REAR__0__OUT_SEL_VAL EQU 2
PWM_REAR__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_REAR__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_REAR__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_REAR__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_REAR__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_REAR__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_REAR__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_REAR__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_REAR__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_REAR__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_REAR__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_REAR__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_REAR__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_REAR__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_REAR__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_REAR__0__PC EQU CYREG_PRT2_PC
PWM_REAR__0__PC2 EQU CYREG_PRT2_PC2
PWM_REAR__0__PORT EQU 2
PWM_REAR__0__PS EQU CYREG_PRT2_PS
PWM_REAR__0__SHIFT EQU 7
PWM_REAR__DR EQU CYREG_PRT2_DR
PWM_REAR__INTCFG EQU CYREG_PRT2_INTCFG
PWM_REAR__INTSTAT EQU CYREG_PRT2_INTSTAT
PWM_REAR__MASK EQU 0x80
PWM_REAR__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_REAR__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_REAR__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_REAR__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_REAR__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_REAR__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_REAR__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_REAR__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_REAR__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_REAR__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_REAR__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_REAR__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_REAR__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_REAR__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_REAR__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_REAR__PC EQU CYREG_PRT2_PC
PWM_REAR__PC2 EQU CYREG_PRT2_PC2
PWM_REAR__PORT EQU 2
PWM_REAR__PS EQU CYREG_PRT2_PS
PWM_REAR__SHIFT EQU 7

; PWM_FRONT
PWM_FRONT__0__DM__MASK EQU 0x1C0000
PWM_FRONT__0__DM__SHIFT EQU 18
PWM_FRONT__0__DR EQU CYREG_PRT2_DR
PWM_FRONT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWM_FRONT__0__HSIOM_MASK EQU 0x0F000000
PWM_FRONT__0__HSIOM_SHIFT EQU 24
PWM_FRONT__0__INTCFG EQU CYREG_PRT2_INTCFG
PWM_FRONT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PWM_FRONT__0__MASK EQU 0x40
PWM_FRONT__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
PWM_FRONT__0__OUT_SEL_SHIFT EQU 12
PWM_FRONT__0__OUT_SEL_VAL EQU -1
PWM_FRONT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_FRONT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_FRONT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_FRONT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_FRONT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_FRONT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_FRONT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_FRONT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_FRONT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_FRONT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_FRONT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_FRONT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_FRONT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_FRONT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_FRONT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_FRONT__0__PC EQU CYREG_PRT2_PC
PWM_FRONT__0__PC2 EQU CYREG_PRT2_PC2
PWM_FRONT__0__PORT EQU 2
PWM_FRONT__0__PS EQU CYREG_PRT2_PS
PWM_FRONT__0__SHIFT EQU 6
PWM_FRONT__DR EQU CYREG_PRT2_DR
PWM_FRONT__INTCFG EQU CYREG_PRT2_INTCFG
PWM_FRONT__INTSTAT EQU CYREG_PRT2_INTSTAT
PWM_FRONT__MASK EQU 0x40
PWM_FRONT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_FRONT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_FRONT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_FRONT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_FRONT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_FRONT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_FRONT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_FRONT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_FRONT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_FRONT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_FRONT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_FRONT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_FRONT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_FRONT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_FRONT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_FRONT__PC EQU CYREG_PRT2_PC
PWM_FRONT__PC2 EQU CYREG_PRT2_PC2
PWM_FRONT__PORT EQU 2
PWM_FRONT__PS EQU CYREG_PRT2_PS
PWM_FRONT__SHIFT EQU 6
PWM_FRONT_C_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_FRONT_C_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_FRONT_C_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_FRONT_C_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_FRONT_C_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_FRONT_C_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_FRONT_C_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_FRONT_C_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_FRONT_C_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_FRONT_C_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_FRONT_C_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_FRONT_C_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_FRONT_C_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_FRONT_C_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_FRONT_C_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; SWITCH_PF
SWITCH_PF__0__DM__MASK EQU 0xE00000
SWITCH_PF__0__DM__SHIFT EQU 21
SWITCH_PF__0__DR EQU CYREG_PRT0_DR
SWITCH_PF__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SWITCH_PF__0__HSIOM_MASK EQU 0xF0000000
SWITCH_PF__0__HSIOM_SHIFT EQU 28
SWITCH_PF__0__INTCFG EQU CYREG_PRT0_INTCFG
SWITCH_PF__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SWITCH_PF__0__MASK EQU 0x80
SWITCH_PF__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SWITCH_PF__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SWITCH_PF__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SWITCH_PF__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SWITCH_PF__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SWITCH_PF__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SWITCH_PF__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SWITCH_PF__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SWITCH_PF__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SWITCH_PF__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SWITCH_PF__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SWITCH_PF__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SWITCH_PF__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SWITCH_PF__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SWITCH_PF__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SWITCH_PF__0__PC EQU CYREG_PRT0_PC
SWITCH_PF__0__PC2 EQU CYREG_PRT0_PC2
SWITCH_PF__0__PORT EQU 0
SWITCH_PF__0__PS EQU CYREG_PRT0_PS
SWITCH_PF__0__SHIFT EQU 7
SWITCH_PF__DR EQU CYREG_PRT0_DR
SWITCH_PF__INTCFG EQU CYREG_PRT0_INTCFG
SWITCH_PF__INTSTAT EQU CYREG_PRT0_INTSTAT
SWITCH_PF__MASK EQU 0x80
SWITCH_PF__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SWITCH_PF__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SWITCH_PF__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SWITCH_PF__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SWITCH_PF__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SWITCH_PF__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SWITCH_PF__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SWITCH_PF__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SWITCH_PF__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SWITCH_PF__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SWITCH_PF__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SWITCH_PF__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SWITCH_PF__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SWITCH_PF__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SWITCH_PF__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SWITCH_PF__PC EQU CYREG_PRT0_PC
SWITCH_PF__PC2 EQU CYREG_PRT0_PC2
SWITCH_PF__PORT EQU 0
SWITCH_PF__PS EQU CYREG_PRT0_PS
SWITCH_PF__SHIFT EQU 7
SWITCH_PF__SNAP EQU CYREG_PRT0_INTSTAT

; PWM_BACK_C
PWM_BACK_C_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_BACK_C_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_BACK_C_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_BACK_C_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_BACK_C_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_BACK_C_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_BACK_C_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_BACK_C_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_BACK_C_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_BACK_C_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_BACK_C_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_BACK_C_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_BACK_C_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_BACK_C_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_BACK_C_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; BUTTON_DIR_UP
BUTTON_DIR_UP__0__DM__MASK EQU 0x1C0
BUTTON_DIR_UP__0__DM__SHIFT EQU 6
BUTTON_DIR_UP__0__DR EQU CYREG_PRT1_DR
BUTTON_DIR_UP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BUTTON_DIR_UP__0__HSIOM_MASK EQU 0x00000F00
BUTTON_DIR_UP__0__HSIOM_SHIFT EQU 8
BUTTON_DIR_UP__0__INTCFG EQU CYREG_PRT1_INTCFG
BUTTON_DIR_UP__0__INTSTAT EQU CYREG_PRT1_INTSTAT
BUTTON_DIR_UP__0__MASK EQU 0x04
BUTTON_DIR_UP__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUTTON_DIR_UP__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUTTON_DIR_UP__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUTTON_DIR_UP__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUTTON_DIR_UP__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUTTON_DIR_UP__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUTTON_DIR_UP__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUTTON_DIR_UP__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUTTON_DIR_UP__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUTTON_DIR_UP__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUTTON_DIR_UP__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUTTON_DIR_UP__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUTTON_DIR_UP__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUTTON_DIR_UP__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUTTON_DIR_UP__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUTTON_DIR_UP__0__PC EQU CYREG_PRT1_PC
BUTTON_DIR_UP__0__PC2 EQU CYREG_PRT1_PC2
BUTTON_DIR_UP__0__PORT EQU 1
BUTTON_DIR_UP__0__PS EQU CYREG_PRT1_PS
BUTTON_DIR_UP__0__SHIFT EQU 2
BUTTON_DIR_UP__DR EQU CYREG_PRT1_DR
BUTTON_DIR_UP__INTCFG EQU CYREG_PRT1_INTCFG
BUTTON_DIR_UP__INTSTAT EQU CYREG_PRT1_INTSTAT
BUTTON_DIR_UP__MASK EQU 0x04
BUTTON_DIR_UP__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUTTON_DIR_UP__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUTTON_DIR_UP__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUTTON_DIR_UP__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUTTON_DIR_UP__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUTTON_DIR_UP__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUTTON_DIR_UP__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUTTON_DIR_UP__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUTTON_DIR_UP__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUTTON_DIR_UP__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUTTON_DIR_UP__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUTTON_DIR_UP__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUTTON_DIR_UP__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUTTON_DIR_UP__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUTTON_DIR_UP__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUTTON_DIR_UP__PC EQU CYREG_PRT1_PC
BUTTON_DIR_UP__PC2 EQU CYREG_PRT1_PC2
BUTTON_DIR_UP__PORT EQU 1
BUTTON_DIR_UP__PS EQU CYREG_PRT1_PS
BUTTON_DIR_UP__SHIFT EQU 2

; DIR_REAR_LEFT
DIR_REAR_LEFT__0__DM__MASK EQU 0x1C0
DIR_REAR_LEFT__0__DM__SHIFT EQU 6
DIR_REAR_LEFT__0__DR EQU CYREG_PRT2_DR
DIR_REAR_LEFT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DIR_REAR_LEFT__0__HSIOM_MASK EQU 0x00000F00
DIR_REAR_LEFT__0__HSIOM_SHIFT EQU 8
DIR_REAR_LEFT__0__INTCFG EQU CYREG_PRT2_INTCFG
DIR_REAR_LEFT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DIR_REAR_LEFT__0__MASK EQU 0x04
DIR_REAR_LEFT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DIR_REAR_LEFT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DIR_REAR_LEFT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DIR_REAR_LEFT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DIR_REAR_LEFT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DIR_REAR_LEFT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DIR_REAR_LEFT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DIR_REAR_LEFT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DIR_REAR_LEFT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DIR_REAR_LEFT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DIR_REAR_LEFT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DIR_REAR_LEFT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DIR_REAR_LEFT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DIR_REAR_LEFT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DIR_REAR_LEFT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DIR_REAR_LEFT__0__PC EQU CYREG_PRT2_PC
DIR_REAR_LEFT__0__PC2 EQU CYREG_PRT2_PC2
DIR_REAR_LEFT__0__PORT EQU 2
DIR_REAR_LEFT__0__PS EQU CYREG_PRT2_PS
DIR_REAR_LEFT__0__SHIFT EQU 2
DIR_REAR_LEFT__DR EQU CYREG_PRT2_DR
DIR_REAR_LEFT__INTCFG EQU CYREG_PRT2_INTCFG
DIR_REAR_LEFT__INTSTAT EQU CYREG_PRT2_INTSTAT
DIR_REAR_LEFT__MASK EQU 0x04
DIR_REAR_LEFT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DIR_REAR_LEFT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DIR_REAR_LEFT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DIR_REAR_LEFT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DIR_REAR_LEFT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DIR_REAR_LEFT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DIR_REAR_LEFT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DIR_REAR_LEFT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DIR_REAR_LEFT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DIR_REAR_LEFT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DIR_REAR_LEFT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DIR_REAR_LEFT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DIR_REAR_LEFT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DIR_REAR_LEFT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DIR_REAR_LEFT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DIR_REAR_LEFT__PC EQU CYREG_PRT2_PC
DIR_REAR_LEFT__PC2 EQU CYREG_PRT2_PC2
DIR_REAR_LEFT__PORT EQU 2
DIR_REAR_LEFT__PS EQU CYREG_PRT2_PS
DIR_REAR_LEFT__SHIFT EQU 2

; BUTTON_TILT_EN
BUTTON_TILT_EN__0__DM__MASK EQU 0x07
BUTTON_TILT_EN__0__DM__SHIFT EQU 0
BUTTON_TILT_EN__0__DR EQU CYREG_PRT1_DR
BUTTON_TILT_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BUTTON_TILT_EN__0__HSIOM_MASK EQU 0x0000000F
BUTTON_TILT_EN__0__HSIOM_SHIFT EQU 0
BUTTON_TILT_EN__0__INTCFG EQU CYREG_PRT1_INTCFG
BUTTON_TILT_EN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
BUTTON_TILT_EN__0__MASK EQU 0x01
BUTTON_TILT_EN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUTTON_TILT_EN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUTTON_TILT_EN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUTTON_TILT_EN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUTTON_TILT_EN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUTTON_TILT_EN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUTTON_TILT_EN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUTTON_TILT_EN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUTTON_TILT_EN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUTTON_TILT_EN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUTTON_TILT_EN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUTTON_TILT_EN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUTTON_TILT_EN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUTTON_TILT_EN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUTTON_TILT_EN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUTTON_TILT_EN__0__PC EQU CYREG_PRT1_PC
BUTTON_TILT_EN__0__PC2 EQU CYREG_PRT1_PC2
BUTTON_TILT_EN__0__PORT EQU 1
BUTTON_TILT_EN__0__PS EQU CYREG_PRT1_PS
BUTTON_TILT_EN__0__SHIFT EQU 0
BUTTON_TILT_EN__DR EQU CYREG_PRT1_DR
BUTTON_TILT_EN__INTCFG EQU CYREG_PRT1_INTCFG
BUTTON_TILT_EN__INTSTAT EQU CYREG_PRT1_INTSTAT
BUTTON_TILT_EN__MASK EQU 0x01
BUTTON_TILT_EN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUTTON_TILT_EN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUTTON_TILT_EN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUTTON_TILT_EN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUTTON_TILT_EN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUTTON_TILT_EN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUTTON_TILT_EN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUTTON_TILT_EN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUTTON_TILT_EN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUTTON_TILT_EN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUTTON_TILT_EN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUTTON_TILT_EN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUTTON_TILT_EN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUTTON_TILT_EN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUTTON_TILT_EN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUTTON_TILT_EN__PC EQU CYREG_PRT1_PC
BUTTON_TILT_EN__PC2 EQU CYREG_PRT1_PC2
BUTTON_TILT_EN__PORT EQU 1
BUTTON_TILT_EN__PS EQU CYREG_PRT1_PS
BUTTON_TILT_EN__SHIFT EQU 0

; DIR_FRONT_LEFT
DIR_FRONT_LEFT__0__DM__MASK EQU 0x07
DIR_FRONT_LEFT__0__DM__SHIFT EQU 0
DIR_FRONT_LEFT__0__DR EQU CYREG_PRT2_DR
DIR_FRONT_LEFT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DIR_FRONT_LEFT__0__HSIOM_MASK EQU 0x0000000F
DIR_FRONT_LEFT__0__HSIOM_SHIFT EQU 0
DIR_FRONT_LEFT__0__INTCFG EQU CYREG_PRT2_INTCFG
DIR_FRONT_LEFT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DIR_FRONT_LEFT__0__MASK EQU 0x01
DIR_FRONT_LEFT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DIR_FRONT_LEFT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DIR_FRONT_LEFT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DIR_FRONT_LEFT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DIR_FRONT_LEFT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DIR_FRONT_LEFT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DIR_FRONT_LEFT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DIR_FRONT_LEFT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DIR_FRONT_LEFT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DIR_FRONT_LEFT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DIR_FRONT_LEFT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DIR_FRONT_LEFT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DIR_FRONT_LEFT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DIR_FRONT_LEFT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DIR_FRONT_LEFT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DIR_FRONT_LEFT__0__PC EQU CYREG_PRT2_PC
DIR_FRONT_LEFT__0__PC2 EQU CYREG_PRT2_PC2
DIR_FRONT_LEFT__0__PORT EQU 2
DIR_FRONT_LEFT__0__PS EQU CYREG_PRT2_PS
DIR_FRONT_LEFT__0__SHIFT EQU 0
DIR_FRONT_LEFT__DR EQU CYREG_PRT2_DR
DIR_FRONT_LEFT__INTCFG EQU CYREG_PRT2_INTCFG
DIR_FRONT_LEFT__INTSTAT EQU CYREG_PRT2_INTSTAT
DIR_FRONT_LEFT__MASK EQU 0x01
DIR_FRONT_LEFT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DIR_FRONT_LEFT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DIR_FRONT_LEFT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DIR_FRONT_LEFT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DIR_FRONT_LEFT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DIR_FRONT_LEFT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DIR_FRONT_LEFT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DIR_FRONT_LEFT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DIR_FRONT_LEFT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DIR_FRONT_LEFT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DIR_FRONT_LEFT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DIR_FRONT_LEFT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DIR_FRONT_LEFT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DIR_FRONT_LEFT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DIR_FRONT_LEFT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DIR_FRONT_LEFT__PC EQU CYREG_PRT2_PC
DIR_FRONT_LEFT__PC2 EQU CYREG_PRT2_PC2
DIR_FRONT_LEFT__PORT EQU 2
DIR_FRONT_LEFT__PS EQU CYREG_PRT2_PS
DIR_FRONT_LEFT__SHIFT EQU 0

; DIR_REAR_RIGHT
DIR_REAR_RIGHT__0__DM__MASK EQU 0xE00
DIR_REAR_RIGHT__0__DM__SHIFT EQU 9
DIR_REAR_RIGHT__0__DR EQU CYREG_PRT2_DR
DIR_REAR_RIGHT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DIR_REAR_RIGHT__0__HSIOM_MASK EQU 0x0000F000
DIR_REAR_RIGHT__0__HSIOM_SHIFT EQU 12
DIR_REAR_RIGHT__0__INTCFG EQU CYREG_PRT2_INTCFG
DIR_REAR_RIGHT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DIR_REAR_RIGHT__0__MASK EQU 0x08
DIR_REAR_RIGHT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DIR_REAR_RIGHT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DIR_REAR_RIGHT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DIR_REAR_RIGHT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DIR_REAR_RIGHT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DIR_REAR_RIGHT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DIR_REAR_RIGHT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DIR_REAR_RIGHT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DIR_REAR_RIGHT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DIR_REAR_RIGHT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DIR_REAR_RIGHT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DIR_REAR_RIGHT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DIR_REAR_RIGHT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DIR_REAR_RIGHT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DIR_REAR_RIGHT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DIR_REAR_RIGHT__0__PC EQU CYREG_PRT2_PC
DIR_REAR_RIGHT__0__PC2 EQU CYREG_PRT2_PC2
DIR_REAR_RIGHT__0__PORT EQU 2
DIR_REAR_RIGHT__0__PS EQU CYREG_PRT2_PS
DIR_REAR_RIGHT__0__SHIFT EQU 3
DIR_REAR_RIGHT__DR EQU CYREG_PRT2_DR
DIR_REAR_RIGHT__INTCFG EQU CYREG_PRT2_INTCFG
DIR_REAR_RIGHT__INTSTAT EQU CYREG_PRT2_INTSTAT
DIR_REAR_RIGHT__MASK EQU 0x08
DIR_REAR_RIGHT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DIR_REAR_RIGHT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DIR_REAR_RIGHT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DIR_REAR_RIGHT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DIR_REAR_RIGHT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DIR_REAR_RIGHT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DIR_REAR_RIGHT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DIR_REAR_RIGHT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DIR_REAR_RIGHT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DIR_REAR_RIGHT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DIR_REAR_RIGHT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DIR_REAR_RIGHT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DIR_REAR_RIGHT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DIR_REAR_RIGHT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DIR_REAR_RIGHT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DIR_REAR_RIGHT__PC EQU CYREG_PRT2_PC
DIR_REAR_RIGHT__PC2 EQU CYREG_PRT2_PC2
DIR_REAR_RIGHT__PORT EQU 2
DIR_REAR_RIGHT__PS EQU CYREG_PRT2_PS
DIR_REAR_RIGHT__SHIFT EQU 3

; BUTTON_DIR_DOWN
BUTTON_DIR_DOWN__0__DM__MASK EQU 0xE00
BUTTON_DIR_DOWN__0__DM__SHIFT EQU 9
BUTTON_DIR_DOWN__0__DR EQU CYREG_PRT1_DR
BUTTON_DIR_DOWN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BUTTON_DIR_DOWN__0__HSIOM_MASK EQU 0x0000F000
BUTTON_DIR_DOWN__0__HSIOM_SHIFT EQU 12
BUTTON_DIR_DOWN__0__INTCFG EQU CYREG_PRT1_INTCFG
BUTTON_DIR_DOWN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
BUTTON_DIR_DOWN__0__MASK EQU 0x08
BUTTON_DIR_DOWN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUTTON_DIR_DOWN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUTTON_DIR_DOWN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUTTON_DIR_DOWN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUTTON_DIR_DOWN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUTTON_DIR_DOWN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUTTON_DIR_DOWN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUTTON_DIR_DOWN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUTTON_DIR_DOWN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUTTON_DIR_DOWN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUTTON_DIR_DOWN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUTTON_DIR_DOWN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUTTON_DIR_DOWN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUTTON_DIR_DOWN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUTTON_DIR_DOWN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUTTON_DIR_DOWN__0__PC EQU CYREG_PRT1_PC
BUTTON_DIR_DOWN__0__PC2 EQU CYREG_PRT1_PC2
BUTTON_DIR_DOWN__0__PORT EQU 1
BUTTON_DIR_DOWN__0__PS EQU CYREG_PRT1_PS
BUTTON_DIR_DOWN__0__SHIFT EQU 3
BUTTON_DIR_DOWN__DR EQU CYREG_PRT1_DR
BUTTON_DIR_DOWN__INTCFG EQU CYREG_PRT1_INTCFG
BUTTON_DIR_DOWN__INTSTAT EQU CYREG_PRT1_INTSTAT
BUTTON_DIR_DOWN__MASK EQU 0x08
BUTTON_DIR_DOWN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUTTON_DIR_DOWN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUTTON_DIR_DOWN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUTTON_DIR_DOWN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUTTON_DIR_DOWN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUTTON_DIR_DOWN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUTTON_DIR_DOWN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUTTON_DIR_DOWN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUTTON_DIR_DOWN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUTTON_DIR_DOWN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUTTON_DIR_DOWN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUTTON_DIR_DOWN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUTTON_DIR_DOWN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUTTON_DIR_DOWN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUTTON_DIR_DOWN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUTTON_DIR_DOWN__PC EQU CYREG_PRT1_PC
BUTTON_DIR_DOWN__PC2 EQU CYREG_PRT1_PC2
BUTTON_DIR_DOWN__PORT EQU 1
BUTTON_DIR_DOWN__PS EQU CYREG_PRT1_PS
BUTTON_DIR_DOWN__SHIFT EQU 3

; BUTTON_MOTOR_EN
BUTTON_MOTOR_EN__0__DM__MASK EQU 0x38
BUTTON_MOTOR_EN__0__DM__SHIFT EQU 3
BUTTON_MOTOR_EN__0__DR EQU CYREG_PRT1_DR
BUTTON_MOTOR_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BUTTON_MOTOR_EN__0__HSIOM_MASK EQU 0x000000F0
BUTTON_MOTOR_EN__0__HSIOM_SHIFT EQU 4
BUTTON_MOTOR_EN__0__INTCFG EQU CYREG_PRT1_INTCFG
BUTTON_MOTOR_EN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
BUTTON_MOTOR_EN__0__MASK EQU 0x02
BUTTON_MOTOR_EN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUTTON_MOTOR_EN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUTTON_MOTOR_EN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUTTON_MOTOR_EN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUTTON_MOTOR_EN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUTTON_MOTOR_EN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUTTON_MOTOR_EN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUTTON_MOTOR_EN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUTTON_MOTOR_EN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUTTON_MOTOR_EN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUTTON_MOTOR_EN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUTTON_MOTOR_EN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUTTON_MOTOR_EN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUTTON_MOTOR_EN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUTTON_MOTOR_EN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUTTON_MOTOR_EN__0__PC EQU CYREG_PRT1_PC
BUTTON_MOTOR_EN__0__PC2 EQU CYREG_PRT1_PC2
BUTTON_MOTOR_EN__0__PORT EQU 1
BUTTON_MOTOR_EN__0__PS EQU CYREG_PRT1_PS
BUTTON_MOTOR_EN__0__SHIFT EQU 1
BUTTON_MOTOR_EN__DR EQU CYREG_PRT1_DR
BUTTON_MOTOR_EN__INTCFG EQU CYREG_PRT1_INTCFG
BUTTON_MOTOR_EN__INTSTAT EQU CYREG_PRT1_INTSTAT
BUTTON_MOTOR_EN__MASK EQU 0x02
BUTTON_MOTOR_EN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUTTON_MOTOR_EN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUTTON_MOTOR_EN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUTTON_MOTOR_EN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUTTON_MOTOR_EN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUTTON_MOTOR_EN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUTTON_MOTOR_EN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUTTON_MOTOR_EN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUTTON_MOTOR_EN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUTTON_MOTOR_EN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUTTON_MOTOR_EN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUTTON_MOTOR_EN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUTTON_MOTOR_EN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUTTON_MOTOR_EN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUTTON_MOTOR_EN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUTTON_MOTOR_EN__PC EQU CYREG_PRT1_PC
BUTTON_MOTOR_EN__PC2 EQU CYREG_PRT1_PC2
BUTTON_MOTOR_EN__PORT EQU 1
BUTTON_MOTOR_EN__PS EQU CYREG_PRT1_PS
BUTTON_MOTOR_EN__SHIFT EQU 1

; DIR_FRONT_RIGHT
DIR_FRONT_RIGHT__0__DM__MASK EQU 0x38
DIR_FRONT_RIGHT__0__DM__SHIFT EQU 3
DIR_FRONT_RIGHT__0__DR EQU CYREG_PRT2_DR
DIR_FRONT_RIGHT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DIR_FRONT_RIGHT__0__HSIOM_MASK EQU 0x000000F0
DIR_FRONT_RIGHT__0__HSIOM_SHIFT EQU 4
DIR_FRONT_RIGHT__0__INTCFG EQU CYREG_PRT2_INTCFG
DIR_FRONT_RIGHT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DIR_FRONT_RIGHT__0__MASK EQU 0x02
DIR_FRONT_RIGHT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DIR_FRONT_RIGHT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DIR_FRONT_RIGHT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DIR_FRONT_RIGHT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DIR_FRONT_RIGHT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DIR_FRONT_RIGHT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DIR_FRONT_RIGHT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DIR_FRONT_RIGHT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DIR_FRONT_RIGHT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DIR_FRONT_RIGHT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DIR_FRONT_RIGHT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DIR_FRONT_RIGHT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DIR_FRONT_RIGHT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DIR_FRONT_RIGHT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DIR_FRONT_RIGHT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DIR_FRONT_RIGHT__0__PC EQU CYREG_PRT2_PC
DIR_FRONT_RIGHT__0__PC2 EQU CYREG_PRT2_PC2
DIR_FRONT_RIGHT__0__PORT EQU 2
DIR_FRONT_RIGHT__0__PS EQU CYREG_PRT2_PS
DIR_FRONT_RIGHT__0__SHIFT EQU 1
DIR_FRONT_RIGHT__DR EQU CYREG_PRT2_DR
DIR_FRONT_RIGHT__INTCFG EQU CYREG_PRT2_INTCFG
DIR_FRONT_RIGHT__INTSTAT EQU CYREG_PRT2_INTSTAT
DIR_FRONT_RIGHT__MASK EQU 0x02
DIR_FRONT_RIGHT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DIR_FRONT_RIGHT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DIR_FRONT_RIGHT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DIR_FRONT_RIGHT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DIR_FRONT_RIGHT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DIR_FRONT_RIGHT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DIR_FRONT_RIGHT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DIR_FRONT_RIGHT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DIR_FRONT_RIGHT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DIR_FRONT_RIGHT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DIR_FRONT_RIGHT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DIR_FRONT_RIGHT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DIR_FRONT_RIGHT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DIR_FRONT_RIGHT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DIR_FRONT_RIGHT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DIR_FRONT_RIGHT__PC EQU CYREG_PRT2_PC
DIR_FRONT_RIGHT__PC2 EQU CYREG_PRT2_PC2
DIR_FRONT_RIGHT__PORT EQU 2
DIR_FRONT_RIGHT__PS EQU CYREG_PRT2_PS
DIR_FRONT_RIGHT__SHIFT EQU 1

; ENABLE_REAR_MOTORS
ENABLE_REAR_MOTORS__0__DM__MASK EQU 0x38000
ENABLE_REAR_MOTORS__0__DM__SHIFT EQU 15
ENABLE_REAR_MOTORS__0__DR EQU CYREG_PRT1_DR
ENABLE_REAR_MOTORS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ENABLE_REAR_MOTORS__0__HSIOM_MASK EQU 0x00F00000
ENABLE_REAR_MOTORS__0__HSIOM_SHIFT EQU 20
ENABLE_REAR_MOTORS__0__INTCFG EQU CYREG_PRT1_INTCFG
ENABLE_REAR_MOTORS__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ENABLE_REAR_MOTORS__0__MASK EQU 0x20
ENABLE_REAR_MOTORS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ENABLE_REAR_MOTORS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ENABLE_REAR_MOTORS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ENABLE_REAR_MOTORS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ENABLE_REAR_MOTORS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ENABLE_REAR_MOTORS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ENABLE_REAR_MOTORS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ENABLE_REAR_MOTORS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ENABLE_REAR_MOTORS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ENABLE_REAR_MOTORS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ENABLE_REAR_MOTORS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ENABLE_REAR_MOTORS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ENABLE_REAR_MOTORS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ENABLE_REAR_MOTORS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ENABLE_REAR_MOTORS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ENABLE_REAR_MOTORS__0__PC EQU CYREG_PRT1_PC
ENABLE_REAR_MOTORS__0__PC2 EQU CYREG_PRT1_PC2
ENABLE_REAR_MOTORS__0__PORT EQU 1
ENABLE_REAR_MOTORS__0__PS EQU CYREG_PRT1_PS
ENABLE_REAR_MOTORS__0__SHIFT EQU 5
ENABLE_REAR_MOTORS__DR EQU CYREG_PRT1_DR
ENABLE_REAR_MOTORS__INTCFG EQU CYREG_PRT1_INTCFG
ENABLE_REAR_MOTORS__INTSTAT EQU CYREG_PRT1_INTSTAT
ENABLE_REAR_MOTORS__MASK EQU 0x20
ENABLE_REAR_MOTORS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ENABLE_REAR_MOTORS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ENABLE_REAR_MOTORS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ENABLE_REAR_MOTORS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ENABLE_REAR_MOTORS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ENABLE_REAR_MOTORS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ENABLE_REAR_MOTORS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ENABLE_REAR_MOTORS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ENABLE_REAR_MOTORS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ENABLE_REAR_MOTORS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ENABLE_REAR_MOTORS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ENABLE_REAR_MOTORS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ENABLE_REAR_MOTORS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ENABLE_REAR_MOTORS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ENABLE_REAR_MOTORS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ENABLE_REAR_MOTORS__PC EQU CYREG_PRT1_PC
ENABLE_REAR_MOTORS__PC2 EQU CYREG_PRT1_PC2
ENABLE_REAR_MOTORS__PORT EQU 1
ENABLE_REAR_MOTORS__PS EQU CYREG_PRT1_PS
ENABLE_REAR_MOTORS__SHIFT EQU 5

; ENABLE_FRONT_MOTORS
ENABLE_FRONT_MOTORS__0__DM__MASK EQU 0x1C0000
ENABLE_FRONT_MOTORS__0__DM__SHIFT EQU 18
ENABLE_FRONT_MOTORS__0__DR EQU CYREG_PRT1_DR
ENABLE_FRONT_MOTORS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ENABLE_FRONT_MOTORS__0__HSIOM_MASK EQU 0x0F000000
ENABLE_FRONT_MOTORS__0__HSIOM_SHIFT EQU 24
ENABLE_FRONT_MOTORS__0__INTCFG EQU CYREG_PRT1_INTCFG
ENABLE_FRONT_MOTORS__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ENABLE_FRONT_MOTORS__0__MASK EQU 0x40
ENABLE_FRONT_MOTORS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ENABLE_FRONT_MOTORS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ENABLE_FRONT_MOTORS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ENABLE_FRONT_MOTORS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ENABLE_FRONT_MOTORS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ENABLE_FRONT_MOTORS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ENABLE_FRONT_MOTORS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ENABLE_FRONT_MOTORS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ENABLE_FRONT_MOTORS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ENABLE_FRONT_MOTORS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ENABLE_FRONT_MOTORS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ENABLE_FRONT_MOTORS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ENABLE_FRONT_MOTORS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ENABLE_FRONT_MOTORS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ENABLE_FRONT_MOTORS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ENABLE_FRONT_MOTORS__0__PC EQU CYREG_PRT1_PC
ENABLE_FRONT_MOTORS__0__PC2 EQU CYREG_PRT1_PC2
ENABLE_FRONT_MOTORS__0__PORT EQU 1
ENABLE_FRONT_MOTORS__0__PS EQU CYREG_PRT1_PS
ENABLE_FRONT_MOTORS__0__SHIFT EQU 6
ENABLE_FRONT_MOTORS__DR EQU CYREG_PRT1_DR
ENABLE_FRONT_MOTORS__INTCFG EQU CYREG_PRT1_INTCFG
ENABLE_FRONT_MOTORS__INTSTAT EQU CYREG_PRT1_INTSTAT
ENABLE_FRONT_MOTORS__MASK EQU 0x40
ENABLE_FRONT_MOTORS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ENABLE_FRONT_MOTORS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ENABLE_FRONT_MOTORS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ENABLE_FRONT_MOTORS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ENABLE_FRONT_MOTORS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ENABLE_FRONT_MOTORS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ENABLE_FRONT_MOTORS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ENABLE_FRONT_MOTORS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ENABLE_FRONT_MOTORS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ENABLE_FRONT_MOTORS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ENABLE_FRONT_MOTORS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ENABLE_FRONT_MOTORS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ENABLE_FRONT_MOTORS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ENABLE_FRONT_MOTORS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ENABLE_FRONT_MOTORS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ENABLE_FRONT_MOTORS__PC EQU CYREG_PRT1_PC
ENABLE_FRONT_MOTORS__PC2 EQU CYREG_PRT1_PC2
ENABLE_FRONT_MOTORS__PORT EQU 1
ENABLE_FRONT_MOTORS__PS EQU CYREG_PRT1_PS
ENABLE_FRONT_MOTORS__SHIFT EQU 6

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_BOOTLOADER_APPLICATIONS EQU 2
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
CYDEV_BOOTLOADER_IO_COMP_I2C_0 EQU 2
CyBtldr_I2C_0 EQU CYDEV_BOOTLOADER_IO_COMP_I2C_0
CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY EQU 1
CyBtldr_LAUNCHER_ONLY EQU CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY
CYDEV_BOOTLOADER_IO_COMP EQU CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY
CYDEV_BOOTLOADER_IO_COMP_UART_0 EQU 3
CyBtldr_UART_0 EQU CYDEV_BOOTLOADER_IO_COMP_UART_0
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 5
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 1
    ENDIF
    END
