# Reading pref.tcl
# do ieee754mult_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:29:18 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv 
# -- Compiling module peripheral_pulse
# 
# Top level modules:
# 	peripheral_pulse
# End time: 08:29:18 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:29:18 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv 
# -- Compiling module peripheral_deco7seg
# 
# Top level modules:
# 	peripheral_deco7seg
# End time: 08:29:18 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:29:18 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# 
# Top level modules:
# 	tb_topunit
# End time: 08:29:18 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/controlunit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:29:18 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/controlunit.sv 
# -- Compiling module controlunit
# -- Compiling module tb_controlunit
# 
# Top level modules:
# 	tb_controlunit
# End time: 08:29:18 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/datapathunit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:29:18 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/datapathunit.sv 
# -- Compiling module datapathunit
# -- Compiling module tb_datapathunit
# ** Warning: U:/ED2/Laboratorio/Practica_III/datapathunit.sv(69): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_datapathunit
# End time: 08:29:18 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:29:18 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripherals.sv 
# -- Compiling module peripherals
# 
# Top level modules:
# 	peripherals
# End time: 08:29:18 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:29:18 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv 
# -- Compiling module peripheral_getoperands
# 
# Top level modules:
# 	peripheral_getoperands
# End time: 08:29:18 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/multiplierunit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:29:18 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 08:29:19 on Sep 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.tb_topunit
# vsim work.tb_topunit 
# Start time: 08:30:17 on Sep 21,2023
# Loading sv_std.std
# Loading work.tb_topunit
# Loading work.top
# Loading work.controlunit
# Loading work.datapathunit
# Loading work.multiplierunit
# Loading work.peripherals
# Loading work.peripheral_pulse
# Loading work.peripheral_getoperands
# Loading work.peripheral_deco7seg
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 68
add wave -position end  sim:/tb_topunit/clk
add wave -position end  sim:/tb_topunit/nreset
add wave -position end  sim:/tb_topunit/nenter
add wave -position end  sim:/tb_topunit/inputdata
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:49 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# 
# Top level modules:
# 	tb_topunit
# End time: 08:35:49 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position end  sim:/tb_topunit/topis/dp0/multiplicador/dataA
add wave -position end  sim:/tb_topunit/topis/dp0/multiplicador/dataB
add wave -position end  sim:/tb_topunit/topis/dp0/multiplicador/dataR
add wave -position end  sim:/tb_topunit/topis/dp0/multiplicador/casesspecial
add wave -position end  sim:/tb_topunit/topis/dp0/dataA
add wave -position end  sim:/tb_topunit/topis/dp0/dataB
add wave -position end  sim:/tb_topunit/topis/dp0/dataR
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/top.sv(66)
#    Time: 2020 ns  Iteration: 0  Instance: /tb_topunit
# Break in Module tb_topunit at U:/ED2/Laboratorio/Practica_III/top.sv line 66
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:33 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# 
# Top level modules:
# 	tb_topunit
# End time: 08:41:33 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_topunit
# Loading work.top
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 68
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/top.sv(126)
#    Time: 400 ns  Iteration: 0  Instance: /tb_topunit
# Break in Module tb_topunit at U:/ED2/Laboratorio/Practica_III/top.sv line 126
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:38 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# 
# Top level modules:
# 	tb_topunit
# End time: 08:43:38 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_topunit
# Loading work.top
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 68
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/top.sv(133)
#    Time: 540 ns  Iteration: 0  Instance: /tb_topunit
# Break in Module tb_topunit at U:/ED2/Laboratorio/Practica_III/top.sv line 133
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:57 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# 
# Top level modules:
# 	tb_topunit
# End time: 08:44:57 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:45:42 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# 
# Top level modules:
# 	tb_topunit
# End time: 08:45:42 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_topunit
# Loading work.top
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 68
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/top.sv(137)
#    Time: 560 ns  Iteration: 0  Instance: /tb_topunit
# Break in Module tb_topunit at U:/ED2/Laboratorio/Practica_III/top.sv line 137
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:46:38 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# 
# Top level modules:
# 	tb_topunit
# End time: 08:46:38 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_topunit
# Loading work.top
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 68
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/top.sv(137)
#    Time: 560 ns  Iteration: 0  Instance: /tb_topunit
# Break in Module tb_topunit at U:/ED2/Laboratorio/Practica_III/top.sv line 137
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:13 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 09:00:14 on Sep 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.multiplierunit
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 68
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/top.sv(137)
#    Time: 560 ns  Iteration: 0  Instance: /tb_topunit
# Break in Module tb_topunit at U:/ED2/Laboratorio/Practica_III/top.sv line 137
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:01:26 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# ** Warning: U:/ED2/Laboratorio/Practica_III/top.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_topunit
# End time: 09:01:26 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_topunit
# Loading work.top
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_topunit/topis/dp0/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 68
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/top.sv(66)
#    Time: 2020 ns  Iteration: 0  Instance: /tb_topunit
# Break in Module tb_topunit at U:/ED2/Laboratorio/Practica_III/top.sv line 66
# End time: 09:01:45 on Sep 21,2023, Elapsed time: 0:31:28
# Errors: 0, Warnings: 4
