{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Notebook para geração de VHDL para SAD"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 157,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np \n",
    "import math"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 158,
   "metadata": {},
   "outputs": [],
   "source": [
    "################################################\n",
    "################## Parametros ##################\n",
    "block_size = 16\n",
    "bit_width = 8\n",
    "proc_parallel = True                            # True: processamento paralelo de bloco todo, False: processamento por linha\n",
    "files = ['carry_lookahead_adder.vhd']           # Lista de componentes para add\n",
    "# files = ['adder.vhd']\n",
    "adder_name = 'carry_lookahead_adder'\n",
    "# adder_name = 'adder'                          # Nome do somador (só pra facilitar)\n",
    "write_vhd = True\n",
    "\n",
    "if proc_parallel:\n",
    "    file_name = ('cl_sad_' + str(int(math.sqrt(block_size))) + 'x' + str(int(math.sqrt(block_size))) + '_parallel')\n",
    "else:\n",
    "    file_name = ('cl_sad_' + str(int(math.sqrt(block_size))) + 'x' + str(int(math.sqrt(block_size))) + '_line')\n",
    "\n",
    "pack_name = 'type_pack'\n",
    "rewrite_package = False\n",
    "################################################"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 159,
   "metadata": {},
   "outputs": [],
   "source": [
    "################################################# Basis #################################################\n",
    "if proc_parallel:                           # Ex: bloco 4x4 processa 16 em paralelo\n",
    "    limit = block_size\n",
    "else:\n",
    "    limit = int(math.sqrt(block_size))      # Ex: bloco 4x4 processa 4 vezes cada linha de 4\n",
    "\n",
    "################################################# Port ################################################\n",
    "port = ('''ori: in input_'''+str(limit)+''';\n",
    "    ref: in input_'''+str(limit)+''';\n",
    "    sad_out: out std_logic_vector(''' + str(math.ceil(np.log2(block_size))+bit_width) + ''' downto 0)''')\n",
    "\n",
    "################################################# Components ################################################\n",
    "components = []\n",
    "line_qnt = 0\n",
    "\n",
    "for comp in files:\n",
    "    with open(comp, \"r\") as file:\n",
    "        lines = file.readlines()\n",
    "\n",
    "    line_split = []\n",
    "    for i in range(len(lines)):                # Separa os componentes de cada linha lida\n",
    "        line_split.append(lines[i].split())\n",
    "\n",
    "    end_line = 0\n",
    "    for i in range(0,len(lines),1):                 # Itera em todas linhas        \n",
    "        if line_split[i] != []:                     # Verifica se não é uma linha vazia\n",
    "            if line_split[i][0] == 'entity':        # Vê se é entity                \n",
    "                begin_line = i\n",
    "            elif line_split[i][0] == 'end':         # Vê se é o final de entity\n",
    "                if end_line == 0:\n",
    "                    end_line = i\n",
    "\n",
    "    for l in range(begin_line,end_line+1,1):        # Pega todas as linhas da entity\n",
    "        components.append(lines[l])\n",
    "\n",
    "    line1_split = components[line_qnt].split()      # Alterando a palavra 'entity' \n",
    "    line1_split[0] = 'component'                    # para 'component'\n",
    "    line1_split.append('\\n')\n",
    "    components[line_qnt] = ' '.join(line1_split)\n",
    "\n",
    "    linelast_split = components[-1].split()         # Alterando a última palavra \n",
    "    linelast_split[-1] = 'component;'               # para 'component'\n",
    "    components[-1] = ' '.join(linelast_split)\n",
    "\n",
    "    components.append('\\n\\n')\n",
    "    line_qnt = len(components)\n",
    "\n",
    "components_concat = ' '.join(components)         #  Junta todos componentes\n",
    "\n",
    "################################################# Signals ################################################\n",
    "negs = []   # Sinais negativos reference para entrar em somador e virar subtracao\n",
    "for i in range(0,limit):\n",
    "    negs.append('signal neg_ref_'+str(i)+': std_logic_vector('+str(bit_width-1)+' downto 0);')\n",
    "negs.append('\\n')\n",
    "negs_concat = '\\n'.join(negs)\n",
    "\n",
    "sub = []    # Sinais da 1a subtracao (estrutura basica)\n",
    "for i in range(0,limit):\n",
    "    sub.append('signal sub_' + str(i) + ': std_logic_vector(' + str(bit_width) + ' downto 0);')\n",
    "sub.append('\\n')\n",
    "sub_concat = '\\n'.join(sub)\n",
    "\n",
    "abs = []        # Sinais do calculo do absoluto (estrutura basica)\n",
    "out_abs = []    # Lista com nome dos sinais que saem do absoluto\n",
    "for i in range(0,limit):\n",
    "    out_abs.append('abs_'+str(i))\n",
    "    abs.append('signal abs_' + str(i) + ': std_logic_vector(' + str(bit_width) + ' downto 0);')\n",
    "abs.append('\\n')\n",
    "abs_concat = '\\n'.join(abs)\n",
    "\n",
    "sum0 = []       # Sinais da 1a soma (estrutura basica)\n",
    "out_sum = []    # Lista com nome dos sinais que saem da 1a soma\n",
    "for i in range(0,limit,2):\n",
    "    out_sum.append('sum_'+str(i) + str(i+1))\n",
    "    sum0.append('signal sum_' + str(i) + str(i+1) + ': std_logic_vector(' + str(bit_width+1) + ' downto 0);')\n",
    "sum0.append('\\n')\n",
    "sum0_concat = '\\n'.join(sum0)\n",
    "\n",
    "after_sums = []         # Sinais dos outros niveis de soma abaixo \n",
    "out_after_sums = []     # Lista com nome dos sinais que saem das outras somas\n",
    "for k in range(1,math.ceil(np.log2(limit))):    # Qtd de niveis de soma\n",
    "    qtd_sum = int(limit/(2**(k+1)))             # Qtd de somadores por nivel\n",
    "    for j in range(0,qtd_sum):\n",
    "        after_sums.append('signal sum_after_'+str(k)+str(j)+': std_logic_vector('+str(bit_width+k+1)+' downto 0);')\n",
    "        out_after_sums.append('sum_after_'+str(k)+str(j))\n",
    "after_sums.append('\\n')\n",
    "after_sums_concat = '\\n'.join(after_sums)\n",
    "\n",
    "signals = []\n",
    "signals.append(negs_concat + sub_concat + abs_concat + sum0_concat + after_sums_concat)\n",
    "signals_concat = ''.join(signals)\n",
    "# print(signals_concat)\n",
    "\n",
    "################################################# Assign ################################################\n",
    "neg_assign = []     # Definindo os fios negativos pra entrar no somador (= subtrator)\n",
    "for i in range(0,limit):\n",
    "    neg_assign.append('neg_ref_'+str(i)+' <= std_logic_vector(resize(-signed(ref('+str(i)+')),'+str(bit_width)+'));')\n",
    "neg_assign.append('\\n')\n",
    "neg_assign_concat = '\\n'.join(neg_assign)\n",
    "\n",
    "abs_assign = []     # Definindo os fios que saem do absoluto\n",
    "for i in range(0,limit):\n",
    "    abs_assign.append('abs_'+str(i)+' <= std_logic_vector(abs(signed(sub_'+str(i)+')));')\n",
    "abs_assign.append('\\n')\n",
    "abs_assign_concat = '\\n'.join(abs_assign)\n",
    "\n",
    "assigns = []        # Juntando todos os assigns\n",
    "assigns.append(neg_assign_concat + abs_assign_concat)\n",
    "assigns_concat = ''.join(assigns)\n",
    "\n",
    "# print(out_sum)\n",
    "# print(out_after_sums)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 160,
   "metadata": {},
   "outputs": [],
   "source": [
    "################################################# Port maps #################################################\n",
    "sub_map = []            #  Port map dos componentes subtratores\n",
    "for i in range(0,limit):\n",
    "    sub_map.append('SUB'+str(i)+': '+adder_name+' generic map ('+str(bit_width)+') port map (ori('+str(i)+'),neg_ref_'+str(i)+',sub_'+str(i)+');')\n",
    "sub_map.append('\\n')\n",
    "sub_map_concat = '\\n'.join(sub_map)\n",
    "# print(sub_map_concat)\n",
    "\n",
    "sums_map = []\n",
    "count = 0\n",
    "for i in range(0,limit,2):\n",
    "    sums_map.append('ADD0'+str(count)+': '+adder_name+' generic map ('+str(bit_width+1)+') port map ('+out_abs[i]+','+out_abs[i+1]+','+out_sum[count]+');')\n",
    "    count = count + 1\n",
    "sums_map.append('\\n')\n",
    "sums_map_concat = '\\n'.join(sums_map)\n",
    "# print(sums_map_concat)\n",
    "\n",
    "after_sums_map = []     # Sinais dos outros niveis de soma abaixo \n",
    "n = 0 \n",
    "m = 0\n",
    "l = 0\n",
    "count = 0\n",
    "for k in range(1,math.ceil(np.log2(limit))+1):          # Qtd de niveis de soma         2\n",
    "    qtd_sum_map = int(limit/(2**(k+1)))                 # Qtd de somadores por nivel    2, 1\n",
    "    for j in range(0,qtd_sum_map):\n",
    "        if k == 1:\n",
    "            after_sums_map.append('ADD'+str(k)+str(j)+': '+adder_name+' generic map ('+str(bit_width+k+1)+') port map ('+out_sum[count]+','+out_sum[count+1]+','+out_after_sums[n]+');')\n",
    "            count = count + 2\n",
    "            n = n + 1\n",
    "        elif k >= 2: # 8 somadores, 4, 2, 1\n",
    "            after_sums_map.append('ADD'+str(k)+str(j)+': '+adder_name+' generic map ('+str(bit_width+k+1)+') port map ('+out_after_sums[m]+','+out_after_sums[m+1]+','+out_after_sums[l+qtd_sum_map*(2**(k-1))]+');')\n",
    "            m = m + 2\n",
    "            l = l + 1\n",
    "            \n",
    "after_sums_map.append('\\n')\n",
    "after_sums_map_concat = '\\n'.join(after_sums_map)\n",
    "\n",
    "port_map = []\n",
    "port_map.append(sub_map_concat + sums_map_concat + after_sums_map_concat)\n",
    "port_map_concat = ''.join(port_map)\n",
    "\n",
    "################################################# Final #################################################\n",
    "if out_after_sums:\n",
    "    result = out_after_sums[-1]\n",
    "else:\n",
    "    result = out_sum[-1]\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 161,
   "metadata": {},
   "outputs": [],
   "source": [
    "############################################ Texto do VHDL ############################################\n",
    "vhdl = ('''library ieee;\n",
    "use ieee.std_logic_1164.all;\n",
    "use ieee.std_logic_unsigned.all;\n",
    "use ieee.numeric_std.all;\n",
    "use work.''' + pack_name + '''.all;\n",
    "\n",
    "entity ''' + file_name + ''' is \n",
    "port(\n",
    "    ''' + port + '''\n",
    ");\n",
    "end ''' + file_name + ''';\n",
    "\n",
    "architecture arch_sad of ''' + file_name + ''' is \n",
    "\n",
    "-- Components \n",
    "''' + components_concat + '''\n",
    "-- Signals\n",
    "''' + signals_concat + '''\n",
    "begin\n",
    "\n",
    "''' + assigns_concat + '''\n",
    "''' + port_map_concat + '''\n",
    "sad_out <= ''' + result + ''';\n",
    "\n",
    "end arch_sad;'''\n",
    ")\n",
    "\n",
    "############################################ File .vhd ############################################\n",
    "if write_vhd:\n",
    "    vhd_file = open((file_name + \".vhd\"), \"w\")\n",
    "    vhd_file.write(vhdl)\n",
    "    vhd_file.close()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Geração de Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 162,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "s_ori(0) <= \"00000000\";\n",
      "s_ori(1) <= \"00000000\";\n",
      "s_ori(2) <= \"00000000\";\n",
      "s_ori(3) <= \"00000000\";\n",
      "s_ori(4) <= \"00000000\";\n",
      "s_ori(5) <= \"00000000\";\n",
      "s_ori(6) <= \"00000000\";\n",
      "s_ori(7) <= \"00000000\";\n",
      "s_ori(8) <= \"00000000\";\n",
      "s_ori(9) <= \"00000000\";\n",
      "s_ori(10) <= \"00000000\";\n",
      "s_ori(11) <= \"00000000\";\n",
      "s_ori(12) <= \"00000000\";\n",
      "s_ori(13) <= \"00000000\";\n",
      "s_ori(14) <= \"00000000\";\n",
      "s_ori(15) <= \"00000000\";\n",
      "s_ref(0) <= \"00001111\";\n",
      "s_ref(1) <= \"00001111\";\n",
      "s_ref(2) <= \"00001111\";\n",
      "s_ref(3) <= \"00001111\";\n",
      "s_ref(4) <= \"00001111\";\n",
      "s_ref(5) <= \"00001111\";\n",
      "s_ref(6) <= \"00001111\";\n",
      "s_ref(7) <= \"00001111\";\n",
      "s_ref(8) <= \"00001111\";\n",
      "s_ref(9) <= \"00001111\";\n",
      "s_ref(10) <= \"00001111\";\n",
      "s_ref(11) <= \"00001111\";\n",
      "s_ref(12) <= \"00001111\";\n",
      "s_ref(13) <= \"00001111\";\n",
      "s_ref(14) <= \"00001111\";\n",
      "s_ref(15) <= \"00001111\";\n",
      "wait for 10 ns;\n",
      "\n",
      "s_ori(0) <= \"00001111\";\n",
      "s_ori(1) <= \"00001111\";\n",
      "s_ori(2) <= \"00001111\";\n",
      "s_ori(3) <= \"00001111\";\n",
      "s_ori(4) <= \"00001111\";\n",
      "s_ori(5) <= \"00001111\";\n",
      "s_ori(6) <= \"00001111\";\n",
      "s_ori(7) <= \"00001111\";\n",
      "s_ori(8) <= \"00001111\";\n",
      "s_ori(9) <= \"00001111\";\n",
      "s_ori(10) <= \"00001111\";\n",
      "s_ori(11) <= \"00001111\";\n",
      "s_ori(12) <= \"00001111\";\n",
      "s_ori(13) <= \"00001111\";\n",
      "s_ori(14) <= \"00001111\";\n",
      "s_ori(15) <= \"00001111\";\n",
      "s_ref(0) <= \"00000000\";\n",
      "s_ref(1) <= \"00000000\";\n",
      "s_ref(2) <= \"00000000\";\n",
      "s_ref(3) <= \"00000000\";\n",
      "s_ref(4) <= \"00000000\";\n",
      "s_ref(5) <= \"00000000\";\n",
      "s_ref(6) <= \"00000000\";\n",
      "s_ref(7) <= \"00000000\";\n",
      "s_ref(8) <= \"00000000\";\n",
      "s_ref(9) <= \"00000000\";\n",
      "s_ref(10) <= \"00000000\";\n",
      "s_ref(11) <= \"00000000\";\n",
      "s_ref(12) <= \"00000000\";\n",
      "s_ref(13) <= \"00000000\";\n",
      "s_ref(14) <= \"00000000\";\n",
      "s_ref(15) <= \"00000000\";\n",
      "wait for 10 ns;\n",
      "\n"
     ]
    }
   ],
   "source": [
    "#################################### Parametros para testbench ####################################\n",
    "tb_name = ('tb_'+file_name)\n",
    "\n",
    "#################################### Component para tb ####################################\n",
    "top_component = []\n",
    "line_qnt = 0\n",
    "\n",
    "with open((file_name+'.vhd'), \"r\") as top_file:\n",
    "    top_lines = top_file.readlines()\n",
    "\n",
    "line_split = []\n",
    "for i in range(len(top_lines)):                # Separa os componentes de cada linha lida\n",
    "    line_split.append(top_lines[i].split())\n",
    "\n",
    "end_line = 0\n",
    "for i in range(0,len(top_lines),1):                 # Itera em todas linhas        \n",
    "    if line_split[i] != []:                     # Verifica se não é uma linha vazia\n",
    "        if line_split[i][0] == 'entity':        # Vê se é entity                \n",
    "            begin_line = i\n",
    "        elif line_split[i][0] == 'end':         # Vê se é o final de entity\n",
    "            if end_line == 0:\n",
    "                end_line = i\n",
    "\n",
    "for l in range(begin_line,end_line+1,1):        # Pega todas as linhas da entity\n",
    "    top_component.append(top_lines[l])\n",
    "\n",
    "line1_split = top_component[line_qnt].split()      # Alterando a palavra 'entity' \n",
    "line1_split[0] = 'component'                    # para 'component'\n",
    "line1_split.append('\\n')\n",
    "top_component[line_qnt] = ' '.join(line1_split)\n",
    "\n",
    "linelast_split = top_component[-1].split()         # Alterando a última palavra \n",
    "linelast_split[-1] = 'component;'               # para 'component'\n",
    "top_component[-1] = ' '.join(linelast_split)\n",
    "\n",
    "top_component.append('\\n\\n')\n",
    "line_qnt = len(top_component)\n",
    "\n",
    "top_component_concat = ' '.join(top_component)         #  Junta todos componentes\n",
    "\n",
    "#################################### Signals ####################################\n",
    "# begin_sig = begin_line + 2\n",
    "# end_sig = end_line - 2\n",
    "tb_signal = ('signal s_ori: input_'+str(limit)+';\\n'+\n",
    "'signal s_ref: input_'+str(limit)+';\\n'+\n",
    "'signal s_sad_out: std_logic_vector('+str(math.ceil(np.log2(block_size))+bit_width)+' downto 0);')\n",
    "\n",
    "#################################### Port map ####################################\n",
    "tb_port_map = ('SAD: '+file_name+' port map (s_ori,s_ref,s_sad_out);') \n",
    "\n",
    "#################################### Valores teste ####################################\n",
    "# tb_value = ('''s_ori(0) <= \"0000000000\"; -- 0\n",
    "# \t\ts_ori(1) <= \"0000000000\";\n",
    "# \t\ts_ori(2) <= \"0000000000\";\n",
    "# \t\ts_ori(3) <= \"0000000000\";\n",
    "        \n",
    "#         s_ref(0) <= \"0000000000\"; -- 0\n",
    "# \t\ts_ref(1) <= \"0000000000\";\n",
    "# \t\ts_ref(2) <= \"0000000000\";\n",
    "# \t\ts_ref(3) <= \"0000000000\";''')\n",
    "\n",
    "binario = ['00000000','00001111']\n",
    "tb_value = []\n",
    "for i in range(0,limit):\n",
    "    tb_value.append('s_ori('+str(i)+') <= \"'+binario[0]+'\";')\n",
    "for i in range(0,limit):\n",
    "    tb_value.append('s_ref('+str(i)+') <= \"'+binario[1]+'\";')\n",
    "tb_value.append('wait for 10 ns;\\n')\n",
    "for i in range(0,limit):\n",
    "    tb_value.append('s_ori('+str(i)+') <= \"'+binario[1]+'\";')\n",
    "for i in range(0,limit):\n",
    "    tb_value.append('s_ref('+str(i)+') <= \"'+binario[0]+'\";')\n",
    "tb_value.append('wait for 10 ns;\\n')\n",
    "tb_value_concat = '\\n'.join(tb_value)\n",
    "print(tb_value_concat)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 163,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.std_logic_arith.all;\n",
      "use work.type_pack.all;\n",
      "\n",
      "entity tb_cl_sad_4x4_parallel is \n",
      "end tb_cl_sad_4x4_parallel;\n",
      "\n",
      "architecture arch_tb of tb_cl_sad_4x4_parallel is \n",
      "component cl_sad_4x4_parallel is \n",
      " port(\n",
      "     ori: in input_16;\n",
      "     ref: in input_16;\n",
      "     sad_out: out std_logic_vector(12 downto 0)\n",
      " );\n",
      " end component; \n",
      "\n",
      "\n",
      "------------------ Sinais do toplevel -----------------\n",
      "signal s_ori: input_16;\n",
      "signal s_ref: input_16;\n",
      "signal s_sad_out: std_logic_vector(12 downto 0);\n",
      "begin\n",
      "\n",
      "SAD: cl_sad_4x4_parallel port map (s_ori,s_ref,s_sad_out);\n",
      "\n",
      "process\n",
      "begin\n",
      "\n",
      "s_ori(0) <= \"00000000\";\n",
      "s_ori(1) <= \"00000000\";\n",
      "s_ori(2) <= \"00000000\";\n",
      "s_ori(3) <= \"00000000\";\n",
      "s_ori(4) <= \"00000000\";\n",
      "s_ori(5) <= \"00000000\";\n",
      "s_ori(6) <= \"00000000\";\n",
      "s_ori(7) <= \"00000000\";\n",
      "s_ori(8) <= \"00000000\";\n",
      "s_ori(9) <= \"00000000\";\n",
      "s_ori(10) <= \"00000000\";\n",
      "s_ori(11) <= \"00000000\";\n",
      "s_ori(12) <= \"00000000\";\n",
      "s_ori(13) <= \"00000000\";\n",
      "s_ori(14) <= \"00000000\";\n",
      "s_ori(15) <= \"00000000\";\n",
      "s_ref(0) <= \"00001111\";\n",
      "s_ref(1) <= \"00001111\";\n",
      "s_ref(2) <= \"00001111\";\n",
      "s_ref(3) <= \"00001111\";\n",
      "s_ref(4) <= \"00001111\";\n",
      "s_ref(5) <= \"00001111\";\n",
      "s_ref(6) <= \"00001111\";\n",
      "s_ref(7) <= \"00001111\";\n",
      "s_ref(8) <= \"00001111\";\n",
      "s_ref(9) <= \"00001111\";\n",
      "s_ref(10) <= \"00001111\";\n",
      "s_ref(11) <= \"00001111\";\n",
      "s_ref(12) <= \"00001111\";\n",
      "s_ref(13) <= \"00001111\";\n",
      "s_ref(14) <= \"00001111\";\n",
      "s_ref(15) <= \"00001111\";\n",
      "wait for 10 ns;\n",
      "\n",
      "s_ori(0) <= \"00001111\";\n",
      "s_ori(1) <= \"00001111\";\n",
      "s_ori(2) <= \"00001111\";\n",
      "s_ori(3) <= \"00001111\";\n",
      "s_ori(4) <= \"00001111\";\n",
      "s_ori(5) <= \"00001111\";\n",
      "s_ori(6) <= \"00001111\";\n",
      "s_ori(7) <= \"00001111\";\n",
      "s_ori(8) <= \"00001111\";\n",
      "s_ori(9) <= \"00001111\";\n",
      "s_ori(10) <= \"00001111\";\n",
      "s_ori(11) <= \"00001111\";\n",
      "s_ori(12) <= \"00001111\";\n",
      "s_ori(13) <= \"00001111\";\n",
      "s_ori(14) <= \"00001111\";\n",
      "s_ori(15) <= \"00001111\";\n",
      "s_ref(0) <= \"00000000\";\n",
      "s_ref(1) <= \"00000000\";\n",
      "s_ref(2) <= \"00000000\";\n",
      "s_ref(3) <= \"00000000\";\n",
      "s_ref(4) <= \"00000000\";\n",
      "s_ref(5) <= \"00000000\";\n",
      "s_ref(6) <= \"00000000\";\n",
      "s_ref(7) <= \"00000000\";\n",
      "s_ref(8) <= \"00000000\";\n",
      "s_ref(9) <= \"00000000\";\n",
      "s_ref(10) <= \"00000000\";\n",
      "s_ref(11) <= \"00000000\";\n",
      "s_ref(12) <= \"00000000\";\n",
      "s_ref(13) <= \"00000000\";\n",
      "s_ref(14) <= \"00000000\";\n",
      "s_ref(15) <= \"00000000\";\n",
      "wait for 10 ns;\n",
      "\n",
      "end process;\n",
      "\n",
      "end arch_tb;\n"
     ]
    }
   ],
   "source": [
    "tb = ('''library ieee;\n",
    "use ieee.std_logic_1164.all;\n",
    "use ieee.std_logic_arith.all;\n",
    "use work.'''+pack_name+'''.all;\n",
    "\n",
    "entity '''+ tb_name + ''' is \n",
    "end ''' + tb_name +''';\n",
    "\n",
    "architecture arch_tb of ''' + tb_name + ''' is \n",
    "''' + top_component_concat + '''\n",
    "------------------ Sinais do toplevel -----------------\n",
    "''' + tb_signal + '''\n",
    "begin\n",
    "\n",
    "''' + tb_port_map  + '''\n",
    "\n",
    "process\n",
    "begin\n",
    "\n",
    "''' + tb_value_concat + '''\n",
    "end process;\n",
    "\n",
    "end arch_tb;'''\n",
    "\n",
    ")\n",
    "\n",
    "print(tb)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Geração do Package"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 164,
   "metadata": {},
   "outputs": [],
   "source": [
    "# # Criando package de tipo\n",
    "# pack = ('''library ieee;\n",
    "# use ieee.std_logic_1164.all;\n",
    "# use ieee.std_logic_unsigned.all;\n",
    "# use ieee.numeric_std.all;\n",
    "\n",
    "# package ''' + pack_name + ''' is\n",
    "    \n",
    "#     constant bit_width: natural := ''' + str(bit_width) + '''; \n",
    "#     type input_line is array (0 to ''' + str(limit-1) + \") of std_logic_vector(\" + str(bit_width-1) + ''' downto 0);\n",
    "\n",
    "# end ''' + pack_name + ';'\n",
    "# )\n",
    "\n",
    "# if rewrite_package:\n",
    "#     pack_file = open((pack_name + \".vhd\"), \"w\")\n",
    "#     pack_file.write(pack)\n",
    "#     pack_file.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "interpreter": {
   "hash": "4c125032701757adfc1644e981300455e6a15f528ec9c7130d4823d92730fcba"
  },
  "kernelspec": {
   "display_name": "Python 3.10.0 64-bit",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.0"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
