

================================================================
== Vivado HLS Report for 'dataflow_in_loop_ih_s'
================================================================
* Date:           Tue Dec 18 11:03:27 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  5501|  5501|  5496|  5496| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+------+------+------+------+---------+
        |                         |                      |   Latency   |   Interval  | Pipeline|
        |         Instance        |        Module        |  min |  max |  min |  max |   Type  |
        +-------------------------+----------------------+------+------+------+------+---------+
        |hn_loop_proc_U0          |hn_loop_proc          |  5495|  5495|  5495|  5495|   none  |
        |aesl_mux_load_32_785_U0  |aesl_mux_load_32_785  |     5|     5|     5|     5|   none  |
        |p_nn_hls_src_digitRe_U0  |p_nn_hls_src_digitRe  |     1|     1|     1|     1|   none  |
        +-------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     44|     44|
|FIFO             |        0|      -|      0|      3|
|Instance         |       64|      5|   1087|   2427|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     36|
|Register         |        -|      -|      6|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       64|      5|   1137|   2510|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       53|      6|      3|     14|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |aesl_mux_load_32_785_U0  |aesl_mux_load_32_785  |        0|      0|  147|  1141|
    |hn_loop_proc_U0          |hn_loop_proc          |       64|      5|  868|   959|
    |p_nn_hls_src_digitRe_U0  |p_nn_hls_src_digitRe  |        0|      0|   72|   327|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |       64|      5| 1087|  2427|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |o_0_i_i_channel1_U      |        0|  0|   1|     1|    6|        6|
    |o_0_i_i_channel_U       |        0|  0|   1|     1|    6|        6|
    |p_channel_U             |        0|  0|   1|     2|   32|       64|
    |sum_0_i_i_loc1_chann_U  |        0|  0|   0|     2|   32|       64|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|  0|   3|     6|   76|      140|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+----+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+----+----+------------+------------+
    |aesl_mux_load_32_785_U0_ap_ready_count    |     +    |      0|  11|   8|           2|           1|
    |hn_loop_proc_U0_ap_ready_count            |     +    |      0|  11|   8|           2|           1|
    |aesl_mux_load_32_785_U0_ap_ready_count    |     -    |      0|  11|   8|           2|           1|
    |hn_loop_proc_U0_ap_ready_count            |     -    |      0|  11|   8|           2|           1|
    |aesl_mux_load_32_785_U0_ap_start          |    and   |      0|   0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|   0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|   0|   2|           1|           1|
    |hn_loop_proc_U0_ap_start                  |    and   |      0|   0|   2|           1|           1|
    |ap_sync_aesl_mux_load_32_785_U0_ap_ready  |    or    |      0|   0|   2|           1|           1|
    |ap_sync_hn_loop_proc_U0_ap_ready          |    or    |      0|   0|   2|           1|           1|
    +------------------------------------------+----------+-------+----+----+------------+------------+
    |Total                                     |          |      0|  44|  44|          14|          10|
    +------------------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |aesl_mux_load_32_785_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_aesl_mux_load_32_785_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_hn_loop_proc_U0_ap_ready          |   9|          2|    1|          2|
    |hn_loop_proc_U0_ap_ready_count                |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |aesl_mux_load_32_785_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_aesl_mux_load_32_785_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_hn_loop_proc_U0_ap_ready          |  1|   0|    1|          0|
    |hn_loop_proc_U0_ap_ready_count                |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|o_0_i_i             |  in |    6|   ap_none  |        o_0_i_i       |    scalar    |
|o_0_i_i_ap_vld      |  in |    1|   ap_none  |        o_0_i_i       |    scalar    |
|inputData_address0  | out |   10|  ap_memory |       inputData      |     array    |
|inputData_ce0       | out |    1|  ap_memory |       inputData      |     array    |
|inputData_d0        | out |   32|  ap_memory |       inputData      |     array    |
|inputData_q0        |  in |   32|  ap_memory |       inputData      |     array    |
|inputData_we0       | out |    1|  ap_memory |       inputData      |     array    |
|hiddenOut_address0  | out |    5|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_ce0       | out |    1|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_d0        | out |   32|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_q0        |  in |   32|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_we0       | out |    1|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_address1  | out |    5|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_ce1       | out |    1|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_d1        | out |   32|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_q1        |  in |   32|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_we1       | out |    1|  ap_memory |       hiddenOut      |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs | dataflow_in_loop_ih_ | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | dataflow_in_loop_ih_ | return value |
|hiddenOut_full_n    |  in |    1| ap_ctrl_hs | dataflow_in_loop_ih_ | return value |
|hiddenOut_write     | out |    1| ap_ctrl_hs | dataflow_in_loop_ih_ | return value |
|ap_done             | out |    1| ap_ctrl_hs | dataflow_in_loop_ih_ | return value |
|ap_start            |  in |    1| ap_ctrl_hs | dataflow_in_loop_ih_ | return value |
|ap_ready            | out |    1| ap_ctrl_hs | dataflow_in_loop_ih_ | return value |
|ap_idle             | out |    1| ap_ctrl_hs | dataflow_in_loop_ih_ | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | dataflow_in_loop_ih_ | return value |
+--------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 3.31ns
ST_1: o_0_i_i_read (37)  [1/1] 0.00ns
entry:1  %o_0_i_i_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %o_0_i_i)

ST_1: p_channel (38)  [1/1] 0.00ns
entry:2  %p_channel = alloca float, align 4

ST_1: o_0_i_i_channel1 (39)  [1/1] 0.00ns
entry:3  %o_0_i_i_channel1 = alloca i6, align 1

ST_1: o_0_i_i_channel (40)  [1/1] 0.00ns
entry:4  %o_0_i_i_channel = alloca i6, align 1

ST_1: StgValue_11 (44)  [2/2] 3.31ns
entry:8  call void @aesl_mux_load_32_785(float* %p_channel, i6 %o_0_i_i_read, i6* %o_0_i_i_channel)


 <State 2>: 6.21ns
ST_2: StgValue_12 (44)  [1/2] 6.21ns
entry:8  call void @aesl_mux_load_32_785(float* %p_channel, i6 %o_0_i_i_read, i6* %o_0_i_i_channel)


 <State 3>: 1.59ns
ST_3: sum_0_i_i_loc1_chann (47)  [2/2] 1.59ns
entry:11  %sum_0_i_i_loc1_chann = call fastcc float @hn_loop_proc(float* %p_channel, i6* %o_0_i_i_channel, [784 x float]* %inputData, i6* %o_0_i_i_channel1)


 <State 4>: 0.00ns
ST_4: sum_0_i_i_loc1_chann (47)  [1/2] 0.00ns
entry:11  %sum_0_i_i_loc1_chann = call fastcc float @hn_loop_proc(float* %p_channel, i6* %o_0_i_i_channel, [784 x float]* %inputData, i6* %o_0_i_i_channel1)


 <State 5>: 6.79ns
ST_5: StgValue_15 (48)  [2/2] 6.79ns
entry:12  call fastcc void @"__nn_hls/src/digitRe"(float %sum_0_i_i_loc1_chann, [32 x float]* %hiddenOut, i6* %o_0_i_i_channel1)


 <State 6>: 0.00ns
ST_6: empty (36)  [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([784 x float]* %inputData, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)

ST_6: StgValue_17 (41)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:10
entry:5  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_6: empty_13 (42)  [1/1] 0.00ns
entry:6  %empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @o_OC_0_OC_i_OC_i_cha_1, i32 1, [1 x i8]* @p_str93, [1 x i8]* @p_str93, i32 1, i32 0, i6* %o_0_i_i_channel, i6* %o_0_i_i_channel)

ST_6: StgValue_19 (43)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i6* %o_0_i_i_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str94, i32 0, i32 0, [1 x i8]* @p_str95, [1 x i8]* @p_str96, [1 x i8]* @p_str97, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str98, [1 x i8]* @p_str99)

ST_6: empty_14 (45)  [1/1] 0.00ns
entry:9  %empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @o_OC_0_OC_i_OC_i_cha, i32 1, [1 x i8]* @p_str113, [1 x i8]* @p_str113, i32 1, i32 0, i6* %o_0_i_i_channel1, i6* %o_0_i_i_channel1)

ST_6: StgValue_21 (46)  [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(i6* %o_0_i_i_channel1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str114, i32 0, i32 0, [1 x i8]* @p_str115, [1 x i8]* @p_str116, [1 x i8]* @p_str117, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str118, [1 x i8]* @p_str119)

ST_6: StgValue_22 (48)  [1/2] 0.00ns
entry:12  call fastcc void @"__nn_hls/src/digitRe"(float %sum_0_i_i_loc1_chann, [32 x float]* %hiddenOut, i6* %o_0_i_i_channel1)

ST_6: StgValue_23 (49)  [1/1] 0.00ns
entry:13  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ o_0_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hiddenOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
o_0_i_i_read         (read                ) [ 0010000]
p_channel            (alloca              ) [ 0111100]
o_0_i_i_channel1     (alloca              ) [ 0011111]
o_0_i_i_channel      (alloca              ) [ 0111111]
StgValue_12          (call                ) [ 0000000]
sum_0_i_i_loc1_chann (call                ) [ 0000011]
empty                (specmemcore         ) [ 0000000]
StgValue_17          (specdataflowpipeline) [ 0000000]
empty_13             (specchannel         ) [ 0000000]
StgValue_19          (specinterface       ) [ 0000000]
empty_14             (specchannel         ) [ 0000000]
StgValue_21          (specinterface       ) [ 0000000]
StgValue_22          (call                ) [ 0000000]
StgValue_23          (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="o_0_i_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_0_i_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputData">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputData"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hiddenOut">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hiddenOut"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputToHiddenWeights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputToHiddenWeights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inputToHiddenWeights_34">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_34"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inputToHiddenWeights_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inputToHiddenWeights_55">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inputToHiddenWeights_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inputToHiddenWeights_58">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_58"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="inputToHiddenWeights_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="inputToHiddenWeights_61">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="inputToHiddenWeights_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="inputToHiddenWeights_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="inputToHiddenWeights_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="inputToHiddenWeights_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="inputToHiddenWeights_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="inputToHiddenWeights_18">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="inputToHiddenWeights_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="inputToHiddenWeights_25">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="inputToHiddenWeights_17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="inputToHiddenWeights_30">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="inputToHiddenWeights_19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="inputToHiddenWeights_20">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="inputToHiddenWeights_37">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="inputToHiddenWeights_22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="inputToHiddenWeights_40">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="inputToHiddenWeights_24">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="inputToHiddenWeights_43">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="inputToHiddenWeights_26">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="inputToHiddenWeights_46">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_46"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="inputToHiddenWeights_28">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="inputToHiddenWeights_49">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="inputToHiddenWeights_52">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_52"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="inputToHiddenWeights_31">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aesl_mux_load_32_785"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hn_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="__nn_hls/src/digitRe"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_OC_0_OC_i_OC_i_cha_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_OC_0_OC_i_OC_i_cha"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str113"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="p_channel_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_channel/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="o_0_i_i_channel1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o_0_i_i_channel1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="o_0_i_i_channel_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o_0_i_i_channel/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="o_0_i_i_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o_0_i_i_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_hn_loop_proc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2"/>
<pin id="157" dir="0" index="2" bw="6" slack="2"/>
<pin id="158" dir="0" index="3" bw="32" slack="0"/>
<pin id="159" dir="0" index="4" bw="6" slack="2"/>
<pin id="160" dir="0" index="5" bw="32" slack="0"/>
<pin id="161" dir="0" index="6" bw="32" slack="0"/>
<pin id="162" dir="0" index="7" bw="32" slack="0"/>
<pin id="163" dir="0" index="8" bw="32" slack="0"/>
<pin id="164" dir="0" index="9" bw="32" slack="0"/>
<pin id="165" dir="0" index="10" bw="32" slack="0"/>
<pin id="166" dir="0" index="11" bw="32" slack="0"/>
<pin id="167" dir="0" index="12" bw="32" slack="0"/>
<pin id="168" dir="0" index="13" bw="32" slack="0"/>
<pin id="169" dir="0" index="14" bw="32" slack="0"/>
<pin id="170" dir="0" index="15" bw="32" slack="0"/>
<pin id="171" dir="0" index="16" bw="32" slack="0"/>
<pin id="172" dir="0" index="17" bw="32" slack="0"/>
<pin id="173" dir="0" index="18" bw="32" slack="0"/>
<pin id="174" dir="0" index="19" bw="32" slack="0"/>
<pin id="175" dir="0" index="20" bw="32" slack="0"/>
<pin id="176" dir="0" index="21" bw="32" slack="0"/>
<pin id="177" dir="0" index="22" bw="32" slack="0"/>
<pin id="178" dir="0" index="23" bw="32" slack="0"/>
<pin id="179" dir="0" index="24" bw="32" slack="0"/>
<pin id="180" dir="0" index="25" bw="32" slack="0"/>
<pin id="181" dir="0" index="26" bw="32" slack="0"/>
<pin id="182" dir="0" index="27" bw="32" slack="0"/>
<pin id="183" dir="0" index="28" bw="32" slack="0"/>
<pin id="184" dir="0" index="29" bw="32" slack="0"/>
<pin id="185" dir="0" index="30" bw="32" slack="0"/>
<pin id="186" dir="0" index="31" bw="32" slack="0"/>
<pin id="187" dir="0" index="32" bw="32" slack="0"/>
<pin id="188" dir="0" index="33" bw="32" slack="0"/>
<pin id="189" dir="0" index="34" bw="32" slack="0"/>
<pin id="190" dir="0" index="35" bw="32" slack="0"/>
<pin id="191" dir="0" index="36" bw="32" slack="0"/>
<pin id="192" dir="1" index="37" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_0_i_i_loc1_chann/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_aesl_mux_load_32_785_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="6" slack="0"/>
<pin id="232" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_p_nn_hls_src_digitRe_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="4"/>
<pin id="240" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_15/5 "/>
</bind>
</comp>

<comp id="243" class="1005" name="o_0_i_i_read_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="1"/>
<pin id="245" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="o_0_i_i_read "/>
</bind>
</comp>

<comp id="248" class="1005" name="p_channel_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_channel "/>
</bind>
</comp>

<comp id="254" class="1005" name="o_0_i_i_channel1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="2"/>
<pin id="256" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="o_0_i_i_channel1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="o_0_i_i_channel_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="o_0_i_i_channel "/>
</bind>
</comp>

<comp id="266" class="1005" name="sum_0_i_i_loc1_chann_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i_i_loc1_chann "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="72" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="70" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="193"><net_src comp="76" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="154" pin=8"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="154" pin=9"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="154" pin=10"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="154" pin=11"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="154" pin=12"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="154" pin=13"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="154" pin=14"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="154" pin=15"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="154" pin=16"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="154" pin=17"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="154" pin=18"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="154" pin=19"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="154" pin=20"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="154" pin=21"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="154" pin=22"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="154" pin=23"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="154" pin=24"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="154" pin=25"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="154" pin=26"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="154" pin=27"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="154" pin=28"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="154" pin=29"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="154" pin=30"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="154" pin=31"/></net>

<net id="222"><net_src comp="60" pin="0"/><net_sink comp="154" pin=32"/></net>

<net id="223"><net_src comp="62" pin="0"/><net_sink comp="154" pin=33"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="154" pin=34"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="154" pin=35"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="154" pin=36"/></net>

<net id="233"><net_src comp="74" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="148" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="241"><net_src comp="78" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="148" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="251"><net_src comp="136" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="257"><net_src comp="140" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="235" pin=3"/></net>

<net id="263"><net_src comp="144" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="227" pin=3"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="269"><net_src comp="154" pin="37"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="235" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputData | {}
	Port: hiddenOut | {5 6 }
	Port: inputToHiddenWeights_2 | {}
	Port: inputToHiddenWeights_1 | {}
	Port: inputToHiddenWeights_34 | {}
	Port: inputToHiddenWeights_3 | {}
	Port: inputToHiddenWeights_55 | {}
	Port: inputToHiddenWeights_5 | {}
	Port: inputToHiddenWeights_58 | {}
	Port: inputToHiddenWeights_7 | {}
	Port: inputToHiddenWeights_61 | {}
	Port: inputToHiddenWeights_9 | {}
	Port: inputToHiddenWeights_6 | {}
	Port: inputToHiddenWeights_11 | {}
	Port: inputToHiddenWeights_12 | {}
	Port: inputToHiddenWeights_13 | {}
	Port: inputToHiddenWeights_18 | {}
	Port: inputToHiddenWeights_15 | {}
	Port: inputToHiddenWeights_25 | {}
	Port: inputToHiddenWeights_17 | {}
	Port: inputToHiddenWeights_30 | {}
	Port: inputToHiddenWeights_19 | {}
	Port: inputToHiddenWeights_20 | {}
	Port: inputToHiddenWeights_37 | {}
	Port: inputToHiddenWeights_22 | {}
	Port: inputToHiddenWeights_40 | {}
	Port: inputToHiddenWeights_24 | {}
	Port: inputToHiddenWeights_43 | {}
	Port: inputToHiddenWeights_26 | {}
	Port: inputToHiddenWeights_46 | {}
	Port: inputToHiddenWeights_28 | {}
	Port: inputToHiddenWeights_49 | {}
	Port: inputToHiddenWeights_52 | {}
	Port: inputToHiddenWeights_31 | {}
 - Input state : 
	Port: dataflow_in_loop_ih_ : o_0_i_i | {1 }
	Port: dataflow_in_loop_ih_ : inputData | {3 4 }
	Port: dataflow_in_loop_ih_ : hiddenOut | {}
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_2 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_1 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_34 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_3 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_55 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_5 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_58 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_7 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_61 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_9 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_6 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_11 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_12 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_13 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_18 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_15 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_25 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_17 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_30 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_19 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_20 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_37 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_22 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_40 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_24 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_43 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_26 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_46 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_28 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_49 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_52 | {3 4 }
	Port: dataflow_in_loop_ih_ : inputToHiddenWeights_31 | {3 4 }
  - Chain level:
	State 1
		StgValue_11 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |     grp_hn_loop_proc_fu_154     |    5    |  52.404 |   1249  |   1126  |
|   call   | grp_aesl_mux_load_32_785_fu_227 |    0    |    0    |   156   |   1084  |
|          | grp_p_nn_hls_src_digitRe_fu_235 |    0    |    0    |   101   |   292   |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |     o_0_i_i_read_read_fu_148    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    5    |  52.404 |   1506  |   2502  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  o_0_i_i_channel1_reg_254  |    6   |
|   o_0_i_i_channel_reg_260  |    6   |
|    o_0_i_i_read_reg_243    |    6   |
|      p_channel_reg_248     |   32   |
|sum_0_i_i_loc1_chann_reg_266|   32   |
+----------------------------+--------+
|            Total           |   82   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_aesl_mux_load_32_785_fu_227 |  p2  |   2  |   6  |   12   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   12   ||  1.588  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |   52   |  1506  |  2502  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   82   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   53   |  1588  |  2511  |
+-----------+--------+--------+--------+--------+
