Reading OpenROAD database at '/workspaces/tt25a_openram_testchip/runs/wokwi/38-openroad-globalrouting/tt_um_openram_top.odb'…
Reading library file at '/home/vscode/ttsetup/pdk/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at 'src/project.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO] Setting signal max routing layer to: met4 and clock max routing layer to met4. 
-congestion_iterations 50 -verbose -allow_congestion
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met4
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150
[INFO GRT-0019] Found 20 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 14
[INFO GRT-0003] Macros: 1
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 2081

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal      31712          4818          84.81%
met2       Vertical        23056          4180          81.87%
met3       Horizontal      15856          2984          81.18%
met4       Vertical        10768          1691          84.30%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 3302
[INFO GRT-0198] Via related Steiner nodes: 70
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 4553
[INFO GRT-0112] Final usage 3D: 17931

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1              4818          1807           37.51%             0 /  0 /  0
met2              4180          1351           32.32%             0 /  0 /  0
met3              2984           889           29.79%             0 /  0 /  0
met4              1691           225           13.31%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            13673          4272           31.24%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 42117 um
[INFO GRT-0014] Routed nets: 652
[INFO GRT-0006] Repairing antennas, iteration 1.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0012] Found 23 antenna violations.
[INFO GRT-0015] Inserted 27 diodes.
[INFO GRT-0009] rerouting 250 nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 14
[INFO GRT-0006] Repairing antennas, iteration 2.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 2 diodes.
[INFO GRT-0009] rerouting 14 nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 8
[INFO GRT-0006] Repairing antennas, iteration 3.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0012] Found 0 antenna violations.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           27605.7 u
legalized HPWL          27605.7 u
delta HPWL                    0 %

[INFO DPL-0020] Mirrored 232 instances
[INFO DPL-0021] HPWL before           27605.7 u
[INFO DPL-0022] HPWL after            27080.9 u
[INFO DPL-0023] HPWL delta               -1.9 %
-congestion_iterations 50 -verbose -allow_congestion
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met4
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150
[INFO GRT-0019] Found 20 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 14
[INFO GRT-0003] Macros: 1
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 2081

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal      31712          4818          84.81%
met2       Vertical        23056          4180          81.87%
met3       Horizontal      15856          2984          81.18%
met4       Vertical        10768          1691          84.30%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 3385
[INFO GRT-0198] Via related Steiner nodes: 75
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 4640
[INFO GRT-0112] Final usage 3D: 18279

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1              4818          1821           37.80%             0 /  0 /  0
met2              4180          1390           33.25%             0 /  0 /  0
met3              2984           933           31.27%             0 /  0 /  0
met4              1691           215           12.71%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            13673          4359           31.88%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 43014 um
[INFO GRT-0014] Routed nets: 652
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
SRAM matched with SRAM
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1   52060.65
  Fill cell                               162     608.08
  Tap cell                                200     250.24
  Antenna cell                             29      72.57
  Buffer                                    2      12.51
  Clock buffer                             20     465.45
  Timing Repair Buffer                    170    1491.43
  Clock inverter                           12     130.12
  Sequential cell                         144    3681.03
  Multi-Input combinational cell          272    2892.77
  Total                                  1012   61664.86
Writing OpenROAD database to '/workspaces/tt25a_openram_testchip/runs/wokwi/41-openroad-repairantennas/1-diodeinsertion/tt_um_openram_top.odb'…
Writing layout to '/workspaces/tt25a_openram_testchip/runs/wokwi/41-openroad-repairantennas/1-diodeinsertion/tt_um_openram_top.def'…
