Warning (10273): Verilog HDL warning at Extend.sv(13): extended using "x" or "z" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend.sv Line: 13
Info (10281): Verilog HDL Declaration information at equal.sv(1): object "out" differs only in case from object "OUT" in the same scope File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/equal.sv Line: 1
Info (10281): Verilog HDL Declaration information at greater.sv(1): object "out" differs only in case from object "OUT" in the same scope File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/greater.sv Line: 1
Warning (10268): Verilog HDL information at RegisterFile.sv(25): always construct contains both blocking and non-blocking assignments File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv Line: 25
Info (10281): Verilog HDL Declaration information at RegisterFile.sv(3): object "R15" differs only in case from object "r15" in the same scope File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv Line: 3
Info (10281): Verilog HDL Declaration information at testbench.sv(25): object "left_shift" differs only in case from object "Left_shift" in the same scope File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv Line: 25
Info (10281): Verilog HDL Declaration information at testbench.sv(50): object "left_shift2" differs only in case from object "Left_shift2" in the same scope File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv Line: 50
