/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE1_MME_QM_REGS_H_
#define ASIC_REG_DCORE1_MME_QM_REGS_H_

/*
 *****************************************
 *   DCORE1_MME_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE1_MME_QM_GLBL_CFG0 0x42CA000

#define mmDCORE1_MME_QM_GLBL_CFG1 0x42CA004

#define mmDCORE1_MME_QM_GLBL_CFG2 0x42CA008

#define mmDCORE1_MME_QM_GLBL_ERR_CFG 0x42CA00C

#define mmDCORE1_MME_QM_GLBL_ERR_CFG1 0x42CA010

#define mmDCORE1_MME_QM_GLBL_ERR_ARC_HALT_EN 0x42CA014

#define mmDCORE1_MME_QM_GLBL_AXCACHE 0x42CA018

#define mmDCORE1_MME_QM_GLBL_STS0 0x42CA01C

#define mmDCORE1_MME_QM_GLBL_STS1 0x42CA020

#define mmDCORE1_MME_QM_GLBL_ERR_STS_0 0x42CA024

#define mmDCORE1_MME_QM_GLBL_ERR_STS_1 0x42CA028

#define mmDCORE1_MME_QM_GLBL_ERR_STS_2 0x42CA02C

#define mmDCORE1_MME_QM_GLBL_ERR_STS_3 0x42CA030

#define mmDCORE1_MME_QM_GLBL_ERR_STS_4 0x42CA034

#define mmDCORE1_MME_QM_GLBL_ERR_MSG_EN_0 0x42CA038

#define mmDCORE1_MME_QM_GLBL_ERR_MSG_EN_1 0x42CA03C

#define mmDCORE1_MME_QM_GLBL_ERR_MSG_EN_2 0x42CA040

#define mmDCORE1_MME_QM_GLBL_ERR_MSG_EN_3 0x42CA044

#define mmDCORE1_MME_QM_GLBL_ERR_MSG_EN_4 0x42CA048

#define mmDCORE1_MME_QM_GLBL_PROT 0x42CA04C

#define mmDCORE1_MME_QM_PQ_BASE_LO_0 0x42CA050

#define mmDCORE1_MME_QM_PQ_BASE_LO_1 0x42CA054

#define mmDCORE1_MME_QM_PQ_BASE_LO_2 0x42CA058

#define mmDCORE1_MME_QM_PQ_BASE_LO_3 0x42CA05C

#define mmDCORE1_MME_QM_PQ_BASE_HI_0 0x42CA060

#define mmDCORE1_MME_QM_PQ_BASE_HI_1 0x42CA064

#define mmDCORE1_MME_QM_PQ_BASE_HI_2 0x42CA068

#define mmDCORE1_MME_QM_PQ_BASE_HI_3 0x42CA06C

#define mmDCORE1_MME_QM_PQ_SIZE_0 0x42CA070

#define mmDCORE1_MME_QM_PQ_SIZE_1 0x42CA074

#define mmDCORE1_MME_QM_PQ_SIZE_2 0x42CA078

#define mmDCORE1_MME_QM_PQ_SIZE_3 0x42CA07C

#define mmDCORE1_MME_QM_PQ_PI_0 0x42CA080

#define mmDCORE1_MME_QM_PQ_PI_1 0x42CA084

#define mmDCORE1_MME_QM_PQ_PI_2 0x42CA088

#define mmDCORE1_MME_QM_PQ_PI_3 0x42CA08C

#define mmDCORE1_MME_QM_PQ_CI_0 0x42CA090

#define mmDCORE1_MME_QM_PQ_CI_1 0x42CA094

#define mmDCORE1_MME_QM_PQ_CI_2 0x42CA098

#define mmDCORE1_MME_QM_PQ_CI_3 0x42CA09C

#define mmDCORE1_MME_QM_PQ_CFG0_0 0x42CA0A0

#define mmDCORE1_MME_QM_PQ_CFG0_1 0x42CA0A4

#define mmDCORE1_MME_QM_PQ_CFG0_2 0x42CA0A8

#define mmDCORE1_MME_QM_PQ_CFG0_3 0x42CA0AC

#define mmDCORE1_MME_QM_PQ_CFG1_0 0x42CA0B0

#define mmDCORE1_MME_QM_PQ_CFG1_1 0x42CA0B4

#define mmDCORE1_MME_QM_PQ_CFG1_2 0x42CA0B8

#define mmDCORE1_MME_QM_PQ_CFG1_3 0x42CA0BC

#define mmDCORE1_MME_QM_PQ_STS0_0 0x42CA0C0

#define mmDCORE1_MME_QM_PQ_STS0_1 0x42CA0C4

#define mmDCORE1_MME_QM_PQ_STS0_2 0x42CA0C8

#define mmDCORE1_MME_QM_PQ_STS0_3 0x42CA0CC

#define mmDCORE1_MME_QM_PQ_STS1_0 0x42CA0D0

#define mmDCORE1_MME_QM_PQ_STS1_1 0x42CA0D4

#define mmDCORE1_MME_QM_PQ_STS1_2 0x42CA0D8

#define mmDCORE1_MME_QM_PQ_STS1_3 0x42CA0DC

#define mmDCORE1_MME_QM_CQ_CFG0_0 0x42CA0E0

#define mmDCORE1_MME_QM_CQ_CFG0_1 0x42CA0E4

#define mmDCORE1_MME_QM_CQ_CFG0_2 0x42CA0E8

#define mmDCORE1_MME_QM_CQ_CFG0_3 0x42CA0EC

#define mmDCORE1_MME_QM_CQ_CFG0_4 0x42CA0F0

#define mmDCORE1_MME_QM_CQ_STS0_0 0x42CA0F4

#define mmDCORE1_MME_QM_CQ_STS0_1 0x42CA0F8

#define mmDCORE1_MME_QM_CQ_STS0_2 0x42CA0FC

#define mmDCORE1_MME_QM_CQ_STS0_3 0x42CA100

#define mmDCORE1_MME_QM_CQ_STS0_4 0x42CA104

#define mmDCORE1_MME_QM_CQ_CFG1_0 0x42CA108

#define mmDCORE1_MME_QM_CQ_CFG1_1 0x42CA10C

#define mmDCORE1_MME_QM_CQ_CFG1_2 0x42CA110

#define mmDCORE1_MME_QM_CQ_CFG1_3 0x42CA114

#define mmDCORE1_MME_QM_CQ_CFG1_4 0x42CA118

#define mmDCORE1_MME_QM_CQ_STS1_0 0x42CA11C

#define mmDCORE1_MME_QM_CQ_STS1_1 0x42CA120

#define mmDCORE1_MME_QM_CQ_STS1_2 0x42CA124

#define mmDCORE1_MME_QM_CQ_STS1_3 0x42CA128

#define mmDCORE1_MME_QM_CQ_STS1_4 0x42CA12C

#define mmDCORE1_MME_QM_CQ_PTR_LO_0 0x42CA150

#define mmDCORE1_MME_QM_CQ_PTR_HI_0 0x42CA154

#define mmDCORE1_MME_QM_CQ_TSIZE_0 0x42CA158

#define mmDCORE1_MME_QM_CQ_CTL_0 0x42CA15C

#define mmDCORE1_MME_QM_CQ_PTR_LO_1 0x42CA160

#define mmDCORE1_MME_QM_CQ_PTR_HI_1 0x42CA164

#define mmDCORE1_MME_QM_CQ_TSIZE_1 0x42CA168

#define mmDCORE1_MME_QM_CQ_CTL_1 0x42CA16C

#define mmDCORE1_MME_QM_CQ_PTR_LO_2 0x42CA170

#define mmDCORE1_MME_QM_CQ_PTR_HI_2 0x42CA174

#define mmDCORE1_MME_QM_CQ_TSIZE_2 0x42CA178

#define mmDCORE1_MME_QM_CQ_CTL_2 0x42CA17C

#define mmDCORE1_MME_QM_CQ_PTR_LO_3 0x42CA180

#define mmDCORE1_MME_QM_CQ_PTR_HI_3 0x42CA184

#define mmDCORE1_MME_QM_CQ_TSIZE_3 0x42CA188

#define mmDCORE1_MME_QM_CQ_CTL_3 0x42CA18C

#define mmDCORE1_MME_QM_CQ_PTR_LO_4 0x42CA190

#define mmDCORE1_MME_QM_CQ_PTR_HI_4 0x42CA194

#define mmDCORE1_MME_QM_CQ_TSIZE_4 0x42CA198

#define mmDCORE1_MME_QM_CQ_CTL_4 0x42CA19C

#define mmDCORE1_MME_QM_CQ_TSIZE_STS_0 0x42CA1A0

#define mmDCORE1_MME_QM_CQ_TSIZE_STS_1 0x42CA1A4

#define mmDCORE1_MME_QM_CQ_TSIZE_STS_2 0x42CA1A8

#define mmDCORE1_MME_QM_CQ_TSIZE_STS_3 0x42CA1AC

#define mmDCORE1_MME_QM_CQ_TSIZE_STS_4 0x42CA1B0

#define mmDCORE1_MME_QM_CQ_PTR_LO_STS_0 0x42CA1B4

#define mmDCORE1_MME_QM_CQ_PTR_LO_STS_1 0x42CA1B8

#define mmDCORE1_MME_QM_CQ_PTR_LO_STS_2 0x42CA1BC

#define mmDCORE1_MME_QM_CQ_PTR_LO_STS_3 0x42CA1C0

#define mmDCORE1_MME_QM_CQ_PTR_LO_STS_4 0x42CA1C4

#define mmDCORE1_MME_QM_CQ_PTR_HI_STS_0 0x42CA1C8

#define mmDCORE1_MME_QM_CQ_PTR_HI_STS_1 0x42CA1CC

#define mmDCORE1_MME_QM_CQ_PTR_HI_STS_2 0x42CA1D0

#define mmDCORE1_MME_QM_CQ_PTR_HI_STS_3 0x42CA1D4

#define mmDCORE1_MME_QM_CQ_PTR_HI_STS_4 0x42CA1D8

#define mmDCORE1_MME_QM_CQ_IFIFO_STS_0 0x42CA1DC

#define mmDCORE1_MME_QM_CQ_IFIFO_STS_1 0x42CA1E0

#define mmDCORE1_MME_QM_CQ_IFIFO_STS_2 0x42CA1E4

#define mmDCORE1_MME_QM_CQ_IFIFO_STS_3 0x42CA1E8

#define mmDCORE1_MME_QM_CQ_IFIFO_STS_4 0x42CA1EC

#define mmDCORE1_MME_QM_CP_MSG_BASE0_ADDR_LO_0 0x42CA1F0

#define mmDCORE1_MME_QM_CP_MSG_BASE0_ADDR_LO_1 0x42CA1F4

#define mmDCORE1_MME_QM_CP_MSG_BASE0_ADDR_LO_2 0x42CA1F8

#define mmDCORE1_MME_QM_CP_MSG_BASE0_ADDR_LO_3 0x42CA1FC

#define mmDCORE1_MME_QM_CP_MSG_BASE0_ADDR_LO_4 0x42CA200

#define mmDCORE1_MME_QM_CP_MSG_BASE0_ADDR_HI_0 0x42CA204

#define mmDCORE1_MME_QM_CP_MSG_BASE0_ADDR_HI_1 0x42CA208

#define mmDCORE1_MME_QM_CP_MSG_BASE0_ADDR_HI_2 0x42CA20C

#define mmDCORE1_MME_QM_CP_MSG_BASE0_ADDR_HI_3 0x42CA210

#define mmDCORE1_MME_QM_CP_MSG_BASE0_ADDR_HI_4 0x42CA214

#define mmDCORE1_MME_QM_CP_MSG_BASE1_ADDR_LO_0 0x42CA218

#define mmDCORE1_MME_QM_CP_MSG_BASE1_ADDR_LO_1 0x42CA21C

#define mmDCORE1_MME_QM_CP_MSG_BASE1_ADDR_LO_2 0x42CA220

#define mmDCORE1_MME_QM_CP_MSG_BASE1_ADDR_LO_3 0x42CA224

#define mmDCORE1_MME_QM_CP_MSG_BASE1_ADDR_LO_4 0x42CA228

#define mmDCORE1_MME_QM_CP_MSG_BASE1_ADDR_HI_0 0x42CA22C

#define mmDCORE1_MME_QM_CP_MSG_BASE1_ADDR_HI_1 0x42CA230

#define mmDCORE1_MME_QM_CP_MSG_BASE1_ADDR_HI_2 0x42CA234

#define mmDCORE1_MME_QM_CP_MSG_BASE1_ADDR_HI_3 0x42CA238

#define mmDCORE1_MME_QM_CP_MSG_BASE1_ADDR_HI_4 0x42CA23C

#define mmDCORE1_MME_QM_CP_MSG_BASE2_ADDR_LO_0 0x42CA240

#define mmDCORE1_MME_QM_CP_MSG_BASE2_ADDR_LO_1 0x42CA244

#define mmDCORE1_MME_QM_CP_MSG_BASE2_ADDR_LO_2 0x42CA248

#define mmDCORE1_MME_QM_CP_MSG_BASE2_ADDR_LO_3 0x42CA24C

#define mmDCORE1_MME_QM_CP_MSG_BASE2_ADDR_LO_4 0x42CA250

#define mmDCORE1_MME_QM_CP_MSG_BASE2_ADDR_HI_0 0x42CA254

#define mmDCORE1_MME_QM_CP_MSG_BASE2_ADDR_HI_1 0x42CA258

#define mmDCORE1_MME_QM_CP_MSG_BASE2_ADDR_HI_2 0x42CA25C

#define mmDCORE1_MME_QM_CP_MSG_BASE2_ADDR_HI_3 0x42CA260

#define mmDCORE1_MME_QM_CP_MSG_BASE2_ADDR_HI_4 0x42CA264

#define mmDCORE1_MME_QM_CP_MSG_BASE3_ADDR_LO_0 0x42CA268

#define mmDCORE1_MME_QM_CP_MSG_BASE3_ADDR_LO_1 0x42CA26C

#define mmDCORE1_MME_QM_CP_MSG_BASE3_ADDR_LO_2 0x42CA270

#define mmDCORE1_MME_QM_CP_MSG_BASE3_ADDR_LO_3 0x42CA274

#define mmDCORE1_MME_QM_CP_MSG_BASE3_ADDR_LO_4 0x42CA278

#define mmDCORE1_MME_QM_CP_MSG_BASE3_ADDR_HI_0 0x42CA27C

#define mmDCORE1_MME_QM_CP_MSG_BASE3_ADDR_HI_1 0x42CA280

#define mmDCORE1_MME_QM_CP_MSG_BASE3_ADDR_HI_2 0x42CA284

#define mmDCORE1_MME_QM_CP_MSG_BASE3_ADDR_HI_3 0x42CA288

#define mmDCORE1_MME_QM_CP_MSG_BASE3_ADDR_HI_4 0x42CA28C

#define mmDCORE1_MME_QM_CP_FENCE0_RDATA_0 0x42CA290

#define mmDCORE1_MME_QM_CP_FENCE0_RDATA_1 0x42CA294

#define mmDCORE1_MME_QM_CP_FENCE0_RDATA_2 0x42CA298

#define mmDCORE1_MME_QM_CP_FENCE0_RDATA_3 0x42CA29C

#define mmDCORE1_MME_QM_CP_FENCE0_RDATA_4 0x42CA2A0

#define mmDCORE1_MME_QM_CP_FENCE1_RDATA_0 0x42CA2A4

#define mmDCORE1_MME_QM_CP_FENCE1_RDATA_1 0x42CA2A8

#define mmDCORE1_MME_QM_CP_FENCE1_RDATA_2 0x42CA2AC

#define mmDCORE1_MME_QM_CP_FENCE1_RDATA_3 0x42CA2B0

#define mmDCORE1_MME_QM_CP_FENCE1_RDATA_4 0x42CA2B4

#define mmDCORE1_MME_QM_CP_FENCE2_RDATA_0 0x42CA2B8

#define mmDCORE1_MME_QM_CP_FENCE2_RDATA_1 0x42CA2BC

#define mmDCORE1_MME_QM_CP_FENCE2_RDATA_2 0x42CA2C0

#define mmDCORE1_MME_QM_CP_FENCE2_RDATA_3 0x42CA2C4

#define mmDCORE1_MME_QM_CP_FENCE2_RDATA_4 0x42CA2C8

#define mmDCORE1_MME_QM_CP_FENCE3_RDATA_0 0x42CA2CC

#define mmDCORE1_MME_QM_CP_FENCE3_RDATA_1 0x42CA2D0

#define mmDCORE1_MME_QM_CP_FENCE3_RDATA_2 0x42CA2D4

#define mmDCORE1_MME_QM_CP_FENCE3_RDATA_3 0x42CA2D8

#define mmDCORE1_MME_QM_CP_FENCE3_RDATA_4 0x42CA2DC

#define mmDCORE1_MME_QM_CP_FENCE0_CNT_0 0x42CA2E0

#define mmDCORE1_MME_QM_CP_FENCE0_CNT_1 0x42CA2E4

#define mmDCORE1_MME_QM_CP_FENCE0_CNT_2 0x42CA2E8

#define mmDCORE1_MME_QM_CP_FENCE0_CNT_3 0x42CA2EC

#define mmDCORE1_MME_QM_CP_FENCE0_CNT_4 0x42CA2F0

#define mmDCORE1_MME_QM_CP_FENCE1_CNT_0 0x42CA2F4

#define mmDCORE1_MME_QM_CP_FENCE1_CNT_1 0x42CA2F8

#define mmDCORE1_MME_QM_CP_FENCE1_CNT_2 0x42CA2FC

#define mmDCORE1_MME_QM_CP_FENCE1_CNT_3 0x42CA300

#define mmDCORE1_MME_QM_CP_FENCE1_CNT_4 0x42CA304

#define mmDCORE1_MME_QM_CP_FENCE2_CNT_0 0x42CA308

#define mmDCORE1_MME_QM_CP_FENCE2_CNT_1 0x42CA30C

#define mmDCORE1_MME_QM_CP_FENCE2_CNT_2 0x42CA310

#define mmDCORE1_MME_QM_CP_FENCE2_CNT_3 0x42CA314

#define mmDCORE1_MME_QM_CP_FENCE2_CNT_4 0x42CA318

#define mmDCORE1_MME_QM_CP_FENCE3_CNT_0 0x42CA31C

#define mmDCORE1_MME_QM_CP_FENCE3_CNT_1 0x42CA320

#define mmDCORE1_MME_QM_CP_FENCE3_CNT_2 0x42CA324

#define mmDCORE1_MME_QM_CP_FENCE3_CNT_3 0x42CA328

#define mmDCORE1_MME_QM_CP_FENCE3_CNT_4 0x42CA32C

#define mmDCORE1_MME_QM_CP_BARRIER_CFG 0x42CA330

#define mmDCORE1_MME_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x42CA334

#define mmDCORE1_MME_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x42CA338

#define mmDCORE1_MME_QM_CP_LDMA_TSIZE_OFFSET 0x42CA33C

#define mmDCORE1_MME_QM_CP_CQ_PTR_LO_OFFSET_0 0x42CA340

#define mmDCORE1_MME_QM_CP_CQ_PTR_LO_OFFSET_1 0x42CA344

#define mmDCORE1_MME_QM_CP_CQ_PTR_LO_OFFSET_2 0x42CA348

#define mmDCORE1_MME_QM_CP_CQ_PTR_LO_OFFSET_3 0x42CA34C

#define mmDCORE1_MME_QM_CP_CQ_PTR_LO_OFFSET_4 0x42CA350

#define mmDCORE1_MME_QM_CP_STS_0 0x42CA368

#define mmDCORE1_MME_QM_CP_STS_1 0x42CA36C

#define mmDCORE1_MME_QM_CP_STS_2 0x42CA370

#define mmDCORE1_MME_QM_CP_STS_3 0x42CA374

#define mmDCORE1_MME_QM_CP_STS_4 0x42CA378

#define mmDCORE1_MME_QM_CP_CURRENT_INST_LO_0 0x42CA37C

#define mmDCORE1_MME_QM_CP_CURRENT_INST_LO_1 0x42CA380

#define mmDCORE1_MME_QM_CP_CURRENT_INST_LO_2 0x42CA384

#define mmDCORE1_MME_QM_CP_CURRENT_INST_LO_3 0x42CA388

#define mmDCORE1_MME_QM_CP_CURRENT_INST_LO_4 0x42CA38C

#define mmDCORE1_MME_QM_CP_CURRENT_INST_HI_0 0x42CA390

#define mmDCORE1_MME_QM_CP_CURRENT_INST_HI_1 0x42CA394

#define mmDCORE1_MME_QM_CP_CURRENT_INST_HI_2 0x42CA398

#define mmDCORE1_MME_QM_CP_CURRENT_INST_HI_3 0x42CA39C

#define mmDCORE1_MME_QM_CP_CURRENT_INST_HI_4 0x42CA3A0

#define mmDCORE1_MME_QM_CP_PRED_0 0x42CA3A4

#define mmDCORE1_MME_QM_CP_PRED_1 0x42CA3A8

#define mmDCORE1_MME_QM_CP_PRED_2 0x42CA3AC

#define mmDCORE1_MME_QM_CP_PRED_3 0x42CA3B0

#define mmDCORE1_MME_QM_CP_PRED_4 0x42CA3B4

#define mmDCORE1_MME_QM_CP_PRED_UPEN_0 0x42CA3B8

#define mmDCORE1_MME_QM_CP_PRED_UPEN_1 0x42CA3BC

#define mmDCORE1_MME_QM_CP_PRED_UPEN_2 0x42CA3C0

#define mmDCORE1_MME_QM_CP_PRED_UPEN_3 0x42CA3C4

#define mmDCORE1_MME_QM_CP_PRED_UPEN_4 0x42CA3C8

#define mmDCORE1_MME_QM_CP_DBG_0_0 0x42CA3CC

#define mmDCORE1_MME_QM_CP_DBG_0_1 0x42CA3D0

#define mmDCORE1_MME_QM_CP_DBG_0_2 0x42CA3D4

#define mmDCORE1_MME_QM_CP_DBG_0_3 0x42CA3D8

#define mmDCORE1_MME_QM_CP_DBG_0_4 0x42CA3DC

#define mmDCORE1_MME_QM_CP_CPDMA_UP_CRED_0 0x42CA3E0

#define mmDCORE1_MME_QM_CP_CPDMA_UP_CRED_1 0x42CA3E4

#define mmDCORE1_MME_QM_CP_CPDMA_UP_CRED_2 0x42CA3E8

#define mmDCORE1_MME_QM_CP_CPDMA_UP_CRED_3 0x42CA3EC

#define mmDCORE1_MME_QM_CP_CPDMA_UP_CRED_4 0x42CA3F0

#define mmDCORE1_MME_QM_CP_IN_DATA_LO_0 0x42CA3F4

#define mmDCORE1_MME_QM_CP_IN_DATA_LO_1 0x42CA3F8

#define mmDCORE1_MME_QM_CP_IN_DATA_LO_2 0x42CA3FC

#define mmDCORE1_MME_QM_CP_IN_DATA_LO_3 0x42CA400

#define mmDCORE1_MME_QM_CP_IN_DATA_LO_4 0x42CA404

#define mmDCORE1_MME_QM_CP_IN_DATA_HI_0 0x42CA408

#define mmDCORE1_MME_QM_CP_IN_DATA_HI_1 0x42CA40C

#define mmDCORE1_MME_QM_CP_IN_DATA_HI_2 0x42CA410

#define mmDCORE1_MME_QM_CP_IN_DATA_HI_3 0x42CA414

#define mmDCORE1_MME_QM_CP_IN_DATA_HI_4 0x42CA418

#define mmDCORE1_MME_QM_PQC_HBW_BASE_LO_0 0x42CA41C

#define mmDCORE1_MME_QM_PQC_HBW_BASE_LO_1 0x42CA420

#define mmDCORE1_MME_QM_PQC_HBW_BASE_LO_2 0x42CA424

#define mmDCORE1_MME_QM_PQC_HBW_BASE_LO_3 0x42CA428

#define mmDCORE1_MME_QM_PQC_HBW_BASE_HI_0 0x42CA42C

#define mmDCORE1_MME_QM_PQC_HBW_BASE_HI_1 0x42CA430

#define mmDCORE1_MME_QM_PQC_HBW_BASE_HI_2 0x42CA434

#define mmDCORE1_MME_QM_PQC_HBW_BASE_HI_3 0x42CA438

#define mmDCORE1_MME_QM_PQC_SIZE_0 0x42CA43C

#define mmDCORE1_MME_QM_PQC_SIZE_1 0x42CA440

#define mmDCORE1_MME_QM_PQC_SIZE_2 0x42CA444

#define mmDCORE1_MME_QM_PQC_SIZE_3 0x42CA448

#define mmDCORE1_MME_QM_PQC_PI_0 0x42CA44C

#define mmDCORE1_MME_QM_PQC_PI_1 0x42CA450

#define mmDCORE1_MME_QM_PQC_PI_2 0x42CA454

#define mmDCORE1_MME_QM_PQC_PI_3 0x42CA458

#define mmDCORE1_MME_QM_PQC_LBW_WDATA_0 0x42CA45C

#define mmDCORE1_MME_QM_PQC_LBW_WDATA_1 0x42CA460

#define mmDCORE1_MME_QM_PQC_LBW_WDATA_2 0x42CA464

#define mmDCORE1_MME_QM_PQC_LBW_WDATA_3 0x42CA468

#define mmDCORE1_MME_QM_PQC_LBW_BASE_LO_0 0x42CA46C

#define mmDCORE1_MME_QM_PQC_LBW_BASE_LO_1 0x42CA470

#define mmDCORE1_MME_QM_PQC_LBW_BASE_LO_2 0x42CA474

#define mmDCORE1_MME_QM_PQC_LBW_BASE_LO_3 0x42CA478

#define mmDCORE1_MME_QM_PQC_LBW_BASE_HI_0 0x42CA47C

#define mmDCORE1_MME_QM_PQC_LBW_BASE_HI_1 0x42CA480

#define mmDCORE1_MME_QM_PQC_LBW_BASE_HI_2 0x42CA484

#define mmDCORE1_MME_QM_PQC_LBW_BASE_HI_3 0x42CA488

#define mmDCORE1_MME_QM_PQC_CFG 0x42CA48C

#define mmDCORE1_MME_QM_PQC_SECURE_PUSH_IND 0x42CA490

#define mmDCORE1_MME_QM_ARB_MASK 0x42CA4A0

#define mmDCORE1_MME_QM_ARB_CFG_0 0x42CA4A4

#define mmDCORE1_MME_QM_ARB_CHOICE_Q_PUSH 0x42CA4A8

#define mmDCORE1_MME_QM_ARB_WRR_WEIGHT_0 0x42CA4AC

#define mmDCORE1_MME_QM_ARB_WRR_WEIGHT_1 0x42CA4B0

#define mmDCORE1_MME_QM_ARB_WRR_WEIGHT_2 0x42CA4B4

#define mmDCORE1_MME_QM_ARB_WRR_WEIGHT_3 0x42CA4B8

#define mmDCORE1_MME_QM_ARB_CFG_1 0x42CA4BC

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_0 0x42CA4C0

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_1 0x42CA4C4

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_2 0x42CA4C8

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_3 0x42CA4CC

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_4 0x42CA4D0

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_5 0x42CA4D4

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_6 0x42CA4D8

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_7 0x42CA4DC

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_8 0x42CA4E0

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_9 0x42CA4E4

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_10 0x42CA4E8

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_11 0x42CA4EC

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_12 0x42CA4F0

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_13 0x42CA4F4

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_14 0x42CA4F8

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_15 0x42CA4FC

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_16 0x42CA500

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_17 0x42CA504

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_18 0x42CA508

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_19 0x42CA50C

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_20 0x42CA510

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_21 0x42CA514

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_22 0x42CA518

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_23 0x42CA51C

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_24 0x42CA520

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_25 0x42CA524

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_26 0x42CA528

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_27 0x42CA52C

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_28 0x42CA530

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_29 0x42CA534

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_30 0x42CA538

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_31 0x42CA53C

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_32 0x42CA540

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_33 0x42CA544

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_34 0x42CA548

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_35 0x42CA54C

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_36 0x42CA550

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_37 0x42CA554

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_38 0x42CA558

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_39 0x42CA55C

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_40 0x42CA560

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_41 0x42CA564

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_42 0x42CA568

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_43 0x42CA56C

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_44 0x42CA570

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_45 0x42CA574

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_46 0x42CA578

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_47 0x42CA57C

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_48 0x42CA580

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_49 0x42CA584

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_50 0x42CA588

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_51 0x42CA58C

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_52 0x42CA590

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_53 0x42CA594

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_54 0x42CA598

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_55 0x42CA59C

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_56 0x42CA5A0

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_57 0x42CA5A4

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_58 0x42CA5A8

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_59 0x42CA5AC

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_60 0x42CA5B0

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_61 0x42CA5B4

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_62 0x42CA5B8

#define mmDCORE1_MME_QM_ARB_MST_AVAIL_CRED_63 0x42CA5BC

#define mmDCORE1_MME_QM_ARB_MST_CRED_INC 0x42CA5E0

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x42CA5E4

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x42CA5E8

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x42CA5EC

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x42CA5F0

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x42CA5F4

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x42CA5F8

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x42CA5FC

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x42CA600

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x42CA604

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x42CA608

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x42CA60C

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x42CA610

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x42CA614

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x42CA618

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x42CA61C

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x42CA620

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x42CA624

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x42CA628

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x42CA62C

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x42CA630

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x42CA634

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x42CA638

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x42CA63C

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x42CA640

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x42CA644

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x42CA648

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x42CA64C

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x42CA650

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x42CA654

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x42CA658

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x42CA65C

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x42CA660

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x42CA664

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x42CA668

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x42CA66C

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x42CA670

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x42CA674

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x42CA678

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x42CA67C

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x42CA680

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x42CA684

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x42CA688

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x42CA68C

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x42CA690

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x42CA694

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x42CA698

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x42CA69C

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x42CA6A0

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x42CA6A4

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x42CA6A8

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x42CA6AC

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x42CA6B0

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x42CA6B4

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x42CA6B8

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x42CA6BC

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x42CA6C0

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x42CA6C4

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x42CA6C8

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x42CA6CC

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x42CA6D0

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x42CA6D4

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x42CA6D8

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x42CA6DC

#define mmDCORE1_MME_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x42CA6E0

#define mmDCORE1_MME_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x42CA704

#define mmDCORE1_MME_QM_ARB_MST_SLAVE_EN 0x42CA708

#define mmDCORE1_MME_QM_ARB_MST_SLAVE_EN_1 0x42CA70C

#define mmDCORE1_MME_QM_ARB_SLV_CHOICE_WDT 0x42CA710

#define mmDCORE1_MME_QM_ARB_SLV_ID 0x42CA714

#define mmDCORE1_MME_QM_ARB_MST_QUIET_PER 0x42CA718

#define mmDCORE1_MME_QM_ARB_MSG_MAX_INFLIGHT 0x42CA744

#define mmDCORE1_MME_QM_ARB_BASE_LO 0x42CA754

#define mmDCORE1_MME_QM_ARB_BASE_HI 0x42CA758

#define mmDCORE1_MME_QM_ARB_STATE_STS 0x42CA780

#define mmDCORE1_MME_QM_ARB_CHOICE_FULLNESS_STS 0x42CA784

#define mmDCORE1_MME_QM_ARB_MSG_STS 0x42CA788

#define mmDCORE1_MME_QM_ARB_SLV_CHOICE_Q_HEAD 0x42CA78C

#define mmDCORE1_MME_QM_ARB_ERR_CAUSE 0x42CA79C

#define mmDCORE1_MME_QM_ARB_ERR_MSG_EN 0x42CA7A0

#define mmDCORE1_MME_QM_ARB_ERR_STS_DRP 0x42CA7A8

#define mmDCORE1_MME_QM_ARB_MST_CRED_STS 0x42CA7B0

#define mmDCORE1_MME_QM_ARB_MST_CRED_STS_1 0x42CA7B4

#define mmDCORE1_MME_QM_CSMR_STRICT_PRIO_CFG 0x42CA7FC

#define mmDCORE1_MME_QM_ARC_CQ_CFG0 0x42CA800

#define mmDCORE1_MME_QM_ARC_CQ_CFG1 0x42CA804

#define mmDCORE1_MME_QM_ARC_CQ_PTR_LO 0x42CA808

#define mmDCORE1_MME_QM_ARC_CQ_PTR_HI 0x42CA80C

#define mmDCORE1_MME_QM_ARC_CQ_TSIZE 0x42CA810

#define mmDCORE1_MME_QM_ARC_CQ_CTL 0x42CA814

#define mmDCORE1_MME_QM_ARC_CQ_IFIFO_STS 0x42CA81C

#define mmDCORE1_MME_QM_ARC_CQ_STS0 0x42CA820

#define mmDCORE1_MME_QM_ARC_CQ_STS1 0x42CA824

#define mmDCORE1_MME_QM_ARC_CQ_TSIZE_STS 0x42CA828

#define mmDCORE1_MME_QM_ARC_CQ_PTR_LO_STS 0x42CA82C

#define mmDCORE1_MME_QM_ARC_CQ_PTR_HI_STS 0x42CA830

#define mmDCORE1_MME_QM_CP_WR_ARC_ADDR_HI 0x42CA834

#define mmDCORE1_MME_QM_CP_WR_ARC_ADDR_LO 0x42CA838

#define mmDCORE1_MME_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x42CA83C

#define mmDCORE1_MME_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x42CA840

#define mmDCORE1_MME_QM_ARC_CQ_CTL_MSG_BASE_HI 0x42CA844

#define mmDCORE1_MME_QM_ARC_CQ_CTL_MSG_BASE_LO 0x42CA848

#define mmDCORE1_MME_QM_CQ_IFIFO_MSG_BASE_HI 0x42CA84C

#define mmDCORE1_MME_QM_CQ_IFIFO_MSG_BASE_LO 0x42CA850

#define mmDCORE1_MME_QM_CQ_CTL_MSG_BASE_HI 0x42CA854

#define mmDCORE1_MME_QM_CQ_CTL_MSG_BASE_LO 0x42CA858

#define mmDCORE1_MME_QM_ADDR_OVRD 0x42CA85C

#define mmDCORE1_MME_QM_CQ_IFIFO_CI_0 0x42CA860

#define mmDCORE1_MME_QM_CQ_IFIFO_CI_1 0x42CA864

#define mmDCORE1_MME_QM_CQ_IFIFO_CI_2 0x42CA868

#define mmDCORE1_MME_QM_CQ_IFIFO_CI_3 0x42CA86C

#define mmDCORE1_MME_QM_CQ_IFIFO_CI_4 0x42CA870

#define mmDCORE1_MME_QM_ARC_CQ_IFIFO_CI 0x42CA874

#define mmDCORE1_MME_QM_CQ_CTL_CI_0 0x42CA878

#define mmDCORE1_MME_QM_CQ_CTL_CI_1 0x42CA87C

#define mmDCORE1_MME_QM_CQ_CTL_CI_2 0x42CA880

#define mmDCORE1_MME_QM_CQ_CTL_CI_3 0x42CA884

#define mmDCORE1_MME_QM_CQ_CTL_CI_4 0x42CA888

#define mmDCORE1_MME_QM_ARC_CQ_CTL_CI 0x42CA88C

#define mmDCORE1_MME_QM_CP_CFG 0x42CA890

#define mmDCORE1_MME_QM_CP_EXT_SWITCH 0x42CA894

#define mmDCORE1_MME_QM_CP_SWITCH_WD_SET 0x42CA898

#define mmDCORE1_MME_QM_CP_SWITCH_WD 0x42CA89C

#define mmDCORE1_MME_QM_ARC_LB_ADDR_BASE_LO 0x42CA8A4

#define mmDCORE1_MME_QM_ARC_LB_ADDR_BASE_HI 0x42CA8A8

#define mmDCORE1_MME_QM_ENGINE_BASE_ADDR_HI 0x42CA8AC

#define mmDCORE1_MME_QM_ENGINE_BASE_ADDR_LO 0x42CA8B0

#define mmDCORE1_MME_QM_ENGINE_ADDR_RANGE_SIZE 0x42CA8B4

#define mmDCORE1_MME_QM_QM_ARC_AUX_BASE_ADDR_HI 0x42CA8B8

#define mmDCORE1_MME_QM_QM_ARC_AUX_BASE_ADDR_LO 0x42CA8BC

#define mmDCORE1_MME_QM_QM_BASE_ADDR_HI 0x42CA8C0

#define mmDCORE1_MME_QM_QM_BASE_ADDR_LO 0x42CA8C4

#define mmDCORE1_MME_QM_ARC_PQC_SECURE_PUSH_IND 0x42CA8C8

#define mmDCORE1_MME_QM_PQC_STS_0_0 0x42CA8D0

#define mmDCORE1_MME_QM_PQC_STS_0_1 0x42CA8D4

#define mmDCORE1_MME_QM_PQC_STS_0_2 0x42CA8D8

#define mmDCORE1_MME_QM_PQC_STS_0_3 0x42CA8DC

#define mmDCORE1_MME_QM_PQC_STS_1_0 0x42CA8E0

#define mmDCORE1_MME_QM_PQC_STS_1_1 0x42CA8E4

#define mmDCORE1_MME_QM_PQC_STS_1_2 0x42CA8E8

#define mmDCORE1_MME_QM_PQC_STS_1_3 0x42CA8EC

#define mmDCORE1_MME_QM_SEI_STATUS 0x42CA8F0

#define mmDCORE1_MME_QM_SEI_MASK 0x42CA8F4

#define mmDCORE1_MME_QM_GLBL_ERR_ADDR_LO 0x42CAD00

#define mmDCORE1_MME_QM_GLBL_ERR_ADDR_HI 0x42CAD04

#define mmDCORE1_MME_QM_GLBL_ERR_WDATA 0x42CAD08

#define mmDCORE1_MME_QM_L2H_MASK_LO 0x42CAD14

#define mmDCORE1_MME_QM_L2H_MASK_HI 0x42CAD18

#define mmDCORE1_MME_QM_L2H_CMPR_LO 0x42CAD1C

#define mmDCORE1_MME_QM_L2H_CMPR_HI 0x42CAD20

#define mmDCORE1_MME_QM_LOCAL_RANGE_BASE 0x42CAD24

#define mmDCORE1_MME_QM_LOCAL_RANGE_SIZE 0x42CAD28

#define mmDCORE1_MME_QM_HBW_RD_RATE_LIM_CFG_1 0x42CAD30

#define mmDCORE1_MME_QM_LBW_WR_RATE_LIM_CFG_0 0x42CAD34

#define mmDCORE1_MME_QM_LBW_WR_RATE_LIM_CFG_1 0x42CAD38

#define mmDCORE1_MME_QM_HBW_RD_RATE_LIM_CFG_0 0x42CAD3C

#define mmDCORE1_MME_QM_IND_GW_APB_CFG 0x42CAD40

#define mmDCORE1_MME_QM_IND_GW_APB_WDATA 0x42CAD44

#define mmDCORE1_MME_QM_IND_GW_APB_RDATA 0x42CAD48

#define mmDCORE1_MME_QM_IND_GW_APB_STATUS 0x42CAD4C

#define mmDCORE1_MME_QM_PERF_CNT_FREE_LO 0x42CAD60

#define mmDCORE1_MME_QM_PERF_CNT_FREE_HI 0x42CAD64

#define mmDCORE1_MME_QM_PERF_CNT_IDLE_LO 0x42CAD68

#define mmDCORE1_MME_QM_PERF_CNT_IDLE_HI 0x42CAD6C

#define mmDCORE1_MME_QM_PERF_CNT_CFG 0x42CAD70

#endif /* ASIC_REG_DCORE1_MME_QM_REGS_H_ */
