# -*- python -*- vim:syntax=python:

VERILOG_DIR = VARS.get('bluespec', 'libdir', default = '/usr/local/bluespec/lib')
VERILOG_FILES = [
    'BRAM1.v',
    'BRAM1BE.v',
    # TODO (arjen): Yosys tries to memreadh from an empty define, determine how to work around this.
    #'BRAM1BELoad.v',
    #'BRAM1Load.v',
    'BRAM2.v',
    'BRAM2BE.v',
    # TODO (arjen): Yosys tries to memreadh from an empty define, determine how to work around this.
    #'BRAM2BELoad.v',
    #'BRAM2Load.v,
    'BypassCrossingWire.v',
    'BypassWire.v',
    'BypassWire0.v',
    'CRegA5.v',
    'CRegN5.v',
    'CRegUN5.v',
    'ClockDiv.v',
    'ClockGen.v',
    'ClockInverter.v',
    'ClockMux.v',
    'ClockSelect.v',
    'ConfigRegA.v',
    'ConfigRegN.v',
    'ConfigRegUN.v',
    # TODO (arjen): Yosys does not support $random?
    #'ConstrainedRandom.v',
    # TODO (arjen): Yosys does not like the tri type, determine how to enable or replace.
    #'ConvertFromZ.v',
    #'ConvertToZ.v',
    'Counter.v',
    'CrossingBypassWire.v',
    'CrossingRegA.v',
    'CrossingRegN.v',
    'CrossingRegUN.v',
    'DualPortRam.v',
    'Empty.v',
    'FIFO1.v',
    'FIFO10.v',
    'FIFO2.v',
    'FIFO20.v',
    'FIFOL1.v',
    'FIFOL10.v',
    'FIFOL2.v',
    'FIFOL20.v',
    'Fork.v',
    'GatedClock.v',
    'GatedClockDiv.v',
    'GatedClockInverter.v',
    #'InitialReset.v',
    # TODO (arjen): Yosys does not parse this, determine how to enable or replace.
    #'InoutConnect.v',
    'LatchCrossingReg.v',
    'MakeClock.v',
    'MakeReset.v',
    'MakeReset0.v',
    'MakeResetA.v',
    'McpRegUN.v',
    # TODO (arjen): Yosys does not parse these, determine how to enable or replace.
    #'ProbeCapture.v',
    #'ProbeHook.v',
    #'ProbeMux.v',
    #'ProbeTrigger.v',
    #'ProbeValue.v',
    'ProbeWire.v',
    'RWire.v',
    'RWire0.v',
    'RegA.v',
    'RegAligned.v',
    'RegFile.v',
    # TODO (arjen): Yosys tries to memreadh from an empty define, determine how to work around this.
    #'RegFileLoad.v',
    'RegN.v',
    'RegTwoA.v',
    'RegTwoN.v',
    'RegTwoUN.v',
    'RegUN.v',
    'ResetEither.v',
    'ResetInverter.v',
    'ResetMux.v',
    'ResetToBool.v',
    # TODO (arjen): Yosys does not like the tri type, determine how to enable or replace.
    #'ResolveZ.v',
    'RevertReg.v',
    'SampleReg.v',
    'ScanIn.v',
    'SizedFIFO.v',
    'SizedFIFO0.v',
    'SizedFIFOL.v',
    'SizedFIFOL0.v',
    'SyncBit.v',
    'SyncBit05.v',
    'SyncBit1.v',
    'SyncBit15.v',
    'SyncFIFO.v',
    'SyncFIFO0.v',
    'SyncFIFO1.v',
    'SyncFIFO10.v',
    'SyncFIFOLevel.v',
    'SyncFIFOLevel0.v',
    'SyncHandshake.v',
    'SyncPulse.v',
    'SyncRegister.v',
    'SyncReset.v',
    'SyncReset0.v',
    'SyncResetA.v',
    'SyncWire.v',
    'TriState.v',
    'UngatedClockMux.v',
    'UngatedClockSelect.v',
]


shell_cat('Verilog.v',
    sources = [
        VERILOG_DIR + '/Verilog/' + module_file
        for module_file
        in VERILOG_FILES
    ])
