/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_dblk_0_0.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/9/12 9:15a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed May  9 08:43:46 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_vice2_dblk_0_0.h $
 * 
 * Hydra_Software_Devel/2   5/9/12 9:15a tdo
 * SW7435-40: Resync header files
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_DBLK_0_0_H__
#define BCHP_VICE2_DBLK_0_0_H__

/***************************************************************************
 *VICE2_DBLK_0_0 - De-Blocking Registers 0 0
 ***************************************************************************/
#define BCHP_VICE2_DBLK_0_0_FW_CONTROL           0x00702800 /* DBLK Write Action control */
#define BCHP_VICE2_DBLK_0_0_CONFIG               0x00702804 /* DBLK config */
#define BCHP_VICE2_DBLK_0_0_PICTURE_SIZE         0x00702808 /* Current picture size */
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET     0x0070280c /* DBLK H.264 Filter Offset */
#define BCHP_VICE2_DBLK_0_0_VC1_CTRL             0x00702810 /* DBLK VC1 Control */
#define BCHP_VICE2_DBLK_0_0_LUMA_BUF_BASE_ADDR   0x00702814 /* DBLK Luma Buffer Base Address */
#define BCHP_VICE2_DBLK_0_0_LUMA_BUF_PARAM       0x00702818 /* DBLK Luma Buffer DRAM Mapping */
#define BCHP_VICE2_DBLK_0_0_CHROMA_BUF_BASE_ADDR 0x0070281c /* DBLK Chroma Buffer Base Address */
#define BCHP_VICE2_DBLK_0_0_CHROMA_BUF_PARAM     0x00702820 /* DBLK Chroma Buffer DRAM Mapping */
#define BCHP_VICE2_DBLK_0_0_CRC_SEED             0x00702830 /* DBLK CRC SEED register */
#define BCHP_VICE2_DBLK_0_0_SCRATCH              0x00702834 /* DBLK scratch register */
#define BCHP_VICE2_DBLK_0_0_STATUS               0x00702840 /* DBLK status */
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_Y         0x00702844 /* DBLK Luma CRC/Checksum result register */
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_CB        0x00702848 /* DBLK Chroma (Cb) CRC/Checksum result register */
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_CR        0x0070284c /* DBLK Chroma (Cr) CRC/Checksum result register */
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG      0x00702880 /* DBLK DINO HA debug register */
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG      0x00702884 /* DBLK DINO XQ debug register */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE    0x00702888 /* DBLK Error Status Enable register */

/***************************************************************************
 *FW_CONTROL - DBLK Write Action control
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: FW_CONTROL :: reserved0 [31:01] */
#define BCHP_VICE2_DBLK_0_0_FW_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_VICE2_DBLK_0_0_FW_CONTROL_reserved0_SHIFT             1

/* VICE2_DBLK_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE2_DBLK_0_0_FW_CONTROL_DONE_WR_REG_MASK            0x00000001
#define BCHP_VICE2_DBLK_0_0_FW_CONTROL_DONE_WR_REG_SHIFT           0
#define BCHP_VICE2_DBLK_0_0_FW_CONTROL_DONE_WR_REG_DEFAULT         0x00000000
#define BCHP_VICE2_DBLK_0_0_FW_CONTROL_DONE_WR_REG_NULL            0
#define BCHP_VICE2_DBLK_0_0_FW_CONTROL_DONE_WR_REG_DONE            1

/***************************************************************************
 *CONFIG - DBLK config
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE2_DBLK_0_0_CONFIG_AUTO_SHUTOFF_MASK               0x80000000
#define BCHP_VICE2_DBLK_0_0_CONFIG_AUTO_SHUTOFF_SHIFT              31
#define BCHP_VICE2_DBLK_0_0_CONFIG_AUTO_SHUTOFF_DEFAULT            0x00000001
#define BCHP_VICE2_DBLK_0_0_CONFIG_AUTO_SHUTOFF_DISABLE            0
#define BCHP_VICE2_DBLK_0_0_CONFIG_AUTO_SHUTOFF_ENABLE             1

/* VICE2_DBLK_0_0 :: CONFIG :: reserved0 [30:13] */
#define BCHP_VICE2_DBLK_0_0_CONFIG_reserved0_MASK                  0x7fffe000
#define BCHP_VICE2_DBLK_0_0_CONFIG_reserved0_SHIFT                 13

/* VICE2_DBLK_0_0 :: CONFIG :: CRC_CHKSUM_MODE [12:11] */
#define BCHP_VICE2_DBLK_0_0_CONFIG_CRC_CHKSUM_MODE_MASK            0x00001800
#define BCHP_VICE2_DBLK_0_0_CONFIG_CRC_CHKSUM_MODE_SHIFT           11
#define BCHP_VICE2_DBLK_0_0_CONFIG_CRC_CHKSUM_MODE_DEFAULT         0x00000000
#define BCHP_VICE2_DBLK_0_0_CONFIG_CRC_CHKSUM_MODE_DISABLED        0
#define BCHP_VICE2_DBLK_0_0_CONFIG_CRC_CHKSUM_MODE_CRC_MODE        1
#define BCHP_VICE2_DBLK_0_0_CONFIG_CRC_CHKSUM_MODE_CHKSUM_MODE     2

/* VICE2_DBLK_0_0 :: CONFIG :: STORE_REF_PIC [10:10] */
#define BCHP_VICE2_DBLK_0_0_CONFIG_STORE_REF_PIC_MASK              0x00000400
#define BCHP_VICE2_DBLK_0_0_CONFIG_STORE_REF_PIC_SHIFT             10
#define BCHP_VICE2_DBLK_0_0_CONFIG_STORE_REF_PIC_DEFAULT           0x00000001
#define BCHP_VICE2_DBLK_0_0_CONFIG_STORE_REF_PIC_DISABLE           0
#define BCHP_VICE2_DBLK_0_0_CONFIG_STORE_REF_PIC_ENABLE            1

/* VICE2_DBLK_0_0 :: CONFIG :: DRAM_STRIPE_WIDTH [09:09] */
#define BCHP_VICE2_DBLK_0_0_CONFIG_DRAM_STRIPE_WIDTH_MASK          0x00000200
#define BCHP_VICE2_DBLK_0_0_CONFIG_DRAM_STRIPE_WIDTH_SHIFT         9
#define BCHP_VICE2_DBLK_0_0_CONFIG_DRAM_STRIPE_WIDTH_DEFAULT       0x00000001
#define BCHP_VICE2_DBLK_0_0_CONFIG_DRAM_STRIPE_WIDTH_64BYTES       0
#define BCHP_VICE2_DBLK_0_0_CONFIG_DRAM_STRIPE_WIDTH_128BYTES      1

/* VICE2_DBLK_0_0 :: CONFIG :: DRAM_MAP [08:08] */
#define BCHP_VICE2_DBLK_0_0_CONFIG_DRAM_MAP_MASK                   0x00000100
#define BCHP_VICE2_DBLK_0_0_CONFIG_DRAM_MAP_SHIFT                  8
#define BCHP_VICE2_DBLK_0_0_CONFIG_DRAM_MAP_DEFAULT                0x00000001
#define BCHP_VICE2_DBLK_0_0_CONFIG_DRAM_MAP_STD_DRAM_MAP           0
#define BCHP_VICE2_DBLK_0_0_CONFIG_DRAM_MAP_PRIVATE_VICE2_DRAM_MAP 1

/* VICE2_DBLK_0_0 :: CONFIG :: PIC_TYPE [07:06] */
#define BCHP_VICE2_DBLK_0_0_CONFIG_PIC_TYPE_MASK                   0x000000c0
#define BCHP_VICE2_DBLK_0_0_CONFIG_PIC_TYPE_SHIFT                  6
#define BCHP_VICE2_DBLK_0_0_CONFIG_PIC_TYPE_DEFAULT                0x00000000
#define BCHP_VICE2_DBLK_0_0_CONFIG_PIC_TYPE_I                      0
#define BCHP_VICE2_DBLK_0_0_CONFIG_PIC_TYPE_P                      1
#define BCHP_VICE2_DBLK_0_0_CONFIG_PIC_TYPE_B                      2

/* VICE2_DBLK_0_0 :: CONFIG :: CURR_PIC_FIELD_FRAME [05:05] */
#define BCHP_VICE2_DBLK_0_0_CONFIG_CURR_PIC_FIELD_FRAME_MASK       0x00000020
#define BCHP_VICE2_DBLK_0_0_CONFIG_CURR_PIC_FIELD_FRAME_SHIFT      5
#define BCHP_VICE2_DBLK_0_0_CONFIG_CURR_PIC_FIELD_FRAME_DEFAULT    0x00000000
#define BCHP_VICE2_DBLK_0_0_CONFIG_CURR_PIC_FIELD_FRAME_FIELD      1
#define BCHP_VICE2_DBLK_0_0_CONFIG_CURR_PIC_FIELD_FRAME_FRAME      0

/* VICE2_DBLK_0_0 :: CONFIG :: CURR_PIC_FIELD_POLARITY [04:04] */
#define BCHP_VICE2_DBLK_0_0_CONFIG_CURR_PIC_FIELD_POLARITY_MASK    0x00000010
#define BCHP_VICE2_DBLK_0_0_CONFIG_CURR_PIC_FIELD_POLARITY_SHIFT   4
#define BCHP_VICE2_DBLK_0_0_CONFIG_CURR_PIC_FIELD_POLARITY_DEFAULT 0x00000000
#define BCHP_VICE2_DBLK_0_0_CONFIG_CURR_PIC_FIELD_POLARITY_TOP     0
#define BCHP_VICE2_DBLK_0_0_CONFIG_CURR_PIC_FIELD_POLARITY_BOTTOM  1

/* VICE2_DBLK_0_0 :: CONFIG :: reserved1 [03:02] */
#define BCHP_VICE2_DBLK_0_0_CONFIG_reserved1_MASK                  0x0000000c
#define BCHP_VICE2_DBLK_0_0_CONFIG_reserved1_SHIFT                 2

/* VICE2_DBLK_0_0 :: CONFIG :: CODEC [01:00] */
#define BCHP_VICE2_DBLK_0_0_CONFIG_CODEC_MASK                      0x00000003
#define BCHP_VICE2_DBLK_0_0_CONFIG_CODEC_SHIFT                     0
#define BCHP_VICE2_DBLK_0_0_CONFIG_CODEC_DEFAULT                   0x00000000
#define BCHP_VICE2_DBLK_0_0_CONFIG_CODEC_AVC                       0
#define BCHP_VICE2_DBLK_0_0_CONFIG_CODEC_MPEG2                     1
#define BCHP_VICE2_DBLK_0_0_CONFIG_CODEC_MPEG4                     2
#define BCHP_VICE2_DBLK_0_0_CONFIG_CODEC_VC1                       3

/***************************************************************************
 *PICTURE_SIZE - Current picture size
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: PICTURE_SIZE :: reserved0 [31:15] */
#define BCHP_VICE2_DBLK_0_0_PICTURE_SIZE_reserved0_MASK            0xffff8000
#define BCHP_VICE2_DBLK_0_0_PICTURE_SIZE_reserved0_SHIFT           15

/* VICE2_DBLK_0_0 :: PICTURE_SIZE :: HSIZE_MB [14:08] */
#define BCHP_VICE2_DBLK_0_0_PICTURE_SIZE_HSIZE_MB_MASK             0x00007f00
#define BCHP_VICE2_DBLK_0_0_PICTURE_SIZE_HSIZE_MB_SHIFT            8
#define BCHP_VICE2_DBLK_0_0_PICTURE_SIZE_HSIZE_MB_DEFAULT          0x00000028

/* VICE2_DBLK_0_0 :: PICTURE_SIZE :: reserved1 [07:07] */
#define BCHP_VICE2_DBLK_0_0_PICTURE_SIZE_reserved1_MASK            0x00000080
#define BCHP_VICE2_DBLK_0_0_PICTURE_SIZE_reserved1_SHIFT           7

/* VICE2_DBLK_0_0 :: PICTURE_SIZE :: VSIZE_MB [06:00] */
#define BCHP_VICE2_DBLK_0_0_PICTURE_SIZE_VSIZE_MB_MASK             0x0000007f
#define BCHP_VICE2_DBLK_0_0_PICTURE_SIZE_VSIZE_MB_SHIFT            0
#define BCHP_VICE2_DBLK_0_0_PICTURE_SIZE_VSIZE_MB_DEFAULT          0x0000001e

/***************************************************************************
 *AVC_FILTEROFFSET - DBLK H.264 Filter Offset
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: AVC_FILTEROFFSET :: reserved0 [31:29] */
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_reserved0_MASK        0xe0000000
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_reserved0_SHIFT       29

/* VICE2_DBLK_0_0 :: AVC_FILTEROFFSET :: QP_COFFSET2 [28:24] */
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_QP_COFFSET2_MASK      0x1f000000
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_QP_COFFSET2_SHIFT     24
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_QP_COFFSET2_DEFAULT   0x00000000

/* VICE2_DBLK_0_0 :: AVC_FILTEROFFSET :: reserved1 [23:21] */
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_reserved1_MASK        0x00e00000
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_reserved1_SHIFT       21

/* VICE2_DBLK_0_0 :: AVC_FILTEROFFSET :: QP_COFFSET [20:16] */
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_QP_COFFSET_MASK       0x001f0000
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_QP_COFFSET_SHIFT      16
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_QP_COFFSET_DEFAULT    0x00000000

/* VICE2_DBLK_0_0 :: AVC_FILTEROFFSET :: reserved2 [15:13] */
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_reserved2_MASK        0x0000e000
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_reserved2_SHIFT       13

/* VICE2_DBLK_0_0 :: AVC_FILTEROFFSET :: FILTEROFFSETB [12:08] */
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_FILTEROFFSETB_MASK    0x00001f00
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_FILTEROFFSETB_SHIFT   8
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_FILTEROFFSETB_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: AVC_FILTEROFFSET :: reserved3 [07:05] */
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_reserved3_MASK        0x000000e0
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_reserved3_SHIFT       5

/* VICE2_DBLK_0_0 :: AVC_FILTEROFFSET :: FILTEROFFSETA [04:00] */
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_FILTEROFFSETA_MASK    0x0000001f
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_FILTEROFFSETA_SHIFT   0
#define BCHP_VICE2_DBLK_0_0_AVC_FILTEROFFSET_FILTEROFFSETA_DEFAULT 0x00000000

/***************************************************************************
 *VC1_CTRL - DBLK VC1 Control
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: VC1_CTRL :: reserved0 [31:05] */
#define BCHP_VICE2_DBLK_0_0_VC1_CTRL_reserved0_MASK                0xffffffe0
#define BCHP_VICE2_DBLK_0_0_VC1_CTRL_reserved0_SHIFT               5

/* VICE2_DBLK_0_0 :: VC1_CTRL :: PQUANT [04:00] */
#define BCHP_VICE2_DBLK_0_0_VC1_CTRL_PQUANT_MASK                   0x0000001f
#define BCHP_VICE2_DBLK_0_0_VC1_CTRL_PQUANT_SHIFT                  0
#define BCHP_VICE2_DBLK_0_0_VC1_CTRL_PQUANT_DEFAULT                0x00000000

/***************************************************************************
 *LUMA_BUF_BASE_ADDR - DBLK Luma Buffer Base Address
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: LUMA_BUF_BASE_ADDR :: BASE_ADDR [31:00] */
#define BCHP_VICE2_DBLK_0_0_LUMA_BUF_BASE_ADDR_BASE_ADDR_MASK      0xffffffff
#define BCHP_VICE2_DBLK_0_0_LUMA_BUF_BASE_ADDR_BASE_ADDR_SHIFT     0
#define BCHP_VICE2_DBLK_0_0_LUMA_BUF_BASE_ADDR_BASE_ADDR_DEFAULT   0x00000000

/***************************************************************************
 *LUMA_BUF_PARAM - DBLK Luma Buffer DRAM Mapping
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: LUMA_BUF_PARAM :: reserved0 [31:10] */
#define BCHP_VICE2_DBLK_0_0_LUMA_BUF_PARAM_reserved0_MASK          0xfffffc00
#define BCHP_VICE2_DBLK_0_0_LUMA_BUF_PARAM_reserved0_SHIFT         10

/* VICE2_DBLK_0_0 :: LUMA_BUF_PARAM :: DRAM_NMBY [09:00] */
#define BCHP_VICE2_DBLK_0_0_LUMA_BUF_PARAM_DRAM_NMBY_MASK          0x000003ff
#define BCHP_VICE2_DBLK_0_0_LUMA_BUF_PARAM_DRAM_NMBY_SHIFT         0
#define BCHP_VICE2_DBLK_0_0_LUMA_BUF_PARAM_DRAM_NMBY_DEFAULT       0x00000000

/***************************************************************************
 *CHROMA_BUF_BASE_ADDR - DBLK Chroma Buffer Base Address
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: CHROMA_BUF_BASE_ADDR :: BASE_ADDR [31:00] */
#define BCHP_VICE2_DBLK_0_0_CHROMA_BUF_BASE_ADDR_BASE_ADDR_MASK    0xffffffff
#define BCHP_VICE2_DBLK_0_0_CHROMA_BUF_BASE_ADDR_BASE_ADDR_SHIFT   0
#define BCHP_VICE2_DBLK_0_0_CHROMA_BUF_BASE_ADDR_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_BUF_PARAM - DBLK Chroma Buffer DRAM Mapping
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: CHROMA_BUF_PARAM :: reserved0 [31:10] */
#define BCHP_VICE2_DBLK_0_0_CHROMA_BUF_PARAM_reserved0_MASK        0xfffffc00
#define BCHP_VICE2_DBLK_0_0_CHROMA_BUF_PARAM_reserved0_SHIFT       10

/* VICE2_DBLK_0_0 :: CHROMA_BUF_PARAM :: DRAM_NMBY [09:00] */
#define BCHP_VICE2_DBLK_0_0_CHROMA_BUF_PARAM_DRAM_NMBY_MASK        0x000003ff
#define BCHP_VICE2_DBLK_0_0_CHROMA_BUF_PARAM_DRAM_NMBY_SHIFT       0
#define BCHP_VICE2_DBLK_0_0_CHROMA_BUF_PARAM_DRAM_NMBY_DEFAULT     0x00000000

/***************************************************************************
 *CRC_SEED - DBLK CRC SEED register
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: CRC_SEED :: VALUE [31:00] */
#define BCHP_VICE2_DBLK_0_0_CRC_SEED_VALUE_MASK                    0xffffffff
#define BCHP_VICE2_DBLK_0_0_CRC_SEED_VALUE_SHIFT                   0
#define BCHP_VICE2_DBLK_0_0_CRC_SEED_VALUE_DEFAULT                 0xffffffff

/***************************************************************************
 *SCRATCH - DBLK scratch register
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE2_DBLK_0_0_SCRATCH_VALUE_MASK                     0xffffffff
#define BCHP_VICE2_DBLK_0_0_SCRATCH_VALUE_SHIFT                    0
#define BCHP_VICE2_DBLK_0_0_SCRATCH_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *STATUS - DBLK status
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: STATUS :: reserved0 [31:02] */
#define BCHP_VICE2_DBLK_0_0_STATUS_reserved0_MASK                  0xfffffffc
#define BCHP_VICE2_DBLK_0_0_STATUS_reserved0_SHIFT                 2

/* VICE2_DBLK_0_0 :: STATUS :: DBLK_STATUS [01:01] */
#define BCHP_VICE2_DBLK_0_0_STATUS_DBLK_STATUS_MASK                0x00000002
#define BCHP_VICE2_DBLK_0_0_STATUS_DBLK_STATUS_SHIFT               1
#define BCHP_VICE2_DBLK_0_0_STATUS_DBLK_STATUS_DEFAULT             0x00000000
#define BCHP_VICE2_DBLK_0_0_STATUS_DBLK_STATUS_IDLE                0
#define BCHP_VICE2_DBLK_0_0_STATUS_DBLK_STATUS_BUSY                1

/* VICE2_DBLK_0_0 :: STATUS :: SHADOW_REGS [00:00] */
#define BCHP_VICE2_DBLK_0_0_STATUS_SHADOW_REGS_MASK                0x00000001
#define BCHP_VICE2_DBLK_0_0_STATUS_SHADOW_REGS_SHIFT               0
#define BCHP_VICE2_DBLK_0_0_STATUS_SHADOW_REGS_DEFAULT             0x00000001
#define BCHP_VICE2_DBLK_0_0_STATUS_SHADOW_REGS_WAIT                0
#define BCHP_VICE2_DBLK_0_0_STATUS_SHADOW_REGS_AVAILABLE           1

/***************************************************************************
 *CRC_CHKSUM_Y - DBLK Luma CRC/Checksum result register
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: CRC_CHKSUM_Y :: VALUE [31:00] */
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_Y_VALUE_MASK                0xffffffff
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_Y_VALUE_SHIFT               0
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_Y_VALUE_DEFAULT             0x00000000

/***************************************************************************
 *CRC_CHKSUM_CB - DBLK Chroma (Cb) CRC/Checksum result register
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: CRC_CHKSUM_CB :: VALUE [31:00] */
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_CB_VALUE_MASK               0xffffffff
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_CB_VALUE_SHIFT              0
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_CB_VALUE_DEFAULT            0x00000000

/***************************************************************************
 *CRC_CHKSUM_CR - DBLK Chroma (Cr) CRC/Checksum result register
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: CRC_CHKSUM_CR :: VALUE [31:00] */
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_CR_VALUE_MASK               0xffffffff
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_CR_VALUE_SHIFT              0
#define BCHP_VICE2_DBLK_0_0_CRC_CHKSUM_CR_VALUE_DEFAULT            0x00000000

/***************************************************************************
 *DINORX_HA_DEBUG - DBLK DINO HA debug register
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: DINORX_HA_DEBUG :: reserved0 [31:21] */
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_reserved0_MASK         0xffe00000
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_reserved0_SHIFT        21

/* VICE2_DBLK_0_0 :: DINORX_HA_DEBUG :: DATA_TOO_LONG_ERROR [20:20] */
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_DATA_TOO_LONG_ERROR_MASK 0x00100000
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_DATA_TOO_LONG_ERROR_SHIFT 20
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_DATA_TOO_LONG_ERROR_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DINORX_HA_DEBUG :: DATA_TOO_SHORT_ERROR [19:19] */
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_DATA_TOO_SHORT_ERROR_MASK 0x00080000
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_DATA_TOO_SHORT_ERROR_SHIFT 19
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_DATA_TOO_SHORT_ERROR_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DINORX_HA_DEBUG :: ILLEGAL_CMD_ERROR [18:18] */
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_ILLEGAL_CMD_ERROR_MASK 0x00040000
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_ILLEGAL_CMD_ERROR_SHIFT 18
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_ILLEGAL_CMD_ERROR_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DINORX_HA_DEBUG :: MBSIZE_ERROR [17:17] */
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_MBSIZE_ERROR_MASK      0x00020000
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_MBSIZE_ERROR_SHIFT     17
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_MBSIZE_ERROR_DEFAULT   0x00000000

/* VICE2_DBLK_0_0 :: DINORX_HA_DEBUG :: PICSTART_ERROR [16:16] */
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_PICSTART_ERROR_MASK    0x00010000
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_PICSTART_ERROR_SHIFT   16
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_PICSTART_ERROR_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DINORX_HA_DEBUG :: MBCNT_X [15:08] */
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_MBCNT_X_MASK           0x0000ff00
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_MBCNT_X_SHIFT          8
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_MBCNT_X_DEFAULT        0x00000000

/* VICE2_DBLK_0_0 :: DINORX_HA_DEBUG :: MBCNT_Y [07:00] */
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_MBCNT_Y_MASK           0x000000ff
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_MBCNT_Y_SHIFT          0
#define BCHP_VICE2_DBLK_0_0_DINORX_HA_DEBUG_MBCNT_Y_DEFAULT        0x00000000

/***************************************************************************
 *DINORX_XQ_DEBUG - DBLK DINO XQ debug register
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: DINORX_XQ_DEBUG :: reserved0 [31:21] */
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_reserved0_MASK         0xffe00000
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_reserved0_SHIFT        21

/* VICE2_DBLK_0_0 :: DINORX_XQ_DEBUG :: DATA_TOO_LONG_ERROR [20:20] */
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_DATA_TOO_LONG_ERROR_MASK 0x00100000
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_DATA_TOO_LONG_ERROR_SHIFT 20
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_DATA_TOO_LONG_ERROR_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DINORX_XQ_DEBUG :: DATA_TOO_SHORT_ERROR [19:19] */
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_DATA_TOO_SHORT_ERROR_MASK 0x00080000
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_DATA_TOO_SHORT_ERROR_SHIFT 19
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_DATA_TOO_SHORT_ERROR_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DINORX_XQ_DEBUG :: ILLEGAL_CMD_ERROR [18:18] */
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_ILLEGAL_CMD_ERROR_MASK 0x00040000
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_ILLEGAL_CMD_ERROR_SHIFT 18
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_ILLEGAL_CMD_ERROR_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DINORX_XQ_DEBUG :: MBSIZE_ERROR [17:17] */
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_MBSIZE_ERROR_MASK      0x00020000
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_MBSIZE_ERROR_SHIFT     17
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_MBSIZE_ERROR_DEFAULT   0x00000000

/* VICE2_DBLK_0_0 :: DINORX_XQ_DEBUG :: PICSTART_ERROR [16:16] */
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_PICSTART_ERROR_MASK    0x00010000
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_PICSTART_ERROR_SHIFT   16
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_PICSTART_ERROR_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DINORX_XQ_DEBUG :: MBCNT_X [15:08] */
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_MBCNT_X_MASK           0x0000ff00
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_MBCNT_X_SHIFT          8
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_MBCNT_X_DEFAULT        0x00000000

/* VICE2_DBLK_0_0 :: DINORX_XQ_DEBUG :: MBCNT_Y [07:00] */
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_MBCNT_Y_MASK           0x000000ff
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_MBCNT_Y_SHIFT          0
#define BCHP_VICE2_DBLK_0_0_DINORX_XQ_DEBUG_MBCNT_Y_DEFAULT        0x00000000

/***************************************************************************
 *DBLK_ERROR_ENABLE - DBLK Error Status Enable register
 ***************************************************************************/
/* VICE2_DBLK_0_0 :: DBLK_ERROR_ENABLE :: reserved0 [31:10] */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_reserved0_MASK       0xfffffc00
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_reserved0_SHIFT      10

/* VICE2_DBLK_0_0 :: DBLK_ERROR_ENABLE :: DINO_XQ_TL_ERR_ENABLE [09:09] */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_TL_ERR_ENABLE_MASK 0x00000200
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_TL_ERR_ENABLE_SHIFT 9
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_TL_ERR_ENABLE_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DBLK_ERROR_ENABLE :: DINO_XQ_TS_ERR_ENABLE [08:08] */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_TS_ERR_ENABLE_MASK 0x00000100
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_TS_ERR_ENABLE_SHIFT 8
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_TS_ERR_ENABLE_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DBLK_ERROR_ENABLE :: DINO_XQ_IC_ERR_ENABLE [07:07] */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_IC_ERR_ENABLE_MASK 0x00000080
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_IC_ERR_ENABLE_SHIFT 7
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_IC_ERR_ENABLE_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DBLK_ERROR_ENABLE :: DINO_XQ_MBS_ERR_ENABLE [06:06] */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_MBS_ERR_ENABLE_MASK 0x00000040
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_MBS_ERR_ENABLE_SHIFT 6
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_MBS_ERR_ENABLE_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DBLK_ERROR_ENABLE :: DINO_XQ_PS_ERR_ENABLE [05:05] */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_PS_ERR_ENABLE_MASK 0x00000020
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_PS_ERR_ENABLE_SHIFT 5
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_XQ_PS_ERR_ENABLE_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DBLK_ERROR_ENABLE :: DINO_HA_TL_ERR_ENABLE [04:04] */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_TL_ERR_ENABLE_MASK 0x00000010
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_TL_ERR_ENABLE_SHIFT 4
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_TL_ERR_ENABLE_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DBLK_ERROR_ENABLE :: DINO_HA_TS_ERR_ENABLE [03:03] */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_TS_ERR_ENABLE_MASK 0x00000008
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_TS_ERR_ENABLE_SHIFT 3
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_TS_ERR_ENABLE_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DBLK_ERROR_ENABLE :: DINO_HA_IC_ERR_ENABLE [02:02] */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_IC_ERR_ENABLE_MASK 0x00000004
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_IC_ERR_ENABLE_SHIFT 2
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_IC_ERR_ENABLE_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DBLK_ERROR_ENABLE :: DINO_HA_MBS_ERR_ENABLE [01:01] */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_MBS_ERR_ENABLE_MASK 0x00000002
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_MBS_ERR_ENABLE_SHIFT 1
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_MBS_ERR_ENABLE_DEFAULT 0x00000000

/* VICE2_DBLK_0_0 :: DBLK_ERROR_ENABLE :: DINO_HA_PS_ERR_ENABLE [00:00] */
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_PS_ERR_ENABLE_MASK 0x00000001
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_PS_ERR_ENABLE_SHIFT 0
#define BCHP_VICE2_DBLK_0_0_DBLK_ERROR_ENABLE_DINO_HA_PS_ERR_ENABLE_DEFAULT 0x00000000

#endif /* #ifndef BCHP_VICE2_DBLK_0_0_H__ */

/* End of File */
