{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581096195472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581096195479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 09:23:15 2020 " "Processing started: Fri Feb 07 09:23:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581096195479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096195479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4top -c lab4top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4top -c lab4top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096195479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581096196060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581096196060 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab4.qsys " "Elaborating Platform Designer system entity \"lab4.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096203537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:26 Progress: Loading lab4/lab4.qsys " "2020.02.07.09:23:26 Progress: Loading lab4/lab4.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096206614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:26 Progress: Reading input file " "2020.02.07.09:23:26 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096206963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Adding clock \[clock_source 18.1\] " "2020.02.07.09:23:27 Progress: Adding clock \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Parameterizing module clock " "2020.02.07.09:23:27 Progress: Parameterizing module clock" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2020.02.07.09:23:27 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Parameterizing module jtag_uart " "2020.02.07.09:23:27 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\] " "2020.02.07.09:23:27 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Parameterizing module memory " "2020.02.07.09:23:27 Progress: Parameterizing module memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Adding pio \[altera_avalon_pio 18.1\] " "2020.02.07.09:23:27 Progress: Adding pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Parameterizing module pio " "2020.02.07.09:23:27 Progress: Parameterizing module pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Adding processor \[altera_nios2_gen2 18.1\] " "2020.02.07.09:23:27 Progress: Adding processor \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Parameterizing module processor " "2020.02.07.09:23:27 Progress: Parameterizing module processor" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2020.02.07.09:23:27 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Parameterizing module timer " "2020.02.07.09:23:27 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:27 Progress: Adding tonegen_0 \[tonegen 1.0\] " "2020.02.07.09:23:27 Progress: Adding tonegen_0 \[tonegen 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096207798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:28 Progress: Parameterizing module tonegen_0 " "2020.02.07.09:23:28 Progress: Parameterizing module tonegen_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096208109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:28 Progress: Building connections " "2020.02.07.09:23:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096208109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:28 Progress: Parameterizing connections " "2020.02.07.09:23:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096208141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:28 Progress: Validating " "2020.02.07.09:23:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096208143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:23:28 Progress: Done reading input file " "2020.02.07.09:23:28 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096208658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab4.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096209197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4: Generating lab4 \"lab4\" for QUARTUS_SYNTH " "Lab4: Generating lab4 \"lab4\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096209605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'lab4_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'lab4_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096212751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_jtag_uart --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0002_jtag_uart_gen//lab4_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_jtag_uart --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0002_jtag_uart_gen//lab4_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096212751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'lab4_jtag_uart' " "Jtag_uart: Done RTL generation for module 'lab4_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096212965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"lab4\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"lab4\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096212974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Starting RTL generation for module 'lab4_memory' " "Memory: Starting RTL generation for module 'lab4_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096212986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_memory --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0003_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0003_memory_gen//lab4_memory_component_configuration.pl  --do_build_sim=0  \] " "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_memory --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0003_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0003_memory_gen//lab4_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096212986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Done RTL generation for module 'lab4_memory' " "Memory: Done RTL generation for module 'lab4_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: \"lab4\" instantiated altera_avalon_onchip_memory2 \"memory\" " "Memory: \"lab4\" instantiated altera_avalon_onchip_memory2 \"memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: Starting RTL generation for module 'lab4_pio' " "Pio: Starting RTL generation for module 'lab4_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_pio --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0004_pio_gen//lab4_pio_component_configuration.pl  --do_build_sim=0  \] " "Pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_pio --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0004_pio_gen//lab4_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: Done RTL generation for module 'lab4_pio' " "Pio: Done RTL generation for module 'lab4_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: \"lab4\" instantiated altera_avalon_pio \"pio\" " "Pio: \"lab4\" instantiated altera_avalon_pio \"pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: \"lab4\" instantiated altera_nios2_gen2 \"processor\" " "Processor: \"lab4\" instantiated altera_nios2_gen2 \"processor\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'lab4_timer' " "Timer: Starting RTL generation for module 'lab4_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab4_timer --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0005_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0005_timer_gen//lab4_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab4_timer --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0005_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0005_timer_gen//lab4_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'lab4_timer' " "Timer: Done RTL generation for module 'lab4_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"lab4\" instantiated altera_avalon_timer \"timer\" " "Timer: \"lab4\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tonegen_0: \"lab4\" instantiated tonegen \"tonegen_0\" " "Tonegen_0: \"lab4\" instantiated tonegen \"tonegen_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096213874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096215727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096215895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096216059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096216233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096216395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096216561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab4\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab4\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096217759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab4\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab4\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096217776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab4\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab4\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096217781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab4_processor_cpu' " "Cpu: Starting RTL generation for module 'lab4_processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096217801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab4_processor_cpu --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0009_cpu_gen//lab4_processor_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab4_processor_cpu --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0009_cpu_gen//lab4_processor_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096217801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:38 (*) Starting Nios II generation " "Cpu: # 2020.02.07 09:23:38 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:38 (*)   Checking for plaintext license. " "Cpu: # 2020.02.07 09:23:38 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.02.07 09:23:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.02.07 09:23:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:38 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.02.07 09:23:38 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:38 (*)   Plaintext license not found. " "Cpu: # 2020.02.07 09:23:38 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:38 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.02.07 09:23:38 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:38 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.02.07 09:23:38 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:38 (*)   Creating all objects for CPU " "Cpu: # 2020.02.07 09:23:38 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:39 (*)   Generating RTL from CPU objects " "Cpu: # 2020.02.07 09:23:39 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:39 (*)   Creating plain-text RTL " "Cpu: # 2020.02.07 09:23:39 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:23:39 (*) Done Nios II generation " "Cpu: # 2020.02.07 09:23:39 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab4_processor_cpu' " "Cpu: Done RTL generation for module 'lab4_processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"processor\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"processor\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096219996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"processor_data_master_translator\" " "Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"processor_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"processor_data_master_agent\" " "Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"processor_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4: Done \"lab4\" with 29 modules, 42 files " "Lab4: Done \"lab4\" with 29 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096220497 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab4.qsys " "Finished elaborating Platform Designer system entity \"lab4.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096221366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4/synthesis/lab4.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab4/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab4/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_irq_mapper " "Found entity 1: lab4_irq_mapper" {  } { { "lab4/synthesis/submodules/lab4_irq_mapper.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0 " "Found entity 1: lab4_mm_interconnect_0" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab4_mm_interconnect_0_avalon_st_adapter" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab4_mm_interconnect_0_rsp_mux_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221603 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_mux " "Found entity 1: lab4_mm_interconnect_0_rsp_mux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_demux " "Found entity 1: lab4_mm_interconnect_0_rsp_demux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab4_mm_interconnect_0_cmd_mux_002" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_mux " "Found entity 1: lab4_mm_interconnect_0_cmd_mux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab4_mm_interconnect_0_cmd_demux_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_demux " "Found entity 1: lab4_mm_interconnect_0_cmd_demux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096221621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096221621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_004_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221621 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_004 " "Found entity 2: lab4_mm_interconnect_0_router_004" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096221623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096221623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_002_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221624 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_002 " "Found entity 2: lab4_mm_interconnect_0_router_002" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096221626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096221626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_001_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221627 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_001 " "Found entity 2: lab4_mm_interconnect_0_router_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096221629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096221629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221631 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router " "Found entity 2: lab4_mm_interconnect_0_router" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab4/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab4/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab4/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab4/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab4/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/tonegenwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/tonegenwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tonegenwrapper " "Found entity 1: tonegenwrapper" {  } { { "lab4/synthesis/submodules/tonegenwrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_timer " "Found entity 1: lab4_timer" {  } { { "lab4/synthesis/submodules/lab4_timer.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor " "Found entity 1: lab4_processor" {  } { { "lab4/synthesis/submodules/lab4_processor.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor_cpu_register_bank_a_module " "Found entity 1: lab4_processor_cpu_register_bank_a_module" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_processor_cpu_register_bank_b_module " "Found entity 2: lab4_processor_cpu_register_bank_b_module" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_processor_cpu_nios2_oci_debug " "Found entity 3: lab4_processor_cpu_nios2_oci_debug" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_processor_cpu_nios2_oci_break " "Found entity 4: lab4_processor_cpu_nios2_oci_break" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_processor_cpu_nios2_oci_xbrk " "Found entity 5: lab4_processor_cpu_nios2_oci_xbrk" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab4_processor_cpu_nios2_oci_dbrk " "Found entity 6: lab4_processor_cpu_nios2_oci_dbrk" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab4_processor_cpu_nios2_oci_itrace " "Found entity 7: lab4_processor_cpu_nios2_oci_itrace" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab4_processor_cpu_nios2_oci_td_mode " "Found entity 8: lab4_processor_cpu_nios2_oci_td_mode" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab4_processor_cpu_nios2_oci_dtrace " "Found entity 9: lab4_processor_cpu_nios2_oci_dtrace" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab4_processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab4_processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab4_processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab4_processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab4_processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab4_processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab4_processor_cpu_nios2_oci_fifo " "Found entity 13: lab4_processor_cpu_nios2_oci_fifo" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab4_processor_cpu_nios2_oci_pib " "Found entity 14: lab4_processor_cpu_nios2_oci_pib" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab4_processor_cpu_nios2_oci_im " "Found entity 15: lab4_processor_cpu_nios2_oci_im" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab4_processor_cpu_nios2_performance_monitors " "Found entity 16: lab4_processor_cpu_nios2_performance_monitors" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab4_processor_cpu_nios2_avalon_reg " "Found entity 17: lab4_processor_cpu_nios2_avalon_reg" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab4_processor_cpu_ociram_sp_ram_module " "Found entity 18: lab4_processor_cpu_ociram_sp_ram_module" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab4_processor_cpu_nios2_ocimem " "Found entity 19: lab4_processor_cpu_nios2_ocimem" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab4_processor_cpu_nios2_oci " "Found entity 20: lab4_processor_cpu_nios2_oci" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab4_processor_cpu " "Found entity 21: lab4_processor_cpu" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor_cpu_debug_slave_sysclk " "Found entity 1: lab4_processor_cpu_debug_slave_sysclk" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor_cpu_debug_slave_tck " "Found entity 1: lab4_processor_cpu_debug_slave_tck" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor_cpu_debug_slave_wrapper " "Found entity 1: lab4_processor_cpu_debug_slave_wrapper" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor_cpu_test_bench " "Found entity 1: lab4_processor_cpu_test_bench" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_pio " "Found entity 1: lab4_pio" {  } { { "lab4/synthesis/submodules/lab4_pio.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_memory " "Found entity 1: lab4_memory" {  } { { "lab4/synthesis/submodules/lab4_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab4/synthesis/submodules/lab4_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_jtag_uart_sim_scfifo_w " "Found entity 1: lab4_jtag_uart_sim_scfifo_w" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221709 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_jtag_uart_scfifo_w " "Found entity 2: lab4_jtag_uart_scfifo_w" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221709 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_jtag_uart_sim_scfifo_r " "Found entity 3: lab4_jtag_uart_sim_scfifo_r" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221709 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_jtag_uart_scfifo_r " "Found entity 4: lab4_jtag_uart_scfifo_r" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221709 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_jtag_uart " "Found entity 5: lab4_jtag_uart" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tonegenwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tonegenwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tonegenwrapper " "Found entity 1: tonegenwrapper" {  } { { "tonegenwrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegenwrapper.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tonegen.sv 1 1 " "Found 1 design units, including 1 entities, in source file tonegen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tonegen " "Found entity 1: tonegen" {  } { { "tonegen.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4top " "Found entity 1: lab4top" {  } { { "lab4top.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096221722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221722 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/lab4.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/lab4.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/lab4.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/lab4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221724 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_avalon_sc_fifo.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221725 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221727 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_burst_uncompressor.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221728 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_master_agent.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221730 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_master_translator.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221731 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_slave_agent.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221733 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_slave_translator.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221734 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_reset_controller.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221736 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_reset_synchronizer.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221737 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_irq_mapper.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_irq_mapper.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221739 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_jtag_uart.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221741 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_memory.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_memory.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221742 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221746 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221748 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221749 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221751 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221752 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221754 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221755 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_001.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221757 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_002.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221758 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_004.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221760 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_demux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221761 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221762 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221764 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_pio.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_pio.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_pio.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221766 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221767 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221770 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_sysclk.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221771 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_tck.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221773 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_wrapper.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221775 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_test_bench.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_timer.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_timer.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_timer.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221778 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/tonegenwrapper.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/tonegenwrapper.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096221779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/tonegenwrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/tonegenwrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096221780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4top " "Elaborating entity \"lab4top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581096221900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4 lab4:u0 " "Elaborating entity \"lab4\" for hierarchy \"lab4:u0\"" {  } { { "lab4top.sv" "u0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096221904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart lab4:u0\|lab4_jtag_uart:jtag_uart " "Elaborating entity \"lab4_jtag_uart\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\"" {  } { { "lab4/synthesis/lab4.v" "jtag_uart" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096221909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart_scfifo_w lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w " "Elaborating entity \"lab4_jtag_uart_scfifo_w\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "the_lab4_jtag_uart_scfifo_w" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096221913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "wfifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096222086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096222087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222087 ""}  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096222087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096222130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096222130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096222133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096222148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096222148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096222151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096222166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096222166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096222172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096222210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096222210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096222217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096222258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096222258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096222263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096222303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096222303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096222307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart_scfifo_r lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r " "Elaborating entity \"lab4_jtag_uart_scfifo_r\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "the_lab4_jtag_uart_scfifo_r" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096222326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "lab4_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096222610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096222611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096222611 ""}  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096222611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_memory lab4:u0\|lab4_memory:memory " "Elaborating entity \"lab4_memory\" for hierarchy \"lab4:u0\|lab4_memory:memory\"" {  } { { "lab4/synthesis/lab4.v" "memory" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_memory.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_memory.hex " "Parameter \"init_file\" = \"lab4_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223301 ""}  } { { "lab4/synthesis/submodules/lab4_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096223301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2m1 " "Found entity 1: altsyncram_l2m1" {  } { { "db/altsyncram_l2m1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_l2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096223355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096223355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l2m1 lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_l2m1:auto_generated " "Elaborating entity \"altsyncram_l2m1\" for hierarchy \"lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_l2m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_pio lab4:u0\|lab4_pio:pio " "Elaborating entity \"lab4_pio\" for hierarchy \"lab4:u0\|lab4_pio:pio\"" {  } { { "lab4/synthesis/lab4.v" "pio" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor lab4:u0\|lab4_processor:processor " "Elaborating entity \"lab4_processor\" for hierarchy \"lab4:u0\|lab4_processor:processor\"" {  } { { "lab4/synthesis/lab4.v" "processor" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu " "Elaborating entity \"lab4_processor_cpu\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\"" {  } { { "lab4/synthesis/submodules/lab4_processor.v" "cpu" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_test_bench lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_test_bench:the_lab4_processor_cpu_test_bench " "Elaborating entity \"lab4_processor_cpu_test_bench\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_test_bench:the_lab4_processor_cpu_test_bench\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_test_bench" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_register_bank_a_module lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a " "Elaborating entity \"lab4_processor_cpu_register_bank_a_module\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "lab4_processor_cpu_register_bank_a" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223526 ""}  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096223526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096223583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096223583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_register_bank_b_module lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b " "Elaborating entity \"lab4_processor_cpu_register_bank_b_module\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "lab4_processor_cpu_register_bank_b" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci " "Elaborating entity \"lab4_processor_cpu_nios2_oci\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_debug lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug " "Elaborating entity \"lab4_processor_cpu_nios2_oci_debug\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_debug" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223667 ""}  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096223667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_break lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break " "Elaborating entity \"lab4_processor_cpu_nios2_oci_break\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_break" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_xbrk lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_xbrk:the_lab4_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"lab4_processor_cpu_nios2_oci_xbrk\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_xbrk:the_lab4_processor_cpu_nios2_oci_xbrk\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_xbrk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_dbrk lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"lab4_processor_cpu_nios2_oci_dbrk\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_dbrk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_itrace lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_itrace:the_lab4_processor_cpu_nios2_oci_itrace " "Elaborating entity \"lab4_processor_cpu_nios2_oci_itrace\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_itrace:the_lab4_processor_cpu_nios2_oci_itrace\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_itrace" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_dtrace lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"lab4_processor_cpu_nios2_oci_dtrace\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_dtrace" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_td_mode lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace\|lab4_processor_cpu_nios2_oci_td_mode:lab4_processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab4_processor_cpu_nios2_oci_td_mode\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace\|lab4_processor_cpu_nios2_oci_td_mode:lab4_processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "lab4_processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_fifo lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo " "Elaborating entity \"lab4_processor_cpu_nios2_oci_fifo\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_fifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_compute_input_tm_cnt lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_compute_input_tm_cnt:the_lab4_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab4_processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_compute_input_tm_cnt:the_lab4_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_fifo_wrptr_inc lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab4_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab4_processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab4_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_fifo_cnt_inc lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_fifo_cnt_inc:the_lab4_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab4_processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_fifo_cnt_inc:the_lab4_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_pib lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_pib:the_lab4_processor_cpu_nios2_oci_pib " "Elaborating entity \"lab4_processor_cpu_nios2_oci_pib\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_pib:the_lab4_processor_cpu_nios2_oci_pib\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_pib" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_im lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_im:the_lab4_processor_cpu_nios2_oci_im " "Elaborating entity \"lab4_processor_cpu_nios2_oci_im\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_im:the_lab4_processor_cpu_nios2_oci_im\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_im" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_avalon_reg lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg " "Elaborating entity \"lab4_processor_cpu_nios2_avalon_reg\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_avalon_reg" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_ocimem lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem " "Elaborating entity \"lab4_processor_cpu_nios2_ocimem\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_ocimem" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_ociram_sp_ram_module lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram " "Elaborating entity \"lab4_processor_cpu_ociram_sp_ram_module\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "lab4_processor_cpu_ociram_sp_ram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223739 ""}  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096223739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096223792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096223792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_debug_slave_wrapper lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper " "Elaborating entity \"lab4_processor_cpu_debug_slave_wrapper\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_debug_slave_wrapper" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_debug_slave_tck lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck " "Elaborating entity \"lab4_processor_cpu_debug_slave_tck\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "the_lab4_processor_cpu_debug_slave_tck" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_debug_slave_sysclk lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk " "Elaborating entity \"lab4_processor_cpu_debug_slave_sysclk\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "the_lab4_processor_cpu_debug_slave_sysclk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "lab4_processor_cpu_debug_slave_phy" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy " "Instantiated megafunction \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096223870 ""}  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096223870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_timer lab4:u0\|lab4_timer:timer " "Elaborating entity \"lab4_timer\" for hierarchy \"lab4:u0\|lab4_timer:timer\"" {  } { { "lab4/synthesis/lab4.v" "timer" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tonegenwrapper lab4:u0\|tonegenwrapper:tonegen_0 " "Elaborating entity \"tonegenwrapper\" for hierarchy \"lab4:u0\|tonegenwrapper:tonegen_0\"" {  } { { "lab4/synthesis/lab4.v" "tonegen_0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tonegen lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0 " "Elaborating entity \"tonegen\" for hierarchy \"lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0\"" {  } { { "lab4/synthesis/submodules/tonegenwrapper.v" "tonegen0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0 lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab4_mm_interconnect_0\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab4/synthesis/lab4.v" "mm_interconnect_0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096223931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "processor_data_master_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "processor_instruction_master_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "tonegen_0_avalon_slave_0_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_debug_mem_slave_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "processor_debug_mem_slave_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "memory_s1_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "pio_s1_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "processor_data_master_agent" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "processor_instruction_master_agent" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab4/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router " "Elaborating entity \"lab4_mm_interconnect_0_router\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_default_decode lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router\|lab4_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_default_decode\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router\|lab4_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_001 lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab4_mm_interconnect_0_router_001\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router_001" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_001_default_decode lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001\|lab4_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001\|lab4_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_002 lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab4_mm_interconnect_0_router_002\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router_002" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_002_default_decode lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002\|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002\|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_004 lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab4_mm_interconnect_0_router_004\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router_004" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_004_default_decode lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004\|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004\|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_demux lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab4_mm_interconnect_0_cmd_demux\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_demux_001 lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab4_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_mux lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab4_mm_interconnect_0_cmd_mux\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_mux_002 lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab4_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_rsp_demux lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab4_mm_interconnect_0_rsp_demux\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_rsp_mux lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab4_mm_interconnect_0_rsp_mux\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_rsp_mux_001 lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab4_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_avalon_st_adapter lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab4_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab4:u0\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_irq_mapper lab4:u0\|lab4_irq_mapper:irq_mapper " "Elaborating entity \"lab4_irq_mapper\" for hierarchy \"lab4:u0\|lab4_irq_mapper:irq_mapper\"" {  } { { "lab4/synthesis/lab4.v" "irq_mapper" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab4:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab4:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab4/synthesis/lab4.v" "rst_controller" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab4:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab4:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab4/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab4:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab4:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab4/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096224898 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1581096225781 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.07.09:23:48 Progress: Loading sldf6d2a07f/alt_sld_fab_wrapper_hw.tcl " "2020.02.07.09:23:48 Progress: Loading sldf6d2a07f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096228854 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096230750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096230858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096232496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096232646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096232796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096232961 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096232973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096232980 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1581096233641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf6d2a07f/alt_sld_fab.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096233864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096233864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096233954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096233954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096233961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096233961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096234026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096234026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096234114 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096234114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096234114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096234185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096234185 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0\|Div0\"" {  } { { "tonegen.sv" "Div0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581096236436 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1581096236436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0\|lpm_divide:Div0\"" {  } { { "tonegen.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096236902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0\|lpm_divide:Div0 " "Instantiated megafunction \"lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096236902 ""}  } { { "tonegen.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096236902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096236948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096236948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096236978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096236978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096237056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096237056 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581096237739 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096239114 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581096240482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096240720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/output_files/lab4top.map.smsg " "Generated suppressed messages file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/output_files/lab4top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096241259 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581096242581 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096242581 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab4top.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581096242940 "|lab4top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581096242940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3072 " "Implemented 3072 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581096242948 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581096242948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2911 " "Implemented 2911 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581096242948 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1581096242948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581096242948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5015 " "Peak virtual memory: 5015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581096243003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 09:24:03 2020 " "Processing ended: Fri Feb 07 09:24:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581096243003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581096243003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581096243003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096243003 ""}
