//
// File created by:  ncverilog
// Do not modify this file
//
/users/course/2022F/LDL17700000/u110062205/logic_design/lab2/yju_basic_lab/NAND/Lab2_NAND_Implement.v
/users/course/2022F/LDL17700000/u110062205/logic_design/lab2/yju_basic_lab/NAND/Lab2_NAND_Implment_t.v
