

================================================================
== Vivado HLS Report for 'foo_m'
================================================================
* Date:           Sun Nov  7 14:28:05 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab4_z4m_prj
* Solution:       sol1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   | 10.00 ns | 9.216 ns |   0.10 ns  |
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    49167|    49167| 0.492 ms | 0.492 ms |  16389|  16389| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Loop_Loop1_proc_fu_80        |Loop_Loop1_proc       |    16388|    16388|  0.164 ms |  0.164 ms |  16388|  16388|   none  |
        |grp_Loop_Loop2_proc_fu_90        |Loop_Loop2_proc       |    16388|    16388|  0.164 ms |  0.164 ms |  16388|  16388|   none  |
        |grp_Loop_Loop3_proc_fu_99        |Loop_Loop3_proc       |    16386|    16386|  0.164 ms |  0.164 ms |  16386|  16386|   none  |
        |grp_Block_codeRepl8_proc_fu_107  |Block_codeRepl8_proc  |        2|        2| 20.000 ns | 20.000 ns |      2|      2|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp3_loc_c = alloca i32, align 4"   --->   Operation 8 'alloca' 'tmp3_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%temp1 = alloca [16384 x i32], align 16" [./source/lab4_z4.c:22]   --->   Operation 9 'alloca' 'temp1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%temp2 = alloca [16384 x i32], align 16" [./source/lab4_z4.c:22]   --->   Operation 10 'alloca' 'temp2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%temp3 = alloca [16384 x i32], align 16" [./source/lab4_z4.c:22]   --->   Operation 11 'alloca' 'temp3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%temp4 = alloca [16384 x i32], align 16" [./source/lab4_z4.c:22]   --->   Operation 12 'alloca' 'temp4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32 } @Block_codeRepl8_proc([3 x i32]* %scale, i32* %tmp3_loc_c) nounwind"   --->   Operation 13 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 14 [1/2] (2.15ns)   --->   "%call_ret = call fastcc { i32, i32 } @Block_codeRepl8_proc([3 x i32]* %scale, i32* %tmp3_loc_c) nounwind"   --->   Operation 14 'call' 'call_ret' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp1_loc_channel = extractvalue { i32, i32 } %call_ret, 0"   --->   Operation 15 'extractvalue' 'tmp1_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp2_loc_channel = extractvalue { i32, i32 } %call_ret, 1"   --->   Operation 16 'extractvalue' 'tmp2_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @Loop_Loop1_proc([16384 x i32]* %data_in, i32 %tmp1_loc_channel, [16384 x i32]* %temp1, i32 %tmp2_loc_channel, [16384 x i32]* %temp2) nounwind"   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @Loop_Loop1_proc([16384 x i32]* %data_in, i32 %tmp1_loc_channel, [16384 x i32]* %temp1, i32 %tmp2_loc_channel, [16384 x i32]* %temp2) nounwind"   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @Loop_Loop2_proc([16384 x i32]* %temp1, i32* nocapture %tmp3_loc_c, [16384 x i32]* %temp3, [16384 x i32]* %temp2, [16384 x i32]* %temp4) nounwind"   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @Loop_Loop2_proc([16384 x i32]* %temp1, i32* nocapture %tmp3_loc_c, [16384 x i32]* %temp3, [16384 x i32]* %temp2, [16384 x i32]* %temp4) nounwind"   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @Loop_Loop3_proc([16384 x i32]* %temp4, [16384 x i32]* %temp3, [16384 x i32]* %data_out)"   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str3) nounwind" [./source/lab4_z4.c:22]   --->   Operation 22 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i32]* %data_in) nounwind, !map !7"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %scale) nounwind, !map !13"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i32]* %data_out) nounwind, !map !19"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @foo_m_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @tmp3_OC_loc_c_str, i32 1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 3, i32 0, i32* %tmp3_loc_c, i32* %tmp3_loc_c) nounwind"   --->   Operation 27 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %tmp3_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19) nounwind"   --->   Operation 28 'specinterface' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @Loop_Loop3_proc([16384 x i32]* %temp4, [16384 x i32]* %temp3, [16384 x i32]* %data_out)"   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [./source/lab4_z4.c:35]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp3_loc_c                (alloca              ) [ 01111111]
temp1                     (alloca              ) [ 00111100]
temp2                     (alloca              ) [ 00111100]
temp3                     (alloca              ) [ 00111111]
temp4                     (alloca              ) [ 00111111]
call_ret                  (call                ) [ 00000000]
tmp1_loc_channel          (extractvalue        ) [ 00010000]
tmp2_loc_channel          (extractvalue        ) [ 00010000]
call_ln0                  (call                ) [ 00000000]
call_ln0                  (call                ) [ 00000000]
specdataflowpipeline_ln22 (specdataflowpipeline) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
spectopmodule_ln0         (spectopmodule       ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
empty_4                   (specinterface       ) [ 00000000]
call_ln0                  (call                ) [ 00000000]
ret_ln35                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="scale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_codeRepl8_proc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Loop1_proc"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Loop2_proc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Loop3_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="foo_m_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp3_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="tmp3_loc_c_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp3_loc_c/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="temp1_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="temp2_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="temp3_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="temp4_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp4/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_Loop_Loop1_proc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="4" bw="32" slack="0"/>
<pin id="86" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_Loop_Loop2_proc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="32" slack="3"/>
<pin id="94" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="97" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_Loop_Loop3_proc_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="3" bw="32" slack="0"/>
<pin id="104" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_Block_codeRepl8_proc_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp1_loc_channel_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_loc_channel/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp2_loc_channel_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp2_loc_channel/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="tmp3_loc_c_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp3_loc_c "/>
</bind>
</comp>

<comp id="130" class="1005" name="tmp1_loc_channel_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_loc_channel "/>
</bind>
</comp>

<comp id="135" class="1005" name="tmp2_loc_channel_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="122"><net_src comp="107" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="127"><net_src comp="60" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="133"><net_src comp="114" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="138"><net_src comp="119" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="80" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {6 7 }
 - Input state : 
	Port: foo_m : data_in | {2 3 }
	Port: foo_m : scale | {1 2 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		tmp1_loc_channel : 1
		tmp2_loc_channel : 1
		call_ln0 : 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |    grp_Loop_Loop1_proc_fu_80    |    6    |  1.664  |   269   |    86   |
|   call   |    grp_Loop_Loop2_proc_fu_90    |    3    |  3.328  |   219   |    74   |
|          |    grp_Loop_Loop3_proc_fu_99    |    0    |  3.328  |   123   |    92   |
|          | grp_Block_codeRepl8_proc_fu_107 |    0    |  3.4175 |    38   |    30   |
|----------|---------------------------------|---------|---------|---------|---------|
|extractvalue|     tmp1_loc_channel_fu_114     |    0    |    0    |    0    |    0    |
|          |     tmp2_loc_channel_fu_119     |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    9    | 11.7375 |   649   |   282   |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|temp1|   32   |    0   |    0   |    0   |
|temp2|   32   |    0   |    0   |    0   |
|temp3|   32   |    0   |    0   |    0   |
|temp4|   32   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|   128  |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|tmp1_loc_channel_reg_130|   32   |
|tmp2_loc_channel_reg_135|   32   |
|   tmp3_loc_c_reg_124   |   32   |
+------------------------+--------+
|          Total         |   96   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_Loop_Loop1_proc_fu_80 |  p2  |   2  |  32  |   64   ||    9    |
| grp_Loop_Loop1_proc_fu_80 |  p4  |   2  |  32  |   64   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   128  ||  3.328  ||    18   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |   11   |   649  |   282  |    -   |
|   Memory  |   128  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   96   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   128  |    9   |   15   |   745  |   300  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
