<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'ula_new/carryIn' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="ula_simples_final" solutionName="solution1" date="2017-12-08T21:51:50.271-0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-35] Protocol 'SC_METHOD' contains conflicting I/O accesses:&#xA;   wire read on port 'A' (ula.cpp:10) and wire read on port 'A' (ula.cpp:11) occur in the same clock cycle." projectName="ula_simples_final" solutionName="solution1" date="2017-12-08T21:51:48.326-0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.&#xA;" projectName="ula_simples_final" solutionName="solution1" date="2017-12-08T21:52:57.528-0200" type="Warning"/>
        <logs message="WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers." projectName="ula_simples_final" solutionName="solution1" date="2017-12-08T21:52:45.373-0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
