
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../PARSEC/parsec_2.1.bodytrack.simlarge.prebuilt.drop_2000M.length_250M.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
CPU 0 L1D IP-based stride prefetcher
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 2726097 heartbeat IPC: 3.66825 cumulative IPC: 3.66825 (Simulation time: 0 hr 0 min 10 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5451249 heartbeat IPC: 3.66952 cumulative IPC: 3.66888 (Simulation time: 0 hr 0 min 21 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 8175324 heartbeat IPC: 3.67097 cumulative IPC: 3.66958 (Simulation time: 0 hr 0 min 32 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10900251 heartbeat IPC: 3.66982 cumulative IPC: 3.66964 (Simulation time: 0 hr 0 min 42 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 13626205 heartbeat IPC: 3.66844 cumulative IPC: 3.6694 (Simulation time: 0 hr 0 min 52 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 13626205 (Simulation time: 0 hr 0 min 52 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 26394234 heartbeat IPC: 0.783206 cumulative IPC: 0.783206 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 39172252 heartbeat IPC: 0.782594 cumulative IPC: 0.7829 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 51946148 heartbeat IPC: 0.782847 cumulative IPC: 0.782882 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 64729080 heartbeat IPC: 0.782293 cumulative IPC: 0.782735 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 78921296 heartbeat IPC: 0.704612 cumulative IPC: 0.765754 (Simulation time: 0 hr 2 min 0 sec) 
Finished CPU 0 instructions: 50000001 cycles: 65295091 cumulative IPC: 0.765754 (Simulation time: 0 hr 2 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.765754 instructions: 50000001 cycles: 65295091
ITLB TOTAL     ACCESS:    7022014  HIT:    7022003  MISS:         11  HIT %:    99.9998  MISS %: 0.00015665   MPKI: 0.00022
ITLB LOAD TRANSLATION ACCESS:    7022014  HIT:    7022003  MISS:         11  HIT %:    99.9998  MISS %: 0.00015665   MPKI: 0.00022
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 204.545 cycles
ITLB RQ	ACCESS:    8756811	FORWARD:          0	MERGED:    1734795	TO_CACHE:    7022016

DTLB TOTAL     ACCESS:    7302887  HIT:    7241324  MISS:      61563  HIT %:     99.157  MISS %:   0.842995   MPKI: 1.23126
DTLB LOAD TRANSLATION ACCESS:    7302887  HIT:    7241324  MISS:      61563  HIT %:     99.157  MISS %:   0.842995   MPKI: 1.23126
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.21614 cycles
DTLB RQ	ACCESS:    8697991	FORWARD:          0	MERGED:    1394842	TO_CACHE:    7303149

STLB TOTAL     ACCESS:    2491373  HIT:    2491319  MISS:         54  HIT %:    99.9978  MISS %: 0.00216748   MPKI: 0.00108
STLB LOAD TRANSLATION ACCESS:      61574  HIT:      61520  MISS:         54  HIT %:    99.9123  MISS %:  0.0876994   MPKI: 0.00108
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    2429799  HIT:    2429799  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 201.87 cycles
STLB RQ	ACCESS:    2847447	FORWARD:          0	MERGED:     356073	TO_CACHE:    2491374

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   11433849  HIT:   10844733  MISS:     589116  HIT %:    94.8476  MISS %:    5.15239   MPKI: 11.7823
L1D LOAD      ACCESS:    5667131  HIT:    5227350  MISS:     439781  HIT %:    92.2398  MISS %:    7.76021   MPKI: 8.79562
L1D RFO       ACCESS:    2981582  HIT:    2957741  MISS:      23841  HIT %:    99.2004  MISS %:   0.799609   MPKI: 0.47682
L1D PREFETCH  ACCESS:    2785136  HIT:    2659642  MISS:     125494  HIT %:    95.4942  MISS %:    4.50585   MPKI: 2.50988
AGUS PREFETCH L1 MISS: 0
L1D PREFETCH  REQUESTED:   15829834  ISSUED:   15829834  USEFUL:      53995  USELESS:      71586
L1D USEFUL LOAD PREFETCHES:      53995 PREFETCH ISSUED TO LOWER LEVEL:     125530  ACCURACY: 43.0136
L1D TIMELY PREFETCHES:      53995 LATE PREFETCHES: 36 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 125530 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 15.551 cycles
L1D RQ	ACCESS:    9878898	FORWARD:          0	MERGED:    4045304	TO_CACHE:    5675356
L1D WQ	ACCESS:    3062578	FORWARD:     158698	MERGED:      39943	TO_CACHE:    3022635
L1D PQ	ACCESS:   13043961	FORWARD:          0	MERGED:   10257628	TO_CACHE:    2785873

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 22771090
L1D ROI Sum of L1D PQ occupancy: 36322174
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    8665183  HIT:    8472694  MISS:     192489  HIT %:    97.7786  MISS %:    2.22141   MPKI: 3.84978
L1I LOAD      ACCESS:    8665183  HIT:    8472694  MISS:     192489  HIT %:    97.7786  MISS %:    2.22141   MPKI: 3.84978
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.0905 cycles
L1I RQ	ACCESS:   11997555	FORWARD:          0	MERGED:    3240744	TO_CACHE:    8756811

BTB TOTAL     ACCESS:    1670004  HIT:    1576747  MISS:      93257  HIT %:    94.4158  MISS %:    5.58424   MPKI: 1.86514
BTB BRANCH_DIRECT_JUMP	ACCESS:     467675  HIT:     467621  MISS:         54
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:     916122  HIT:     916014  MISS:        108
BTB BRANCH_DIRECT_CALL	ACCESS:     142923  HIT:     142825  MISS:         98
BTB BRANCH_INDIRECT_CALL	ACCESS:        180  HIT:        178  MISS:          2
BTB BRANCH_RETURN	ACCESS:     143104  HIT:      50109  MISS:      92995
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:     812851  HIT:     810929  MISS:       1922  HIT %:    99.7635  MISS %:   0.236452   MPKI: 0.03844
L2C LOAD      ACCESS:     632234  HIT:     630727  MISS:       1507  HIT %:    99.7616  MISS %:   0.238361   MPKI: 0.03014
L2C DATA LOAD MPKI: 0.02808
L2C INSTRUCTION LOAD MPKI: 0.00206
L2C RFO       ACCESS:      23841  HIT:      23806  MISS:         35  HIT %:    99.8532  MISS %:   0.146806   MPKI: 0.0007
L2C PREFETCH  ACCESS:     125530  HIT:     125174  MISS:        356  HIT %:    99.7164  MISS %:   0.283598   MPKI: 0.00712
AGUS PREFETCH L1 MISS: 0
L2C DATA PREFETCH MPKI: 0.00712
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:      31192  HIT:      31192  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:         54  HIT:         30  MISS:         24  HIT %:    55.5556  MISS %:    44.4444   MPKI: 0.00048
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         12  USELESS:         27
L2C USEFUL LOAD PREFETCHES:         12 PREFETCH ISSUED TO LOWER LEVEL:        356  ACCURACY: 3.37079
L2C TIMELY PREFETCHES:         12 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 125.274 cycles
L2C RQ	ACCESS:     656129	FORWARD:          0	MERGED:          0	TO_CACHE:     656129
L2C WQ	ACCESS:      31192	FORWARD:          0	MERGED:          0	TO_CACHE:      31192
L2C PQ	ACCESS:     125530	FORWARD:          0	MERGED:          0	TO_CACHE:     125530

L2C Instructions Evicting Data 27
L2C Translations Evicting Data 11
L2C Data Evicting Data 502
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 16
L2C Instructions Evicting Translations 1
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 11
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:         54  HIT:         54  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:         54  HIT:         54  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:         54  HIT:         54  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:         54  HIT:         54  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:         54  HIT:         54  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:         54  HIT:         54  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:         54  HIT:         50  MISS:          4  HIT %:    92.5926  MISS %:    7.40741   MPKI: 8e-05
PSCL2 LOAD TRANSLATION ACCESS:         54  HIT:         50  MISS:          4  HIT %:    92.5926  MISS %:    7.40741   MPKI: 8e-05
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:       1930  HIT:        186  MISS:       1744  HIT %:    9.63731  MISS %:    90.3627   MPKI: 0.03488
LLC LOAD      ACCESS:       1507  HIT:        160  MISS:       1347  HIT %:    10.6171  MISS %:    89.3829   MPKI: 0.02694
LLC RFO       ACCESS:         35  HIT:          1  MISS:         34  HIT %:    2.85714  MISS %:    97.1429   MPKI: 0.00068
LLC PREFETCH  ACCESS:        356  HIT:         13  MISS:        343  HIT %:    3.65169  MISS %:    96.3483   MPKI: 0.00686
AGUS PREFETCH L1 MISS: 0
LLC WRITEBACK ACCESS:          8  HIT:          8  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC LOAD TRANSLATION ACCESS:         24  HIT:          4  MISS:         20  HIT %:    16.6667  MISS %:    83.3333   MPKI: 0.0004
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          2  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          2 PREFETCH ISSUED TO LOWER LEVEL:        343  ACCURACY: 0.58309
LLC TIMELY PREFETCHES:          2 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 104.779 cycles
LLC RQ	ACCESS:       1566	FORWARD:          0	MERGED:          0	TO_CACHE:       1566
LLC WQ	ACCESS:          8	FORWARD:          0	MERGED:          0	TO_CACHE:          8
LLC PQ	ACCESS:        356	FORWARD:          0	MERGED:          0	TO_CACHE:        356

LLC Dense regions hint to LLC: 0

RAW hits: 870811
Loads Generated: 10749709
Loads sent to L1D: 9878898
Stores Generated: 3062576
Stores sent to L1D: 3062578
Major fault: 0 Minor fault: 313
Allocated PAGES: 313
CPU 0 L1D IP-based stride prefetcher final stats
Degree: 5

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1154  ROW_BUFFER_MISS:        590
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 65189271
0banks busy for write cycles: 0
1banks busy for read cycles: 74506
1banks busy for write cycles: 0
2banks busy for read cycles: 24815
2banks busy for write cycles: 0
3banks busy for read cycles: 5262
3banks busy for write cycles: 0
4banks busy for read cycles: 453
4banks busy for write cycles: 0
5banks busy for read cycles: 294
5banks busy for write cycles: 0
6banks busy for read cycles: 441
6banks busy for write cycles: 0
7banks busy for read cycles: 50
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 97.5814% MPKI: 2.2396 Average ROB Occupancy at Mispredict: 56.2667
Branch types
NOT_BRANCH: 45369765 90.7395%
BRANCH_DIRECT_JUMP: 467675 0.93535%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 3876038 7.75208%
BRANCH_DIRECT_CALL: 142923 0.285846%
BRANCH_INDIRECT_CALL: 180 0.00036%
BRANCH_RETURN: 143104 0.286208%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 313
