Analysis & Synthesis report for SDRAMStressTest_neptuno
Tue Dec 19 01:44:35 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state
 12. State Machine - |neptuno_top|substitute_mcu:controller|io_ps2_com:mymouse|comState
 13. State Machine - |neptuno_top|substitute_mcu:controller|io_ps2_com:mykeyboard|comState
 14. State Machine - |neptuno_top|substitute_mcu:controller|simple_uart:\genuart:myuart|rxstate
 15. State Machine - |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|state
 16. State Machine - |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|state
 17. State Machine - |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|state
 18. State Machine - |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|state
 19. State Machine - |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|state
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for sdramtest_top:guest|user_io:user_io
 27. Source assignments for sdramtest_top:guest|mist_video:mist_video|cofi:cofi
 28. Source assignments for sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated
 29. Source assignments for substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0|altsyncram_dee1:auto_generated
 30. Source assignments for substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0|altsyncram_eee1:auto_generated
 31. Source assignments for sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated
 32. Source assignments for sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated
 33. Source assignments for sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4
 34. Parameter Settings for User Entity Instance: sdramtest_top:guest
 35. Parameter Settings for User Entity Instance: sdramtest_top:guest|user_io:user_io
 36. Parameter Settings for User Entity Instance: sdramtest_top:guest|mist_video:mist_video
 37. Parameter Settings for User Entity Instance: sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler
 38. Parameter Settings for User Entity Instance: sdramtest_top:guest|mist_video:mist_video|osd:osd
 39. Parameter Settings for User Entity Instance: sdramtest_top:guest|mist_video:mist_video|cofi:cofi
 40. Parameter Settings for User Entity Instance: sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr
 41. Parameter Settings for User Entity Instance: sdramtest_top:guest|pll:pll|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test
 43. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:romport
 44. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:cyclelfsr
 45. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr
 46. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr
 47. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:wramport
 48. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr
 49. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr
 50. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:datalfsr
 51. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram0port
 52. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:cyclelfsr
 53. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr
 54. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr
 55. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram1port
 56. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:cyclelfsr
 57. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:addrlfsr
 58. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr
 59. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:aramport
 60. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:cyclelfsr
 61. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr
 62. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr
 63. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl
 64. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank0
 65. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank1
 66. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2
 67. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3
 68. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge
 69. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component
 70. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag
 71. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag
 72. Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|video_timings:vt
 73. Parameter Settings for User Entity Instance: substitute_mcu:controller
 74. Parameter Settings for User Entity Instance: substitute_mcu:controller|simple_uart:\genuart:myuart
 75. Parameter Settings for User Entity Instance: substitute_mcu:controller|io_ps2_com:mykeyboard
 76. Parameter Settings for User Entity Instance: substitute_mcu:controller|io_ps2_com:mymouse
 77. Parameter Settings for User Entity Instance: substitute_mcu:controller|interrupt_controller:intcontroller
 78. Parameter Settings for User Entity Instance: substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1
 79. Parameter Settings for User Entity Instance: substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2
 80. Parameter Settings for User Entity Instance: substitute_mcu:controller|eightthirtytwo_cpu:cpu
 81. Parameter Settings for User Entity Instance: substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore
 82. Parameter Settings for User Entity Instance: substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu
 83. Parameter Settings for Inferred Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0
 84. Parameter Settings for Inferred Entity Instance: substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0
 85. Parameter Settings for Inferred Entity Instance: substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0
 86. Parameter Settings for Inferred Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0
 87. Parameter Settings for Inferred Entity Instance: sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0
 88. Parameter Settings for Inferred Entity Instance: sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0
 89. Parameter Settings for Inferred Entity Instance: substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0
 90. altpll Parameter Settings by Entity Instance
 91. altsyncram Parameter Settings by Entity Instance
 92. altshift_taps Parameter Settings by Entity Instance
 93. lpm_mult Parameter Settings by Entity Instance
 94. Port Connectivity Checks: "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter"
 95. Port Connectivity Checks: "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore"
 96. Port Connectivity Checks: "substitute_mcu:controller|eightthirtytwo_cpu:cpu"
 97. Port Connectivity Checks: "substitute_mcu:controller|controller_rom:rom"
 98. Port Connectivity Checks: "substitute_mcu:controller|interrupt_controller:intcontroller"
 99. Port Connectivity Checks: "substitute_mcu:controller|io_ps2_com:mymouse"
100. Port Connectivity Checks: "substitute_mcu:controller|io_ps2_com:mykeyboard"
101. Port Connectivity Checks: "substitute_mcu:controller|simple_uart:\genuart:myuart"
102. Port Connectivity Checks: "substitute_mcu:controller"
103. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|video_timings:vt"
104. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag"
105. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag"
106. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag"
107. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge"
108. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl"
109. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:cyclelfsr"
110. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:aramport"
111. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:cyclelfsr"
112. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:cyclelfsr"
113. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr"
114. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:wramport"
115. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:cyclelfsr"
116. Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test"
117. Port Connectivity Checks: "sdramtest_top:guest|pll:pll"
118. Port Connectivity Checks: "sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr"
119. Port Connectivity Checks: "sdramtest_top:guest|mist_video:mist_video|cofi:cofi"
120. Port Connectivity Checks: "sdramtest_top:guest|mist_video:mist_video"
121. Port Connectivity Checks: "sdramtest_top:guest|user_io:user_io"
122. Port Connectivity Checks: "sdramtest_top:guest"
123. Port Connectivity Checks: "joydecoder:joy"
124. Port Connectivity Checks: "audio_top:audio_i2s"
125. Virtual JTAG Settings
126. Post-Synthesis Netlist Statistics for Top Partition
127. Elapsed Time Per Partition
128. Analysis & Synthesis Messages
129. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 19 01:44:35 2023       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; SDRAMStressTest_neptuno                     ;
; Top-level Entity Name              ; neptuno_top                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,843                                       ;
;     Total combinational functions  ; 5,818                                       ;
;     Dedicated logic registers      ; 4,082                                       ;
; Total registers                    ; 4082                                        ;
; Total pins                         ; 79                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 115,472                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+----------------------------------------------------------------------------+--------------------+-------------------------+
; Option                                                                     ; Setting            ; Default Value           ;
+----------------------------------------------------------------------------+--------------------+-------------------------+
; Device                                                                     ; EP4CE55F23C8       ;                         ;
; Top-level entity name                                                      ; neptuno_top        ; SDRAMStressTest_neptuno ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V               ;
; Maximum processors allowed for parallel compilation                        ; All                ;                         ;
; Add Pass-Through Logic to Inferred RAMs                                    ; Off                ; On                      ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                     ;
; Ignore LCELL Buffers                                                       ; On                 ; Off                     ;
; Auto Resource Sharing                                                      ; On                 ; Off                     ;
; Pre-Mapping Resynthesis Optimization                                       ; On                 ; Off                     ;
; Use smart compilation                                                      ; Off                ; Off                     ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                      ;
; Enable compact report table                                                ; Off                ; Off                     ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                    ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                     ;
; Preserve fewer node names                                                  ; On                 ; On                      ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable                  ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001            ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993               ;
; State Machine Processing                                                   ; Auto               ; Auto                    ;
; Safe State Machine                                                         ; Off                ; Off                     ;
; Extract Verilog State Machines                                             ; On                 ; On                      ;
; Extract VHDL State Machines                                                ; On                 ; On                      ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                     ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                    ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                     ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                      ;
; Parallel Synthesis                                                         ; On                 ; On                      ;
; DSP Block Balancing                                                        ; Auto               ; Auto                    ;
; NOT Gate Push-Back                                                         ; On                 ; On                      ;
; Power-Up Don't Care                                                        ; On                 ; On                      ;
; Remove Duplicate Registers                                                 ; On                 ; On                      ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                     ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                     ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                     ;
; Ignore SOFT Buffers                                                        ; On                 ; On                      ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                     ;
; Optimization Technique                                                     ; Balanced           ; Balanced                ;
; Carry Chain Length                                                         ; 70                 ; 70                      ;
; Auto Carry Chains                                                          ; On                 ; On                      ;
; Auto Open-Drain Pins                                                       ; On                 ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                     ;
; Auto ROM Replacement                                                       ; On                 ; On                      ;
; Auto RAM Replacement                                                       ; On                 ; On                      ;
; Auto DSP Block Replacement                                                 ; On                 ; On                      ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                    ;
; Auto Clock Enable Replacement                                              ; On                 ; On                      ;
; Strict RAM Replacement                                                     ; Off                ; Off                     ;
; Allow Synchronous Control Signals                                          ; On                 ; On                      ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                     ;
; Auto RAM Block Balancing                                                   ; On                 ; On                      ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                     ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                     ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                     ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                      ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                     ;
; Timing-Driven Synthesis                                                    ; On                 ; On                      ;
; Report Parameter Settings                                                  ; On                 ; On                      ;
; Report Source Assignments                                                  ; On                 ; On                      ;
; Report Connectivity Checks                                                 ; On                 ; On                      ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                     ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                       ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation      ;
; HDL message level                                                          ; Level2             ; Level2                  ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                     ;
; Clock MUX Protection                                                       ; On                 ; On                      ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                     ;
; Block Design Naming                                                        ; Auto               ; Auto                    ;
; SDC constraint protection                                                  ; Off                ; Off                     ;
; Synthesis Effort                                                           ; Auto               ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                      ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                  ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                    ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                      ;
+----------------------------------------------------------------------------+--------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; ../DeMiSTify/Board/neptuno/audio_i2s.vhd                           ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd                                      ;             ;
; ../DeMiSTify/Board/neptuno/joydecoder.v                            ; yes             ; User Verilog HDL File                                 ; /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/joydecoder.v                                       ;             ;
; neptuno_top.vhd                                                    ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd                                                    ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                            ; /home/turri/Public/SDRAMStressTest/neptuno/pll.v                                                              ;             ;
; ../mist/sdramtest_top.sv                                           ; yes             ; User SystemVerilog HDL File                           ; /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv                                                      ;             ;
; ../rtl/sdramtest.sv                                                ; yes             ; User SystemVerilog HDL File                           ; /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv                                                           ;             ;
; ../rtl/sdram.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; /home/turri/Public/SDRAMStressTest/rtl/sdram.sv                                                               ;             ;
; ../rtl/porttest.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; /home/turri/Public/SDRAMStressTest/rtl/porttest.sv                                                            ;             ;
; ../rtl/lfsr.v                                                      ; yes             ; User Verilog HDL File                                 ; /home/turri/Public/SDRAMStressTest/rtl/lfsr.v                                                                 ;             ;
; ../mist-modules/user_io.v                                          ; yes             ; User Verilog HDL File                                 ; /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v                                                     ;             ;
; ../mist-modules/mist_video.v                                       ; yes             ; User Verilog HDL File                                 ; /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v                                                  ;             ;
; ../mist-modules/scandoubler.v                                      ; yes             ; User Verilog HDL File                                 ; /home/turri/Public/SDRAMStressTest/mist-modules/scandoubler.v                                                 ;             ;
; ../mist-modules/osd.v                                              ; yes             ; User Verilog HDL File                                 ; /home/turri/Public/SDRAMStressTest/mist-modules/osd.v                                                         ;             ;
; ../mist-modules/rgb2ypbpr.v                                        ; yes             ; User Verilog HDL File                                 ; /home/turri/Public/SDRAMStressTest/mist-modules/rgb2ypbpr.v                                                   ;             ;
; ../mist-modules/cofi.sv                                            ; yes             ; User SystemVerilog HDL File                           ; /home/turri/Public/SDRAMStressTest/mist-modules/cofi.sv                                                       ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd       ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd                  ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd       ; yes             ; User Wizard-Generated File                            ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd                  ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd                     ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd                                ;             ;
; ../rtl/video_timings.vhd                                           ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/rtl/video_timings.vhd                                                      ;             ;
; ../DeMiSTify/controller/substitute_mcu.vhd                         ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd                                    ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd             ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd                        ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd             ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd                        ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd         ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd                    ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd         ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd                    ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd      ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd                 ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd          ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd                     ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd  ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd             ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd          ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd                     ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd           ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd                      ;             ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd             ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd                        ;             ;
; ../DeMiSTify/firmware/controller_rom.vhd                           ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/firmware/controller_rom.vhd                                      ;             ;
; ../DeMiSTify/controller/simple_uart.vhd                            ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/simple_uart.vhd                                       ;             ;
; ../DeMiSTify/controller/jtag_uart.vhd                              ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/jtag_uart.vhd                                         ;             ;
; ../DeMiSTify/controller/io_ps2_com.vhd                             ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd                                        ;             ;
; ../DeMiSTify/controller/interrupt_controller.vhd                   ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd                              ;             ;
; ../DeMiSTify/controller/spi_controller.vhd                         ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd                                    ;             ;
; ../demistify_config_pkg.vhd                                        ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/demistify_config_pkg.vhd                                                   ;             ;
; ../firmware/controller_rom1_byte.vhd                               ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/firmware/controller_rom1_byte.vhd                                          ;             ;
; ../firmware/controller_rom2_byte.vhd                               ; yes             ; User VHDL File                                        ; /home/turri/Public/SDRAMStressTest/firmware/controller_rom2_byte.vhd                                          ;             ;
; build_id.v                                                         ; yes             ; Auto-Found Verilog HDL File                           ; /home/turri/Public/SDRAMStressTest/neptuno/build_id.v                                                         ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                    ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                               ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                             ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v                                                    ;             ;
; sld_virtual_jtag.v                                                 ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                            ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                   ; altera_sld  ;
; db/ip/sld53108020/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                  ;             ;
; db/altsyncram_tee1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_tee1.tdf                                             ;             ;
; db/altsyncram_dee1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_dee1.tdf                                             ;             ;
; db/SDRAMStressTest_neptuno.ram0_controller_rom2_f950ebce.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/turri/Public/SDRAMStressTest/neptuno/db/SDRAMStressTest_neptuno.ram0_controller_rom2_f950ebce.hdl.mif   ;             ;
; db/altsyncram_eee1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_eee1.tdf                                             ;             ;
; db/SDRAMStressTest_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/turri/Public/SDRAMStressTest/neptuno/db/SDRAMStressTest_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif   ;             ;
; db/altsyncram_nee1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_nee1.tdf                                             ;             ;
; db/altsyncram_dle1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_dle1.tdf                                             ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                              ;             ;
; db/shift_taps_a6m.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/shift_taps_a6m.tdf                                              ;             ;
; db/altsyncram_vk31.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_vk31.tdf                                             ;             ;
; db/add_sub_24e.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/add_sub_24e.tdf                                                 ;             ;
; db/cntr_6pf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/cntr_6pf.tdf                                                    ;             ;
; db/cmpr_ogc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/cmpr_ogc.tdf                                                    ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                  ;             ;
; db/mult_86t.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/turri/Public/SDRAMStressTest/neptuno/db/mult_86t.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,843                                                                                          ;
;                                             ;                                                                                                ;
; Total combinational functions               ; 5818                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                ;
;     -- 4 input functions                    ; 2357                                                                                           ;
;     -- 3 input functions                    ; 1381                                                                                           ;
;     -- <=2 input functions                  ; 2080                                                                                           ;
;                                             ;                                                                                                ;
; Logic elements by mode                      ;                                                                                                ;
;     -- normal mode                          ; 4374                                                                                           ;
;     -- arithmetic mode                      ; 1444                                                                                           ;
;                                             ;                                                                                                ;
; Total registers                             ; 4082                                                                                           ;
;     -- Dedicated logic registers            ; 4082                                                                                           ;
;     -- I/O registers                        ; 0                                                                                              ;
;                                             ;                                                                                                ;
; I/O pins                                    ; 79                                                                                             ;
; Total memory bits                           ; 115472                                                                                         ;
;                                             ;                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 8                                                                                              ;
;                                             ;                                                                                                ;
; Total PLLs                                  ; 1                                                                                              ;
;     -- PLLs                                 ; 1                                                                                              ;
;                                             ;                                                                                                ;
; Maximum fan-out node                        ; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2673                                                                                           ;
; Total fan-out                               ; 33625                                                                                          ;
; Average fan-out                             ; 3.28                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |neptuno_top                                                                                                                            ; 5818 (1)            ; 4082 (0)                  ; 115472      ; 8            ; 0       ; 4         ; 79   ; 0            ; |neptuno_top                                                                                                                                                                                                                                                                                                                                            ; neptuno_top                       ; work         ;
;    |audio_top:audio_i2s|                                                                                                                ; 15 (14)             ; 12 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|audio_top:audio_i2s                                                                                                                                                                                                                                                                                                                        ; audio_top                         ; work         ;
;       |dac_if:dac|                                                                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|audio_top:audio_i2s|dac_if:dac                                                                                                                                                                                                                                                                                                             ; dac_if                            ; work         ;
;    |joydecoder:joy|                                                                                                                     ; 38 (38)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|joydecoder:joy                                                                                                                                                                                                                                                                                                                             ; joydecoder                        ; work         ;
;    |sdramtest_top:guest|                                                                                                                ; 3746 (1)            ; 2757 (0)                  ; 17168       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest                                                                                                                                                                                                                                                                                                                        ; sdramtest_top                     ; work         ;
;       |mist_video:mist_video|                                                                                                           ; 278 (0)             ; 168 (0)                   ; 16480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video                                                                                                                                                                                                                                                                                                  ; mist_video                        ; work         ;
;          |RGBtoYPbPr:rgb2ypbpr|                                                                                                         ; 7 (0)               ; 4 (0)                     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr                                                                                                                                                                                                                                                                             ; RGBtoYPbPr                        ; work         ;
;             |altshift_taps:hs_d_rtl_0|                                                                                                  ; 7 (0)               ; 4 (0)                     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0                                                                                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;                |shift_taps_a6m:auto_generated|                                                                                          ; 7 (2)               ; 4 (2)                     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0|shift_taps_a6m:auto_generated                                                                                                                                                                                                                      ; shift_taps_a6m                    ; work         ;
;                   |altsyncram_vk31:altsyncram4|                                                                                         ; 0 (0)               ; 0 (0)                     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4                                                                                                                                                                                          ; altsyncram_vk31                   ; work         ;
;                   |cntr_6pf:cntr1|                                                                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0|shift_taps_a6m:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                       ; cntr_6pf                          ; work         ;
;          |cofi:cofi|                                                                                                                    ; 0 (0)               ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|cofi:cofi                                                                                                                                                                                                                                                                                        ; cofi                              ; work         ;
;          |osd:osd|                                                                                                                      ; 266 (266)           ; 141 (141)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|osd:osd                                                                                                                                                                                                                                                                                          ; osd                               ; work         ;
;             |altsyncram:osd_buffer_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;                |altsyncram_dle1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated                                                                                                                                                                                                                               ; altsyncram_dle1                   ; work         ;
;          |scandoubler:scandoubler|                                                                                                      ; 5 (5)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler                                                                                                                                                                                                                                                                          ; scandoubler                       ; work         ;
;       |pll:pll|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|pll:pll                                                                                                                                                                                                                                                                                                                ; pll                               ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|pll:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                        ; altpll                            ; work         ;
;             |pll_altpll:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                              ; pll_altpll                        ; work         ;
;       |sdramtest:test|                                                                                                                  ; 3322 (1461)         ; 2515 (645)                ; 688         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test                                                                                                                                                                                                                                                                                                         ; sdramtest                         ; work         ;
;          |debug_bridge_jtag:bridge|                                                                                                     ; 98 (45)             ; 157 (52)                  ; 688         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge                                                                                                                                                                                                                                                                                ; debug_bridge_jtag                 ; work         ;
;             |debug_fifo:fifofromjtag|                                                                                                   ; 25 (25)             ; 42 (42)                   ; 176         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag                                                                                                                                                                                                                                                        ; debug_fifo                        ; work         ;
;                |altsyncram:storage_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 176         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                   |altsyncram_nee1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 176         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated                                                                                                                                                                                                ; altsyncram_nee1                   ; work         ;
;             |debug_fifo:fifotojtag|                                                                                                     ; 25 (25)             ; 63 (63)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag                                                                                                                                                                                                                                                          ; debug_fifo                        ; work         ;
;                |altsyncram:storage_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;                   |altsyncram_tee1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated                                                                                                                                                                                                  ; altsyncram_tee1                   ; work         ;
;             |debug_virtualjtag:virtualjtag|                                                                                             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag                                                                                                                                                                                                                                                  ; debug_virtualjtag                 ; work         ;
;                |sld_virtual_jtag:sld_virtual_jtag_component|                                                                            ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component                                                                                                                                                                                                      ; sld_virtual_jtag                  ; work         ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                   ; sld_virtual_jtag_basic            ; work         ;
;          |porttest:aramport|                                                                                                            ; 200 (142)           ; 205 (140)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport                                                                                                                                                                                                                                                                                       ; porttest                          ; work         ;
;             |lfsr:addrlfsr|                                                                                                             ; 27 (27)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr                                                                                                                                                                                                                                                                         ; lfsr                              ; work         ;
;             |lfsr:cyclelfsr|                                                                                                            ; 18 (18)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:cyclelfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;             |lfsr:datalfsr|                                                                                                             ; 13 (13)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr                                                                                                                                                                                                                                                                         ; lfsr                              ; work         ;
;          |porttest:romport|                                                                                                             ; 233 (159)           ; 249 (164)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport                                                                                                                                                                                                                                                                                        ; porttest                          ; work         ;
;             |lfsr:addrlfsr|                                                                                                             ; 34 (34)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr                                                                                                                                                                                                                                                                          ; lfsr                              ; work         ;
;             |lfsr:cyclelfsr|                                                                                                            ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:cyclelfsr                                                                                                                                                                                                                                                                         ; lfsr                              ; work         ;
;             |lfsr:datalfsr|                                                                                                             ; 26 (26)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr                                                                                                                                                                                                                                                                          ; lfsr                              ; work         ;
;          |porttest:vram0port|                                                                                                           ; 221 (156)           ; 235 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port                                                                                                                                                                                                                                                                                      ; porttest                          ; work         ;
;             |lfsr:addrlfsr|                                                                                                             ; 23 (23)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;             |lfsr:cyclelfsr|                                                                                                            ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:cyclelfsr                                                                                                                                                                                                                                                                       ; lfsr                              ; work         ;
;             |lfsr:datalfsr|                                                                                                             ; 26 (26)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;          |porttest:vram1port|                                                                                                           ; 223 (158)           ; 237 (161)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port                                                                                                                                                                                                                                                                                      ; porttest                          ; work         ;
;             |lfsr:addrlfsr|                                                                                                             ; 23 (23)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:addrlfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;             |lfsr:cyclelfsr|                                                                                                            ; 16 (16)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:cyclelfsr                                                                                                                                                                                                                                                                       ; lfsr                              ; work         ;
;             |lfsr:datalfsr|                                                                                                             ; 26 (26)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;          |porttest:wramport|                                                                                                            ; 204 (141)           ; 214 (142)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport                                                                                                                                                                                                                                                                                       ; porttest                          ; work         ;
;             |lfsr:addrlfsr|                                                                                                             ; 35 (35)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr                                                                                                                                                                                                                                                                         ; lfsr                              ; work         ;
;             |lfsr:cyclelfsr|                                                                                                            ; 15 (15)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;             |lfsr:datalfsr|                                                                                                             ; 13 (13)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:datalfsr                                                                                                                                                                                                                                                                         ; lfsr                              ; work         ;
;          |sdram:sdram_ctrl|                                                                                                             ; 615 (470)           ; 542 (442)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl                                                                                                                                                                                                                                                                                        ; sdram                             ; work         ;
;             |refresh_schedule:refresh_bank0|                                                                                            ; 47 (47)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank0                                                                                                                                                                                                                                                         ; refresh_schedule                  ; work         ;
;             |refresh_schedule:refresh_bank1|                                                                                            ; 45 (45)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank1                                                                                                                                                                                                                                                         ; refresh_schedule                  ; work         ;
;             |refresh_schedule:refresh_bank2|                                                                                            ; 39 (39)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2                                                                                                                                                                                                                                                         ; refresh_schedule                  ; work         ;
;             |refresh_schedule:refresh_bank3|                                                                                            ; 14 (14)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3                                                                                                                                                                                                                                                         ; refresh_schedule                  ; work         ;
;          |video_timings:vt|                                                                                                             ; 67 (67)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|video_timings:vt                                                                                                                                                                                                                                                                                        ; video_timings                     ; work         ;
;       |user_io:user_io|                                                                                                                 ; 145 (145)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sdramtest_top:guest|user_io:user_io                                                                                                                                                                                                                                                                                                        ; user_io                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 117 (1)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 116 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 116 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 116 (1)             ; 77 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 115 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 115 (78)            ; 72 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |substitute_mcu:controller|                                                                                                          ; 1901 (342)          ; 1215 (190)                ; 98304       ; 8            ; 0       ; 4         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller                                                                                                                                                                                                                                                                                                                  ; substitute_mcu                    ; work         ;
;       |controller_rom:rom|                                                                                                              ; 11 (0)              ; 0 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom                                                                                                                                                                                                                                                                                               ; controller_rom                    ; work         ;
;          |controller_rom1:rom1|                                                                                                         ; 5 (5)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1                                                                                                                                                                                                                                                                          ; controller_rom1                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                |altsyncram_eee1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0|altsyncram_eee1:auto_generated                                                                                                                                                                                                                      ; altsyncram_eee1                   ; work         ;
;          |controller_rom2:rom2|                                                                                                         ; 6 (6)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2                                                                                                                                                                                                                                                                          ; controller_rom2                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                |altsyncram_dee1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0|altsyncram_dee1:auto_generated                                                                                                                                                                                                                      ; altsyncram_dee1                   ; work         ;
;       |eightthirtytwo_cpu:cpu|                                                                                                          ; 1293 (411)          ; 863 (511)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu                                                                                                                                                                                                                                                                                           ; eightthirtytwo_cpu                ; work         ;
;          |eightthirtytwo_alu:alu|                                                                                                       ; 497 (400)           ; 173 (132)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu                                                                                                                                                                                                                                                                    ; eightthirtytwo_alu                ; work         ;
;             |eightthirtytwo_shifter:shifter|                                                                                            ; 50 (50)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter                                                                                                                                                                                                                                     ; eightthirtytwo_shifter            ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 47 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;                |mult_86t:auto_generated|                                                                                                ; 47 (47)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated                                                                                                                                                                                                                             ; mult_86t                          ; work         ;
;          |eightthirtytwo_decode:decoder|                                                                                                ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_decode:decoder                                                                                                                                                                                                                                                             ; eightthirtytwo_decode             ; work         ;
;          |eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|                                                                   ; 329 (223)           ; 179 (179)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore                                                                                                                                                                                                                                ; eightthirtytwo_fetchloadstore     ; work         ;
;             |eightthirtytwo_aligner_le:\align_le:aligner|                                                                               ; 106 (106)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|eightthirtytwo_aligner_le:\align_le:aligner                                                                                                                                                                                    ; eightthirtytwo_aligner_le         ; work         ;
;          |eightthirtytwo_hazard:hazard1|                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_hazard:hazard1                                                                                                                                                                                                                                                             ; eightthirtytwo_hazard             ; work         ;
;       |interrupt_controller:intcontroller|                                                                                              ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|interrupt_controller:intcontroller                                                                                                                                                                                                                                                                               ; interrupt_controller              ; work         ;
;       |io_ps2_com:mykeyboard|                                                                                                           ; 96 (96)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|io_ps2_com:mykeyboard                                                                                                                                                                                                                                                                                            ; io_ps2_com                        ; work         ;
;       |io_ps2_com:mymouse|                                                                                                              ; 96 (96)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|io_ps2_com:mymouse                                                                                                                                                                                                                                                                                               ; io_ps2_com                        ; work         ;
;       |simple_uart:\genuart:myuart|                                                                                                     ; 36 (36)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|simple_uart:\genuart:myuart                                                                                                                                                                                                                                                                                      ; simple_uart                       ; work         ;
;       |spi_controller:spi|                                                                                                              ; 24 (24)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neptuno_top|substitute_mcu:controller|spi_controller:spi                                                                                                                                                                                                                                                                                               ; spi_controller                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------+
; Name                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------+
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 32           ; 3            ; 32           ; 96    ; None                                                             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 16           ; 11           ; 16           ; 11           ; 176   ; None                                                             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                                             ;
; substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0|altsyncram_eee1:auto_generated|ALTSYNCRAM                             ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; db/SDRAMStressTest_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif ;
; substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0|altsyncram_dee1:auto_generated|ALTSYNCRAM                             ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; db/SDRAMStressTest_neptuno.ram0_controller_rom2_f950ebce.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                              ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                              ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                              ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                              ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                              ;
; Altera ; ALTPLL       ; 23.1    ; N/A          ; N/A          ; |neptuno_top|sdramtest_top:guest|pll:pll                                                                                                                                                                                                                                         ; pll.v                                                        ;
; Altera ; Virtual JTAG ; 23.1    ; N/A          ; N/A          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag                                                                                                                                                                           ; ../DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state ;
+--------------------+--------------------+-------------------+-------------------+------------------+----------------------------------------------+
; Name               ; ls_state.LS_FETCH2 ; ls_state.LS_FETCH ; ls_state.LS_LOAD2 ; ls_state.LS_LOAD ; ls_state.LS_WAIT                             ;
+--------------------+--------------------+-------------------+-------------------+------------------+----------------------------------------------+
; ls_state.LS_WAIT   ; 0                  ; 0                 ; 0                 ; 0                ; 0                                            ;
; ls_state.LS_LOAD   ; 0                  ; 0                 ; 0                 ; 1                ; 1                                            ;
; ls_state.LS_LOAD2  ; 0                  ; 0                 ; 1                 ; 0                ; 1                                            ;
; ls_state.LS_FETCH  ; 0                  ; 1                 ; 0                 ; 0                ; 1                                            ;
; ls_state.LS_FETCH2 ; 1                  ; 0                 ; 0                 ; 0                ; 1                                            ;
+--------------------+--------------------+-------------------+-------------------+------------------+----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neptuno_top|substitute_mcu:controller|io_ps2_com:mymouse|comState                                                                                                                                                                 ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; comState.stateWaitHighRecv ; comState.stateRecvBit ; comState.stateWaitAck ; comState.stateClockAndDataLow ; comState.stateWaitClockHigh ; comState.stateWaitClockLow ; comState.stateWait100 ; comState.stateIdle ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; comState.stateIdle            ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 0                  ;
; comState.stateWait100         ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 1                     ; 1                  ;
; comState.stateWaitClockLow    ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 1                          ; 0                     ; 1                  ;
; comState.stateWaitClockHigh   ; 0                          ; 0                     ; 0                     ; 0                             ; 1                           ; 0                          ; 0                     ; 1                  ;
; comState.stateClockAndDataLow ; 0                          ; 0                     ; 0                     ; 1                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitAck         ; 0                          ; 0                     ; 1                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateRecvBit         ; 0                          ; 1                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitHighRecv    ; 1                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neptuno_top|substitute_mcu:controller|io_ps2_com:mykeyboard|comState                                                                                                                                                              ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; comState.stateWaitHighRecv ; comState.stateRecvBit ; comState.stateWaitAck ; comState.stateClockAndDataLow ; comState.stateWaitClockHigh ; comState.stateWaitClockLow ; comState.stateWait100 ; comState.stateIdle ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; comState.stateIdle            ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 0                  ;
; comState.stateWait100         ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 1                     ; 1                  ;
; comState.stateWaitClockLow    ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 1                          ; 0                     ; 1                  ;
; comState.stateWaitClockHigh   ; 0                          ; 0                     ; 0                     ; 0                             ; 1                           ; 0                          ; 0                     ; 1                  ;
; comState.stateClockAndDataLow ; 0                          ; 0                     ; 0                     ; 1                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitAck         ; 0                          ; 0                     ; 1                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateRecvBit         ; 0                          ; 1                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitHighRecv    ; 1                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |neptuno_top|substitute_mcu:controller|simple_uart:\genuart:myuart|rxstate ;
+---------------+--------------+--------------+---------------+------------------------------+
; Name          ; rxstate.stop ; rxstate.bits ; rxstate.start ; rxstate.idle                 ;
+---------------+--------------+--------------+---------------+------------------------------+
; rxstate.idle  ; 0            ; 0            ; 0             ; 0                            ;
; rxstate.start ; 0            ; 0            ; 1             ; 1                            ;
; rxstate.bits  ; 0            ; 1            ; 0             ; 1                            ;
; rxstate.stop  ; 1            ; 0            ; 0             ; 1                            ;
+---------------+--------------+--------------+---------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|state                                        ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+
; Name         ; state.PAUSE ; state.READ3 ; state.READ2 ; state.READ1 ; state.WRITE3 ; state.WRITE2 ; state.WRITE1 ; state.INIT ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+
; state.INIT   ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0          ;
; state.WRITE1 ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 1          ;
; state.WRITE2 ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 1          ;
; state.WRITE3 ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 1          ;
; state.READ1  ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 1          ;
; state.READ2  ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 1          ;
; state.READ3  ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1          ;
; state.PAUSE  ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1          ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|state                                       ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+
; Name         ; state.PAUSE ; state.READ3 ; state.READ2 ; state.READ1 ; state.WRITE3 ; state.WRITE2 ; state.WRITE1 ; state.INIT ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+
; state.INIT   ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0          ;
; state.WRITE1 ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 1          ;
; state.WRITE2 ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 1          ;
; state.WRITE3 ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 1          ;
; state.READ1  ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 1          ;
; state.READ2  ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 1          ;
; state.READ3  ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1          ;
; state.PAUSE  ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1          ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|state                                       ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+
; Name         ; state.PAUSE ; state.READ3 ; state.READ2 ; state.READ1 ; state.WRITE3 ; state.WRITE2 ; state.WRITE1 ; state.INIT ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+
; state.INIT   ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0          ;
; state.WRITE1 ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 1          ;
; state.WRITE2 ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 1          ;
; state.WRITE3 ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 1          ;
; state.READ1  ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 1          ;
; state.READ2  ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 1          ;
; state.READ3  ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1          ;
; state.PAUSE  ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1          ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|state                                        ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+
; Name         ; state.PAUSE ; state.READ3 ; state.READ2 ; state.READ1 ; state.WRITE3 ; state.WRITE2 ; state.WRITE1 ; state.INIT ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+
; state.INIT   ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0          ;
; state.WRITE1 ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 1          ;
; state.WRITE2 ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 1          ;
; state.WRITE3 ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 1          ;
; state.READ1  ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 1          ;
; state.READ2  ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 1          ;
; state.READ3  ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1          ;
; state.PAUSE  ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1          ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|state                                         ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+
; Name         ; state.PAUSE ; state.READ3 ; state.READ2 ; state.READ1 ; state.WRITE3 ; state.WRITE2 ; state.WRITE1 ; state.INIT ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+
; state.INIT   ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0          ;
; state.WRITE1 ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 1          ;
; state.WRITE2 ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 1          ;
; state.WRITE3 ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 1          ;
; state.READ1  ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 1          ;
; state.READ2  ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 1          ;
; state.READ3  ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1          ;
; state.PAUSE  ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1          ;
+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; substitute_mcu:controller|soft_reset_n                                                                                         ; Stuck at VCC due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:reset_wr[0,1]                  ; Stuck at VCC due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\readlogic:reset_rd[0,1]                   ; Stuck at VCC due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\writelogic:reset_wr[0,1]                    ; Stuck at VCC due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:reset_rd[0,1]                     ; Stuck at VCC due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[0][3]                                                             ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[1][3]                                                             ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[1][2]                                                             ; Stuck at VCC due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[1][22]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[1][21]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[1][20]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[1][19]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[1][18]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[1][17]                                                            ; Stuck at VCC due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[2][3]                                                             ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[2][1]                                                             ; Stuck at VCC due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[2][22]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[2][21]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[2][20]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[2][19]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[2][18]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[2][17]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[2][16]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[3][3]                                                             ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[3][2]                                                             ; Stuck at VCC due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[3][0]                                                             ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[3][22]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[3][21]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[3][20]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[3][19]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[3][18]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[3][17]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[3][16]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras1_port[3]                                                               ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras2_port[3]                                                               ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas1_port[3]                                                               ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas2_port[3]                                                               ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|mask1_port[3]                                                              ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync                                    ; Stuck at VCC due to stuck port data_in                                                                               ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_y[0..13]                                                      ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|g_y[0..8]                                                       ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_y[0..13]                                                      ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_r[11,12]                                                      ; Stuck at GND due to stuck port clock_enable                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_b[0..13]                                                      ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_b[0..8]                                                       ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|g_b[0..13]                                                      ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_r[9,10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|g_r[0..13]                                                      ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|cofi:cofi|green_out[0]                                                               ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[7,8]                                                        ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|cofi:cofi|red_out[0]                                                                 ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[0..6]                                                       ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_r[2..8,13]                                                    ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|cofi:cofi|blue_out[0]                                                                ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_r[0,1]                                                        ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|cofi:cofi|red_last[1..5]                                                             ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|cofi:cofi|blue_last[1..5]                                                            ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|cofi:cofi|green_last[1..5]                                                           ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|cofi:cofi|hblank_out                                                                 ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|h_osd_start[10]                                                              ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[10]                                                              ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|r_out[0]                                                     ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_buffer_out[12]                                            ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_bypass_out[12]                                            ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|g_out[0]                                                     ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_buffer_out[6]                                             ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_bypass_out[6]                                             ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|b_out[0]                                                     ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_buffer_out[0]                                             ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_bypass_out[0]                                             ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_buffer_out[1..5,7..11,13..17]                             ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|b[2]                                                                                        ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|g[2]                                                                                        ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|r[2]                                                                                        ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|hm_v[2]                                                                                     ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|scanline                                                     ; Stuck at GND due to stuck port clock_enable                                                                          ;
; sdramtest_top:guest|user_io:user_io|serial_out_wptr[0..5]                                                                      ; Stuck at GND due to stuck port clock                                                                                 ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|mask2_port[3]                                                              ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|latch1_port[3]                                                             ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|latch2_port[3]                                                             ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_out                                                          ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_d                                                            ; Lost fanout                                                                                                          ;
; audio_top:audio_i2s|dac_if:dac|sreg[0..14]                                                                                     ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:cyclelfsr|saved[0..14]                                               ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:cyclelfsr|saved[0..13]                                              ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:cyclelfsr|saved[0..12]                                              ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr|saved[0..11]                                               ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:cyclelfsr|saved[0..10]                                                ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|line_toggle                                                  ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[0..9]                                                ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|hsD~reg1                                                     ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|vsD                                                          ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|hs_rise[0..9]                                                ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|hcnt[0..9]                                                   ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|hs_max[0..9]                                                 ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|hsD                                                          ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|user_io:user_io|SPI_MISO~en                                                                                ; Lost fanout                                                                                                          ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_thread                                                                      ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|user_io:user_io|spi_transmitter.sd_lba_r[0..31]                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|user_io:user_io|spi_transmitter.drive_sel_r[0,1]                                                           ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|user_io:user_io|spi_transmitter.ps2_mouse_rx_strobeD                                                       ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|user_io:user_io|spi_transmitter.ps2_kbd_rx_strobeD                                                         ; Stuck at GND due to stuck port data_in                                                                               ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[4]                                                                    ; Merged with substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_gpr                                      ;
; substitute_mcu:controller|interrupt_controller:intcontroller|pending[2]                                                        ; Merged with substitute_mcu:controller|interrupt_controller:intcontroller|pending[0]                                  ;
; substitute_mcu:controller|interrupt_controller:intcontroller|pending[3]                                                        ; Merged with substitute_mcu:controller|interrupt_controller:intcontroller|pending[1]                                  ;
; substitute_mcu:controller|io_ps2_com:mykeyboard|ena                                                                            ; Merged with substitute_mcu:controller|io_ps2_com:mymouse|ena                                                         ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][9]                                                                  ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][12]                                                                 ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][14]                                                                 ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][13]                                                                 ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][11]                                                                 ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][10]                                                                 ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][8]                                                                  ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][11]                                                                 ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][8]                                                                  ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][14]                                                                 ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][9]                                                                  ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][10]                                                                 ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][13]                                                                 ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][15]                                           ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][12]                                                                 ; Merged with sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][15]                                           ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|outptr_gray[3]                             ; Merged with sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\readlogic:outptr[3] ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|inptr_gray[3]                                ; Merged with sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\writelogic:inptr[3]   ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[0][0]                                                             ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[0][1]                                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][7]                                                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][15]                                    ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][6]                                                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][14]                                    ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][5]                                                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][13]                                    ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][4]                                                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][12]                                    ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][3]                                                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][11]                                    ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][2]                                                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][10]                                    ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][1]                                                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][9]                                     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][0]                                                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[1][8]                                     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[1][0]                                                             ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[1][1]                                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankdqm[2][0]                                                              ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankdqm[2][1]                                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[2][0]                                                             ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[2][2]                                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankdqm[3][0]                                                              ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankdqm[3][1]                                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas_addr[11]                                                               ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas_addr[12]                                         ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|cycle_next                                                                ; Merged with sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr_restore                                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|cycle_next                                                               ; Merged with sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr_restore                                       ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|cycle_next                                                               ; Merged with sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr_restore                                       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|cycle_next                                                                ; Merged with sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr_restore                                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|cycle_next                                                                 ; Merged with sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr_restore                                         ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|last_hs_in                                                   ; Merged with sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|hs_sd                                  ;
; substitute_mcu:controller|interrupt_controller:intcontroller|status[2]                                                         ; Merged with substitute_mcu:controller|interrupt_controller:intcontroller|status[0]                                   ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[3]                               ; Merged with sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]   ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.m_write_gpr                                                            ; Merged with substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[4]                                              ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[16]                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[16]     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[15]                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[15]     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[10]                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[10]     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[9]                            ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[9]      ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[7]                            ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[7]      ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[4]                            ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[4]      ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[3]                            ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[3]      ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[1]                            ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[1]      ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[19]                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[19]     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[18]                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[18]     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[17]                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[17]     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[14]                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[14]     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[13]                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[13]     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[12]                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[12]     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[11]                           ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[11]     ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[8]                            ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[8]      ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[6]                            ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[6]      ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[5]                            ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[5]      ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[2]                            ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[2]      ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3|refresh_count[0]                            ; Merged with sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|refresh_count[0]      ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[3]                              ; Merged with sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[3] ;
; sdramtest_top:guest|sdramtest:test|heatmap[25][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[26][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[27][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[28][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[29][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[30][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[31][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[72][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[73][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[74][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[75][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[76][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[77][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[78][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[79][6]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][6]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[25][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[26][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[27][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[28][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[29][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[30][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[31][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[72][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[73][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[74][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[75][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[76][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[77][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[78][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[79][3]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][3]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[25][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[26][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[27][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[28][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[29][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[30][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[31][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[72][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[73][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[74][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[75][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[76][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[77][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[78][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[79][7]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][7]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[25][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[26][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[27][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[28][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[29][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[30][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[31][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[72][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[73][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[74][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[75][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[76][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[77][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[78][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[79][4]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][4]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[25][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[26][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[27][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[28][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[29][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[30][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[31][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[72][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[73][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[74][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[75][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[76][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[77][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[78][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[79][5]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][5]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[25][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[26][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[27][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[28][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[29][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[30][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[31][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[72][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[73][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[74][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[75][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[76][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[77][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[78][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[79][0]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][0]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[25][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[26][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[27][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[28][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[29][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[30][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[31][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[72][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[73][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[74][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[75][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[76][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[77][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[78][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[79][1]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][1]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[25][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[26][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[27][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[28][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[29][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[30][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[31][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[72][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[73][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[74][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[75][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[76][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[77][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[78][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[79][2]                                                                              ; Merged with sdramtest_top:guest|sdramtest:test|heatmap[24][2]                                                        ;
; substitute_mcu:controller|interrupt_controller:intcontroller|pending[0]                                                        ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][15]                                                                 ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][15]                                                                 ; Stuck at GND due to stuck port data_in                                                                               ;
; substitute_mcu:controller|interrupt_controller:intcontroller|status[0]                                                         ; Stuck at GND due to stuck port data_in                                                                               ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxd_sync2                                                                ; Stuck at GND due to stuck port data_in                                                                               ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxd_sync                                                                 ; Stuck at GND due to stuck port data_in                                                                               ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxint                                                                    ; Stuck at GND due to stuck port data_in                                                                               ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxdata[0..7]                                                             ; Stuck at GND due to stuck port clock_enable                                                                          ;
; substitute_mcu:controller|io_ps2_com:mymouse|ena                                                                               ; Merged with substitute_mcu:controller|reset_counter[0]                                                               ;
; audio_top:audio_i2s|tcount[0]                                                                                                  ; Merged with joydecoder:joy|clkdivider[0]                                                                             ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|txbuffer[17]                                                             ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas_addr[12]                                                               ; Stuck at GND due to stuck port data_in                                                                               ;
; substitute_mcu:controller|ser_rxrecv                                                                                           ; Stuck at GND due to stuck port data_in                                                                               ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|state~12                                                                  ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|state~13                                                                  ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|state~14                                                                  ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|state~15                                                                  ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|state~12                                                                 ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|state~13                                                                 ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|state~14                                                                 ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|state~15                                                                 ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|state~12                                                                 ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|state~13                                                                 ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|state~14                                                                 ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|state~15                                                                 ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|state~12                                                                  ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|state~13                                                                  ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|state~14                                                                  ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|state~15                                                                  ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|state~12                                                                   ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|state~13                                                                   ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|state~14                                                                   ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|state~15                                                                   ; Lost fanout                                                                                                          ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxclock                                                                  ; Lost fanout                                                                                                          ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[0]                                                              ; Lost fanout                                                                                                          ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[0..15]                                                         ; Lost fanout                                                                                                          ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[1..8]                                                           ; Lost fanout                                                                                                          ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxstate.idle                                                             ; Lost fanout                                                                                                          ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxstate.start                                                            ; Lost fanout                                                                                                          ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxstate.bits                                                             ; Lost fanout                                                                                                          ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxstate.stop                                                             ; Lost fanout                                                                                                          ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_FETCH2 ; Stuck at GND due to stuck port data_in                                                                               ;
; joydecoder:joy|clkdivider[1]                                                                                                   ; Merged with audio_top:audio_i2s|tcount[1]                                                                            ;
; joydecoder:joy|clkdivider[2]                                                                                                   ; Merged with audio_top:audio_i2s|tcount[2]                                                                            ;
; joydecoder:joy|clkdivider[3]                                                                                                   ; Merged with audio_top:audio_i2s|tcount[3]                                                                            ;
; audio_top:audio_i2s|tcount[10..19]                                                                                             ; Lost fanout                                                                                                          ;
; substitute_mcu:controller|spi_counter[7,8]                                                                                     ; Lost fanout                                                                                                          ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refreshwindow[2]                                                           ; Stuck at GND due to stuck port data_in                                                                               ;
; Total Number of Removed Registers = 648                                                                                        ;                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                      ;
+-------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxd_sync2                                             ; Stuck at GND                   ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxd_sync,                                             ;
;                                                                                                             ; due to stuck port data_in      ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxint,                                                ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxdata[7],                                            ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxdata[6],                                            ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxdata[5],                                            ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxdata[4],                                            ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxdata[3],                                            ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxdata[2],                                            ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxdata[1],                                            ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxdata[0],                                            ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[0],                                          ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[0],                                         ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[1],                                          ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[2],                                          ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[3],                                          ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[4],                                          ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[5],                                          ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[6],                                          ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[7],                                          ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[8],                                          ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxstate.start,                                        ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxstate.bits,                                         ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxstate.stop                                          ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|rxclock                                               ; Lost Fanouts                   ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[1],                                         ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[2],                                         ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[3],                                         ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[4],                                         ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[5],                                         ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[6],                                         ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[7],                                         ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[8],                                         ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[9],                                         ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[10],                                        ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[11],                                        ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[12],                                        ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[13],                                        ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[14],                                        ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[15],                                        ;
;                                                                                                             ;                                ; substitute_mcu:controller|simple_uart:\genuart:myuart|rxstate.idle                                          ;
; audio_top:audio_i2s|dac_if:dac|sreg[0]                                                                      ; Stuck at GND                   ; audio_top:audio_i2s|dac_if:dac|sreg[1], audio_top:audio_i2s|dac_if:dac|sreg[2],                             ;
;                                                                                                             ; due to stuck port data_in      ; audio_top:audio_i2s|dac_if:dac|sreg[3], audio_top:audio_i2s|dac_if:dac|sreg[4],                             ;
;                                                                                                             ;                                ; audio_top:audio_i2s|dac_if:dac|sreg[5], audio_top:audio_i2s|dac_if:dac|sreg[6],                             ;
;                                                                                                             ;                                ; audio_top:audio_i2s|dac_if:dac|sreg[7], audio_top:audio_i2s|dac_if:dac|sreg[8],                             ;
;                                                                                                             ;                                ; audio_top:audio_i2s|dac_if:dac|sreg[9], audio_top:audio_i2s|dac_if:dac|sreg[10],                            ;
;                                                                                                             ;                                ; audio_top:audio_i2s|dac_if:dac|sreg[11], audio_top:audio_i2s|dac_if:dac|sreg[12],                           ;
;                                                                                                             ;                                ; audio_top:audio_i2s|dac_if:dac|sreg[13], audio_top:audio_i2s|dac_if:dac|sreg[14]                            ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[8]                                       ; Lost Fanouts                   ; sdramtest_top:guest|mist_video:mist_video|cofi:cofi|red_out[0],                                             ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|r_out[0],                                 ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_buffer_out[12],                        ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_bypass_out[12],                        ;
;                                                                                                             ;                                ; sdramtest_top:guest|sdramtest:test|b[2], sdramtest_top:guest|sdramtest:test|g[2],                           ;
;                                                                                                             ;                                ; sdramtest_top:guest|sdramtest:test|r[2],                                                                    ;
;                                                                                                             ;                                ; sdramtest_top:guest|sdramtest:test|hm_v[2]                                                                  ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|g_y[8]                                       ; Lost Fanouts                   ; sdramtest_top:guest|mist_video:mist_video|cofi:cofi|green_out[0],                                           ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|cofi:cofi|hblank_out,                                             ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|g_out[0],                                 ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_buffer_out[6],                         ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_bypass_out[6]                          ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_r[12]                                      ; Stuck at GND                   ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|g_r[13],                                     ;
;                                                                                                             ; due to stuck port clock_enable ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|g_r[12],                                     ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|g_r[11],                                     ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|g_r[10],                                     ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|g_r[9]                                       ;
; substitute_mcu:controller|soft_reset_n                                                                      ; Stuck at VCC                   ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_thread,                                                  ;
;                                                                                                             ; due to stuck port data_in      ; substitute_mcu:controller|interrupt_controller:intcontroller|pending[0],                                    ;
;                                                                                                             ;                                ; substitute_mcu:controller|interrupt_controller:intcontroller|status[0],                                     ;
;                                                                                                             ;                                ; substitute_mcu:controller|ser_rxrecv                                                                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankport[0][3]                                          ; Stuck at GND                   ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras1_port[3],                                           ;
;                                                                                                             ; due to stuck port data_in      ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras2_port[3],                                           ;
;                                                                                                             ;                                ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas1_port[3],                                           ;
;                                                                                                             ;                                ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas_addr[12]                                            ;
; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync                 ; Stuck at VCC                   ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|latch1_port[3],                                         ;
;                                                                                                             ; due to stuck port data_in      ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|latch2_port[3],                                         ;
;                                                                                                             ;                                ; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][15],                                             ;
;                                                                                                             ;                                ; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][15]                                              ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_b[8]                                       ; Lost Fanouts                   ; sdramtest_top:guest|mist_video:mist_video|cofi:cofi|blue_out[0],                                            ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|b_out[0],                                 ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_buffer_out[0],                         ;
;                                                                                                             ;                                ; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_bypass_out[0]                          ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas2_port[3]                                            ; Stuck at GND                   ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|mask1_port[3],                                          ;
;                                                                                                             ; due to stuck port data_in      ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|mask2_port[3]                                           ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:reset_wr[0] ; Stuck at VCC                   ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:reset_wr[1] ;
;                                                                                                             ; due to stuck port data_in      ;                                                                                                             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\readlogic:reset_rd[0]  ; Stuck at VCC                   ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\readlogic:reset_rd[1]  ;
;                                                                                                             ; due to stuck port data_in      ;                                                                                                             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\writelogic:reset_wr[0]   ; Stuck at VCC                   ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\writelogic:reset_wr[1]   ;
;                                                                                                             ; due to stuck port data_in      ;                                                                                                             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:reset_rd[0]    ; Stuck at VCC                   ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:reset_rd[1]    ;
;                                                                                                             ; due to stuck port data_in      ;                                                                                                             ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_out                                       ; Lost Fanouts                   ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_d                                         ;
+-------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4082  ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 939   ;
; Number of registers using Asynchronous Clear ; 1184  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3353  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                            ;
+-------------------------------------------------------------------------------+---------+
; Inverted Register                                                             ; Fan out ;
+-------------------------------------------------------------------------------+---------+
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|reset[2]                  ; 6       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|reset[3]                  ; 6       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|reset[4]                  ; 8       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|reset[1]                  ; 6       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_cmd[3]                 ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_cmd[0]                 ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_cmd[1]                 ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_cmd[2]                 ; 1       ;
; substitute_mcu:controller|spi_cs_int                                          ; 3       ;
; substitute_mcu:controller|spi_controller:spi|sck                              ; 95      ;
; substitute_mcu:controller|spi_controller:spi|mosi                             ; 8       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|ir[0]             ; 6       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|ir[1]             ; 38      ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[2][4]            ; 4       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[3][4]            ; 4       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[1][4]            ; 4       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|init                      ; 63      ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|reset[0]                  ; 9       ;
; substitute_mcu:controller|spi_controller:spi|sd_shift[7]                      ; 2       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[2][3]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[2][2]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[2][1]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[2][0]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[3][3]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[3][2]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[3][1]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[3][0]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[0][2]            ; 2       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[0][1]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[0][0]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[1][3]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[1][2]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[1][1]            ; 1       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[1][0]            ; 1       ;
; substitute_mcu:controller|reset_counter[15]                                   ; 2       ;
; substitute_mcu:controller|reset_counter[14]                                   ; 2       ;
; substitute_mcu:controller|reset_counter[13]                                   ; 2       ;
; substitute_mcu:controller|reset_counter[12]                                   ; 2       ;
; substitute_mcu:controller|reset_counter[11]                                   ; 2       ;
; substitute_mcu:controller|reset_counter[10]                                   ; 2       ;
; substitute_mcu:controller|reset_counter[9]                                    ; 2       ;
; substitute_mcu:controller|reset_counter[8]                                    ; 2       ;
; substitute_mcu:controller|reset_counter[7]                                    ; 2       ;
; substitute_mcu:controller|reset_counter[6]                                    ; 2       ;
; substitute_mcu:controller|reset_counter[5]                                    ; 2       ;
; substitute_mcu:controller|reset_counter[4]                                    ; 2       ;
; substitute_mcu:controller|reset_counter[3]                                    ; 2       ;
; substitute_mcu:controller|reset_counter[2]                                    ; 2       ;
; substitute_mcu:controller|reset_counter[1]                                    ; 2       ;
; substitute_mcu:controller|reset_counter[0]                                    ; 63      ;
; substitute_mcu:controller|spi_controller:spi|sd_shift[6]                      ; 2       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[10]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr|shift[10]  ; 3       ;
; substitute_mcu:controller|conf_data0                                          ; 25      ;
; sdramtest_top:guest|sdramtest:test|jtag_idx[1]                                ; 31      ;
; sdramtest_top:guest|sdramtest:test|jtag_idx[0]                                ; 68      ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[11]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[10]   ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:addrlfsr|shift[10] ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr|shift[11]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|shift[10] ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[11]   ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:addrlfsr|shift[11] ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|shift[11] ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[14]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr|shift[14]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:addrlfsr|shift[14] ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[15]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[14]   ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr|shift[15]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|shift[14] ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr|shift[16]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[16]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[15]   ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[17]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[16]   ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[17]   ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[19]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[20]  ; 4       ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[19]   ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[20]   ; 3       ;
; sdramtest_top:guest|sdramtest:test|video_timings:vt|hb_internal               ; 24      ;
; sdramtest_top:guest|sdramtest:test|video_timings:vt|vb_internal               ; 16      ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.setpc                 ; 51      ;
; joydecoder:joy|joyswitches[13]                                                ; 2       ;
; joydecoder:joy|joyswitches[5]                                                 ; 2       ;
; substitute_mcu:controller|spi_controller:spi|sd_shift[1]                      ; 2       ;
; joydecoder:joy|joyswitches[12]                                                ; 2       ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|txready                 ; 2       ;
; joydecoder:joy|joyswitches[4]                                                 ; 2       ;
; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                      ; 3       ;
; substitute_mcu:controller|spi_controller:spi|sd_shift[5]                      ; 2       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|initctr[0]               ; 5       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr|shift[0]  ; 3       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr|shift[2]  ; 2       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr|shift[4]  ; 2       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr|shift[8]  ; 2       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr|shift[10] ; 2       ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr|shift[11] ; 2       ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[8]    ; 3       ;
; Total number of inverted registers = 203*                                     ;         ;
+-------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+
; Register Name                                                                                      ; Megafunction                                                                ; Type       ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+
; substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|q1_local[0..3][0..7]             ; substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|ram_rtl_0 ; RAM        ;
; substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|q1_local[0..3][0..7]             ; substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|ram_rtl_0 ; RAM        ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_buffer_addr[0..10]                           ; sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_buffer_rtl_0          ; RAM        ;
; sdramtest_top:guest|mist_video:mist_video|VGA_HS                                                   ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_out                              ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d                                ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|VGA_VS                                                   ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|vs_out                              ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|vs_d                                ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|VGA_R[1..5]                                              ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r[9..13]                            ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[9..13]                          ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|VGA_G[1..5]                                              ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|y[9..13]                            ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|g_y[9..13]                          ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|VGA_B[1..5]                                              ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b[9..13]                            ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_b[9..13]                          ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|r_out[1..5]                      ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_bypass_out[1..5,7..11,13..17] ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|sdramtest:test|r[3..7]                                                         ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|g_out[1..5]                      ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|sdramtest:test|g[3..7]                                                         ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|b_out[1..5]                      ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
; sdramtest_top:guest|sdramtest:test|b[3..7]                                                         ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0   ; SHIFT_TAPS ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas_addr[6]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|bp[1]                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|fetch_addr[30] ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|fetch_addr[27] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|simple_uart:\genuart:myuart|rxcounter[15]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankstate[0]                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[0][22]                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[0][15]                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                                                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[6]                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr|shift[1]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|user_io:user_io|cmd_block.abyte_cnt[1]                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|jtag_idx[3]                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr|shift[12]                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|shift[5]                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[5]                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[5]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|aramsync_ctr[3]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|romsync_ctr[3]                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refreshwindow[2]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|simple_uart:\genuart:myuart|txbuffer[14]                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|simple_uart:\genuart:myuart|txcounter[7]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|osd:osd|bcnt[1]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|osd:osd|bcnt[8]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[0][6]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[1][1]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[2][3]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[3][1]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[4][6]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[5][1]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[6][3]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[7][1]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[8][2]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[9][3]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[10][6]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[11][1]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[12][1]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[13][6]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[14][2]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[15][0]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[16][0]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[17][4]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[18][0]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[19][1]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[20][6]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[21][1]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[22][2]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[23][7]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[32][7]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[33][4]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[34][3]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[35][5]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[36][0]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[37][6]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[38][0]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[39][4]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[40][6]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[41][0]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[42][3]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[43][5]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[44][5]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[45][1]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[46][6]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[47][3]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[48][2]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[49][6]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[50][5]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[51][6]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[52][2]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[53][7]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[54][6]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[55][2]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[56][5]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[57][4]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[58][5]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[59][3]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[60][5]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[61][3]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[62][6]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[63][1]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[64][4]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[65][5]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[66][2]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[67][5]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[68][0]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[69][2]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[70][3]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|heatmap[71][2]                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|ser_txgo                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|mousesendbyte[3]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|kbdsendbyte[2]                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|io_ps2_com:mymouse|clkFilterCnt[0]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|to_cpu[4]                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[3]            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.tmp[20]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankdqm[0][1]                                                          ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[18]                                                             ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|result[24]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras_ba[0]                                                              ;
; 5:1                ; 25 bits   ; 75 LEs        ; 50 LEs               ; 25 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras_wrdata[4]                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[11]                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_dqm[0]                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_c                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|simple_uart:\genuart:myuart|rxbuffer[5]                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras_wr                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[10]                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[3]                                                             ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|shift[26]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|shift[1]                                                       ;
; 16:1               ; 32 bits   ; 320 LEs       ; 128 LEs              ; 192 LEs                ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[8]                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|io_ps2_com:mymouse|bitCount[3]                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[0]                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[30]       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[17]       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[13]       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[1]        ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|io_ps2_com:mymouse|waitCount[12]                                                                 ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|io_ps2_com:mykeyboard|waitCount[9]                                                               ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q2[5]                                              ;
; 128:1              ; 5 bits    ; 425 LEs       ; 220 LEs              ; 205 LEs                ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|hm_v[5]                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|host_to_spi[4]                                                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_BA[1]                                                            ;
; 10:1               ; 26 bits   ; 156 LEs       ; 52 LEs               ; 104 LEs                ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q2[9]                                              ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[3]                                                         ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|cycle_counter[14]                                                     ;
; 7:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|cycle_counter[3]                                                     ;
; 7:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|cycle_counter[0]                                                     ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|cycle_counter[6]                                                      ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|cycle_counter[6]                                                       ;
; 66:1               ; 2 bits    ; 88 LEs        ; 12 LEs               ; 76 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|from_mem[0]                                                                                      ;
; 65:1               ; 2 bits    ; 86 LEs        ; 8 LEs                ; 78 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|from_mem[7]                                                                                      ;
; 65:1               ; 3 bits    ; 129 LEs       ; 15 LEs               ; 114 LEs                ; Yes        ; |neptuno_top|substitute_mcu:controller|from_mem[3]                                                                                      ;
; 64:1               ; 17 bits   ; 714 LEs       ; 34 LEs               ; 680 LEs                ; Yes        ; |neptuno_top|substitute_mcu:controller|from_mem[29]                                                                                     ;
; 64:1               ; 2 bits    ; 84 LEs        ; 6 LEs                ; 78 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|from_mem[13]                                                                                     ;
; 64:1               ; 2 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|from_mem[11]                                                                                     ;
; 7:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_addr_r[8]  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[3] ;
; 30:1               ; 16 bits   ; 320 LEs       ; 112 LEs              ; 208 LEs                ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|jtag_d[31]                                                                              ;
; 258:1              ; 3 bits    ; 516 LEs       ; 9 LEs                ; 507 LEs                ; Yes        ; |neptuno_top|sdramtest_top:guest|user_io:user_io|spi_byte_out[3]                                                                        ;
; 37:1               ; 8 bits    ; 192 LEs       ; 72 LEs               ; 120 LEs                ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|jtag_d[9]                                                                               ;
; 37:1               ; 8 bits    ; 192 LEs       ; 80 LEs               ; 112 LEs                ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|jtag_d[0]                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |neptuno_top|substitute_mcu:controller|spi_controller:spi|sd_shift[3]                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr|shift[2]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|jtag_idx[0]                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:addrlfsr|shift[8]                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|shift[4]                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[8]                                                ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[2]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_cmd[3]                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[1][0]                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[3][3]                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[2][0]                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[0][1]                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|Mux6           ;
; 8:1                ; 30 bits   ; 150 LEs       ; 150 LEs              ; 0 LEs                  ; No         ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|Mux22                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|Selector38     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|Mux0                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |neptuno_top|substitute_mcu:controller|simple_uart:\genuart:myuart|Selector1                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |neptuno_top|substitute_mcu:controller|simple_uart:\genuart:myuart|Selector0                                                            ;
; 9:1                ; 31 bits   ; 186 LEs       ; 62 LEs               ; 124 LEs                ; No         ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|Mux23                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|Selector18                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|Selector23                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|Selector16                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|Selector21                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|Selector14                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for sdramtest_top:guest|user_io:user_io       ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[0] ;
+------------------------------+-------+------+--------------------+


+----------------------------------------------------------------------------+
; Source assignments for sdramtest_top:guest|mist_video:mist_video|cofi:cofi ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0|altsyncram_dee1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0|altsyncram_eee1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest ;
+----------------+-------------------------+-----------------------+
; Parameter Name ; Value                   ; Type                  ;
+----------------+-------------------------+-----------------------+
; CONF_STR       ; SDRAM;;T0,Reset;V231219 ; String                ;
+----------------+-------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|user_io:user_io ;
+-------------------+-------+------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                 ;
+-------------------+-------+------------------------------------------------------+
; STRLEN            ; 23    ; Signed Integer                                       ;
; PS2DIV            ; 100   ; Signed Integer                                       ;
; ROM_DIRECT_UPLOAD ; 0     ; Signed Integer                                       ;
; SD_IMAGES         ; 2     ; Signed Integer                                       ;
; PS2BIDIR          ; 0     ; Signed Integer                                       ;
; FEATURES          ; 0     ; Signed Integer                                       ;
+-------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|mist_video:mist_video ;
+----------------+------------+----------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                     ;
+----------------+------------+----------------------------------------------------------+
; OSD_COLOR      ; 101        ; Unsigned Binary                                          ;
; OSD_X_OFFSET   ; 0000000000 ; Unsigned Binary                                          ;
; OSD_Y_OFFSET   ; 0000000000 ; Unsigned Binary                                          ;
; SD_HCNT_WIDTH  ; 10         ; Signed Integer                                           ;
; COLOR_DEPTH    ; 6          ; Signed Integer                                           ;
; OSD_AUTO_CE    ; 0          ; Signed Integer                                           ;
; SYNC_AND       ; 0          ; Unsigned Binary                                          ;
+----------------+------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; HCNT_WIDTH     ; 10    ; Signed Integer                                                                        ;
; COLOR_DEPTH    ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|mist_video:mist_video|osd:osd ;
+----------------+------------+------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                             ;
+----------------+------------+------------------------------------------------------------------+
; OSD_X_OFFSET   ; 0000000000 ; Unsigned Binary                                                  ;
; OSD_Y_OFFSET   ; 0000000000 ; Unsigned Binary                                                  ;
; OSD_COLOR      ; 101        ; Unsigned Binary                                                  ;
; OSD_AUTO_CE    ; 0          ; Signed Integer                                                   ;
+----------------+------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|mist_video:mist_video|cofi:cofi ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; VIDEO_DEPTH    ; 6     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------------------------+
; Parameter Name                ; Value                 ; Type                                     ;
+-------------------------------+-----------------------+------------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION       ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                  ;
; LOCK_HIGH                     ; 1                     ; Untyped                                  ;
; LOCK_LOW                      ; 1                     ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                  ;
; SKIP_VCO                      ; OFF                   ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                  ;
; BANDWIDTH                     ; 0                     ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer                           ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer                           ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer                           ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                           ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; -1500                 ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                           ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                           ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                  ;
; VCO_MIN                       ; 0                     ; Untyped                                  ;
; VCO_MAX                       ; 0                     ; Untyped                                  ;
; VCO_CENTER                    ; 0                     ; Untyped                                  ;
; PFD_MIN                       ; 0                     ; Untyped                                  ;
; PFD_MAX                       ; 0                     ; Untyped                                  ;
; M_INITIAL                     ; 0                     ; Untyped                                  ;
; M                             ; 0                     ; Untyped                                  ;
; N                             ; 1                     ; Untyped                                  ;
; M2                            ; 1                     ; Untyped                                  ;
; N2                            ; 1                     ; Untyped                                  ;
; SS                            ; 1                     ; Untyped                                  ;
; C0_HIGH                       ; 0                     ; Untyped                                  ;
; C1_HIGH                       ; 0                     ; Untyped                                  ;
; C2_HIGH                       ; 0                     ; Untyped                                  ;
; C3_HIGH                       ; 0                     ; Untyped                                  ;
; C4_HIGH                       ; 0                     ; Untyped                                  ;
; C5_HIGH                       ; 0                     ; Untyped                                  ;
; C6_HIGH                       ; 0                     ; Untyped                                  ;
; C7_HIGH                       ; 0                     ; Untyped                                  ;
; C8_HIGH                       ; 0                     ; Untyped                                  ;
; C9_HIGH                       ; 0                     ; Untyped                                  ;
; C0_LOW                        ; 0                     ; Untyped                                  ;
; C1_LOW                        ; 0                     ; Untyped                                  ;
; C2_LOW                        ; 0                     ; Untyped                                  ;
; C3_LOW                        ; 0                     ; Untyped                                  ;
; C4_LOW                        ; 0                     ; Untyped                                  ;
; C5_LOW                        ; 0                     ; Untyped                                  ;
; C6_LOW                        ; 0                     ; Untyped                                  ;
; C7_LOW                        ; 0                     ; Untyped                                  ;
; C8_LOW                        ; 0                     ; Untyped                                  ;
; C9_LOW                        ; 0                     ; Untyped                                  ;
; C0_INITIAL                    ; 0                     ; Untyped                                  ;
; C1_INITIAL                    ; 0                     ; Untyped                                  ;
; C2_INITIAL                    ; 0                     ; Untyped                                  ;
; C3_INITIAL                    ; 0                     ; Untyped                                  ;
; C4_INITIAL                    ; 0                     ; Untyped                                  ;
; C5_INITIAL                    ; 0                     ; Untyped                                  ;
; C6_INITIAL                    ; 0                     ; Untyped                                  ;
; C7_INITIAL                    ; 0                     ; Untyped                                  ;
; C8_INITIAL                    ; 0                     ; Untyped                                  ;
; C9_INITIAL                    ; 0                     ; Untyped                                  ;
; C0_MODE                       ; BYPASS                ; Untyped                                  ;
; C1_MODE                       ; BYPASS                ; Untyped                                  ;
; C2_MODE                       ; BYPASS                ; Untyped                                  ;
; C3_MODE                       ; BYPASS                ; Untyped                                  ;
; C4_MODE                       ; BYPASS                ; Untyped                                  ;
; C5_MODE                       ; BYPASS                ; Untyped                                  ;
; C6_MODE                       ; BYPASS                ; Untyped                                  ;
; C7_MODE                       ; BYPASS                ; Untyped                                  ;
; C8_MODE                       ; BYPASS                ; Untyped                                  ;
; C9_MODE                       ; BYPASS                ; Untyped                                  ;
; C0_PH                         ; 0                     ; Untyped                                  ;
; C1_PH                         ; 0                     ; Untyped                                  ;
; C2_PH                         ; 0                     ; Untyped                                  ;
; C3_PH                         ; 0                     ; Untyped                                  ;
; C4_PH                         ; 0                     ; Untyped                                  ;
; C5_PH                         ; 0                     ; Untyped                                  ;
; C6_PH                         ; 0                     ; Untyped                                  ;
; C7_PH                         ; 0                     ; Untyped                                  ;
; C8_PH                         ; 0                     ; Untyped                                  ;
; C9_PH                         ; 0                     ; Untyped                                  ;
; L0_HIGH                       ; 1                     ; Untyped                                  ;
; L1_HIGH                       ; 1                     ; Untyped                                  ;
; G0_HIGH                       ; 1                     ; Untyped                                  ;
; G1_HIGH                       ; 1                     ; Untyped                                  ;
; G2_HIGH                       ; 1                     ; Untyped                                  ;
; G3_HIGH                       ; 1                     ; Untyped                                  ;
; E0_HIGH                       ; 1                     ; Untyped                                  ;
; E1_HIGH                       ; 1                     ; Untyped                                  ;
; E2_HIGH                       ; 1                     ; Untyped                                  ;
; E3_HIGH                       ; 1                     ; Untyped                                  ;
; L0_LOW                        ; 1                     ; Untyped                                  ;
; L1_LOW                        ; 1                     ; Untyped                                  ;
; G0_LOW                        ; 1                     ; Untyped                                  ;
; G1_LOW                        ; 1                     ; Untyped                                  ;
; G2_LOW                        ; 1                     ; Untyped                                  ;
; G3_LOW                        ; 1                     ; Untyped                                  ;
; E0_LOW                        ; 1                     ; Untyped                                  ;
; E1_LOW                        ; 1                     ; Untyped                                  ;
; E2_LOW                        ; 1                     ; Untyped                                  ;
; E3_LOW                        ; 1                     ; Untyped                                  ;
; L0_INITIAL                    ; 1                     ; Untyped                                  ;
; L1_INITIAL                    ; 1                     ; Untyped                                  ;
; G0_INITIAL                    ; 1                     ; Untyped                                  ;
; G1_INITIAL                    ; 1                     ; Untyped                                  ;
; G2_INITIAL                    ; 1                     ; Untyped                                  ;
; G3_INITIAL                    ; 1                     ; Untyped                                  ;
; E0_INITIAL                    ; 1                     ; Untyped                                  ;
; E1_INITIAL                    ; 1                     ; Untyped                                  ;
; E2_INITIAL                    ; 1                     ; Untyped                                  ;
; E3_INITIAL                    ; 1                     ; Untyped                                  ;
; L0_MODE                       ; BYPASS                ; Untyped                                  ;
; L1_MODE                       ; BYPASS                ; Untyped                                  ;
; G0_MODE                       ; BYPASS                ; Untyped                                  ;
; G1_MODE                       ; BYPASS                ; Untyped                                  ;
; G2_MODE                       ; BYPASS                ; Untyped                                  ;
; G3_MODE                       ; BYPASS                ; Untyped                                  ;
; E0_MODE                       ; BYPASS                ; Untyped                                  ;
; E1_MODE                       ; BYPASS                ; Untyped                                  ;
; E2_MODE                       ; BYPASS                ; Untyped                                  ;
; E3_MODE                       ; BYPASS                ; Untyped                                  ;
; L0_PH                         ; 0                     ; Untyped                                  ;
; L1_PH                         ; 0                     ; Untyped                                  ;
; G0_PH                         ; 0                     ; Untyped                                  ;
; G1_PH                         ; 0                     ; Untyped                                  ;
; G2_PH                         ; 0                     ; Untyped                                  ;
; G3_PH                         ; 0                     ; Untyped                                  ;
; E0_PH                         ; 0                     ; Untyped                                  ;
; E1_PH                         ; 0                     ; Untyped                                  ;
; E2_PH                         ; 0                     ; Untyped                                  ;
; E3_PH                         ; 0                     ; Untyped                                  ;
; M_PH                          ; 0                     ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                  ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                  ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                  ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                           ;
+-------------------------------+-----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test ;
+------------------+-------+------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                 ;
+------------------+-------+------------------------------------------------------+
; sysclk_frequency ; 1000  ; Signed Integer                                       ;
+------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:romport ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; addrwidth      ; 21    ; Signed Integer                                                          ;
; datawidth      ; 16    ; Signed Integer                                                          ;
; cyclewidth     ; 11    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:cyclelfsr ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                               ;
+----------------+-----------+------------------------------------------------------------------------------------+
; width          ; 11        ; Signed Integer                                                                     ;
; seed           ; 123456789 ; Signed Integer                                                                     ;
+----------------+-----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr ;
+----------------+-----------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                              ;
+----------------+-----------+-----------------------------------------------------------------------------------+
; width          ; 21        ; Signed Integer                                                                    ;
; seed           ; 123456789 ; Signed Integer                                                                    ;
+----------------+-----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr ;
+----------------+-----------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                              ;
+----------------+-----------+-----------------------------------------------------------------------------------+
; width          ; 16        ; Signed Integer                                                                    ;
; seed           ; 123456789 ; Signed Integer                                                                    ;
+----------------+-----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:wramport ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; addrwidth      ; 22    ; Signed Integer                                                           ;
; datawidth      ; 8     ; Signed Integer                                                           ;
; cyclewidth     ; 12    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; width          ; 12        ; Signed Integer                                                                      ;
; seed           ; 123456789 ; Signed Integer                                                                      ;
+----------------+-----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                               ;
+----------------+-----------+------------------------------------------------------------------------------------+
; width          ; 22        ; Signed Integer                                                                     ;
; seed           ; 123456789 ; Signed Integer                                                                     ;
+----------------+-----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:datalfsr ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                               ;
+----------------+-----------+------------------------------------------------------------------------------------+
; width          ; 8         ; Signed Integer                                                                     ;
; seed           ; 123456789 ; Signed Integer                                                                     ;
+----------------+-----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram0port ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; addrwidth      ; 15    ; Signed Integer                                                            ;
; datawidth      ; 16    ; Signed Integer                                                            ;
; cyclewidth     ; 13    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:cyclelfsr ;
+----------------+-----------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                 ;
+----------------+-----------+--------------------------------------------------------------------------------------+
; width          ; 13        ; Signed Integer                                                                       ;
; seed           ; 123456789 ; Signed Integer                                                                       ;
+----------------+-----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; width          ; 15        ; Signed Integer                                                                      ;
; seed           ; 123456789 ; Signed Integer                                                                      ;
+----------------+-----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; width          ; 16        ; Signed Integer                                                                      ;
; seed           ; 123456789 ; Signed Integer                                                                      ;
+----------------+-----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram1port ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; addrwidth      ; 15    ; Signed Integer                                                            ;
; datawidth      ; 16    ; Signed Integer                                                            ;
; cyclewidth     ; 14    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:cyclelfsr ;
+----------------+-----------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                 ;
+----------------+-----------+--------------------------------------------------------------------------------------+
; width          ; 14        ; Signed Integer                                                                       ;
; seed           ; 123456789 ; Signed Integer                                                                       ;
+----------------+-----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:addrlfsr ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; width          ; 15        ; Signed Integer                                                                      ;
; seed           ; 123456789 ; Signed Integer                                                                      ;
+----------------+-----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; width          ; 16        ; Signed Integer                                                                      ;
; seed           ; 123456789 ; Signed Integer                                                                      ;
+----------------+-----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:aramport ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; addrwidth      ; 17    ; Signed Integer                                                           ;
; datawidth      ; 8     ; Signed Integer                                                           ;
; cyclewidth     ; 15    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:cyclelfsr ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                ;
+----------------+-----------+-------------------------------------------------------------------------------------+
; width          ; 15        ; Signed Integer                                                                      ;
; seed           ; 123456789 ; Signed Integer                                                                      ;
+----------------+-----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                               ;
+----------------+-----------+------------------------------------------------------------------------------------+
; width          ; 17        ; Signed Integer                                                                     ;
; seed           ; 123456789 ; Signed Integer                                                                     ;
+----------------+-----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                               ;
+----------------+-----------+------------------------------------------------------------------------------------+
; width          ; 8         ; Signed Integer                                                                     ;
; seed           ; 123456789 ; Signed Integer                                                                     ;
+----------------+-----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; SDRAM_tCK      ; 10000 ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; tCK            ; 10000 ; Signed Integer                                                                                         ;
; tREF           ; 64    ; Signed Integer                                                                                         ;
; rowbits        ; 13    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; tCK            ; 10000 ; Signed Integer                                                                                         ;
; tREF           ; 64    ; Signed Integer                                                                                         ;
; rowbits        ; 7     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; tCK            ; 10000 ; Signed Integer                                                                                         ;
; tREF           ; 64    ; Signed Integer                                                                                         ;
; rowbits        ; 6     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; tCK            ; 10000 ; Signed Integer                                                                                         ;
; tREF           ; 64    ; Signed Integer                                                                                         ;
; rowbits        ; 6     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge ;
+----------------+----------------------------------+------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                 ;
+----------------+----------------------------------+------------------------------------------------------+
; id             ; 00000000000000000101010110101010 ; Unsigned Binary                                      ;
+----------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                                                                                  ;
+-------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; sld_auto_instance_index ; NO               ; String                                                                                                                                ;
; sld_instance_index      ; 0                ; Signed Integer                                                                                                                        ;
; sld_ir_width            ; 2                ; Signed Integer                                                                                                                        ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                                                                        ;
; sld_sim_action          ;                  ; String                                                                                                                                ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag ; String                                                                                                                                ;
; lpm_hint                ; UNUSED           ; String                                                                                                                                ;
+-------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                        ;
; depth          ; 4     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                          ;
; depth          ; 4     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramtest_top:guest|sdramtest:test|video_timings:vt ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; clkdivBits     ; 4     ; Signed Integer                                                          ;
; hFramingBits   ; 11    ; Signed Integer                                                          ;
; vFramingBits   ; 11    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: substitute_mcu:controller ;
+------------------+-------+---------------------------------------------+
; Parameter Name   ; Value ; Type                                        ;
+------------------+-------+---------------------------------------------+
; debug            ; false ; Enumerated                                  ;
; jtag_uart        ; false ; Enumerated                                  ;
; spirtc           ; false ; Enumerated                                  ;
; sysclk_frequency ; 500   ; Signed Integer                              ;
; spi_slowbit      ; 6     ; Signed Integer                              ;
; spi_fastbit      ; 2     ; Signed Integer                              ;
; spi_internalbit  ; 1     ; Signed Integer                              ;
; spi_externalclk  ; false ; Enumerated                                  ;
+------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: substitute_mcu:controller|simple_uart:\genuart:myuart ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; counter_bits   ; 16    ; Signed Integer                                                            ;
; enable_rx      ; true  ; Enumerated                                                                ;
; enable_tx      ; true  ; Enumerated                                                                ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: substitute_mcu:controller|io_ps2_com:mykeyboard ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; clockfilter    ; 15    ; Signed Integer                                                      ;
; ticksperusec   ; 50    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: substitute_mcu:controller|io_ps2_com:mymouse ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; clockfilter    ; 15    ; Signed Integer                                                   ;
; ticksperusec   ; 50    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: substitute_mcu:controller|interrupt_controller:intcontroller ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; max_int        ; 2     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; addr_width     ; 11    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: substitute_mcu:controller|eightthirtytwo_cpu:cpu ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; littleendian    ; true  ; Enumerated                                                          ;
; storealign      ; true  ; Enumerated                                                          ;
; interrupts      ; true  ; Enumerated                                                          ;
; multiplier      ; true  ; Enumerated                                                          ;
; prefetch        ; true  ; Enumerated                                                          ;
; dualthread      ; false ; Enumerated                                                          ;
; interruptthread ; 1     ; Signed Integer                                                      ;
; forwarding      ; true  ; Enumerated                                                          ;
; debug           ; false ; Enumerated                                                          ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; littleendian   ; true  ; Enumerated                                                                                                                      ;
; storealign     ; true  ; Enumerated                                                                                                                      ;
; dualthread     ; false ; Enumerated                                                                                                                      ;
; prefetch       ; true  ; Enumerated                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; multiplier     ; true  ; Enumerated                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_tee1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                                            ; Type                            ;
+------------------------------------+------------------------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT                                                      ; Untyped                         ;
; WIDTH_A                            ; 32                                                               ; Untyped                         ;
; WIDTHAD_A                          ; 10                                                               ; Untyped                         ;
; NUMWORDS_A                         ; 1024                                                             ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped                         ;
; WIDTH_B                            ; 1                                                                ; Untyped                         ;
; WIDTHAD_B                          ; 1                                                                ; Untyped                         ;
; NUMWORDS_B                         ; 1                                                                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                                           ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 4                                                                ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped                         ;
; BYTE_SIZE                          ; 8                                                                ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                         ;
; INIT_FILE                          ; db/SDRAMStressTest_neptuno.ram0_controller_rom2_f950ebce.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                     ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_dee1                                                  ; Untyped                         ;
+------------------------------------+------------------------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                                            ; Type                            ;
+------------------------------------+------------------------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT                                                      ; Untyped                         ;
; WIDTH_A                            ; 32                                                               ; Untyped                         ;
; WIDTHAD_A                          ; 11                                                               ; Untyped                         ;
; NUMWORDS_A                         ; 2048                                                             ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped                         ;
; WIDTH_B                            ; 1                                                                ; Untyped                         ;
; WIDTHAD_B                          ; 1                                                                ; Untyped                         ;
; NUMWORDS_B                         ; 1                                                                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                                           ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 4                                                                ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped                         ;
; BYTE_SIZE                          ; 8                                                                ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                         ;
; INIT_FILE                          ; db/SDRAMStressTest_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                     ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_eee1                                                  ; Untyped                         ;
+------------------------------------+------------------------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                           ;
; WIDTH_A                            ; 11                   ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 11                   ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_nee1      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                            ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                            ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_dle1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                   ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                ;
; WIDTH          ; 32             ; Untyped                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                ;
; CBXI_PARAMETER ; shift_taps_a6m ; Untyped                                                                                                ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                        ;
+-------------------------------+-----------------------------------------------------+
; Name                          ; Value                                               ;
+-------------------------------+-----------------------------------------------------+
; Number of entity instances    ; 1                                                   ;
; Entity Instance               ; sdramtest_top:guest|pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                     ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
+-------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                            ;
; Entity Instance                           ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 11                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 11                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                            ;
;     -- NUMWORDS_B                         ; 2048                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                       ;
; Entity Instance            ; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                       ;
;     -- TAP_DISTANCE        ; 3                                                                                       ;
;     -- WIDTH               ; 32                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                 ;
+---------------------------------------+----------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                  ;
+---------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                      ;
; Entity Instance                       ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 33                                                                                     ;
;     -- LPM_WIDTHB                     ; 33                                                                                     ;
;     -- LPM_WIDTHP                     ; 66                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                             ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; freeze        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; pc2           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; pc2_req       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; opcode2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; opcode2_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "substitute_mcu:controller|eightthirtytwo_cpu:cpu"                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[25..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_d      ; Input  ; Info     ; Stuck at GND                                                                        ;
; debug_q      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_req    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_wr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_ack    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "substitute_mcu:controller|controller_rom:rom" ;
+---------+-------+----------+---------------------------------------------+
; Port    ; Type  ; Severity ; Details                                     ;
+---------+-------+----------+---------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                ;
+---------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "substitute_mcu:controller|interrupt_controller:intcontroller" ;
+------------+-------+----------+----------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                  ;
+------------+-------+----------+----------------------------------------------------------+
; trigger[2] ; Input ; Info     ; Stuck at GND                                             ;
; trigger[0] ; Input ; Info     ; Stuck at GND                                             ;
+------------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "substitute_mcu:controller|io_ps2_com:mymouse"                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inidle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recvbyte[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "substitute_mcu:controller|io_ps2_com:mykeyboard"                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inidle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recvbyte[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "substitute_mcu:controller|simple_uart:\genuart:myuart"                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; rxready              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; txint                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_divisor[8..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clock_divisor[5..4]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clock_divisor[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divisor[3..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divisor[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divisor[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clock_divisor[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "substitute_mcu:controller"                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_srtc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_req    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_ack    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; joy1[7..6] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; joy2[7..6] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; joy3       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; joy4       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; buttons    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c64_keys   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; txd        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; intercept  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|video_timings:vt"                                                                                                         ;
+--------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity         ; Details                                                                                                                                      ;
+--------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; xpos[2..0]   ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clkdiv       ; Input  ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 4 elements in the same dimension                                      ;
; clkdiv[1..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                 ;
; clkdiv[3]    ; Input  ; Info             ; Stuck at GND                                                                                                                                 ;
; clkdiv[2]    ; Input  ; Info             ; Stuck at VCC                                                                                                                                 ;
; hblank_stb   ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ypos         ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; htotal       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; hbstart      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; hsstart      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; hsstop       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; vtotal       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; vbstart      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; vsstart      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; vsstop       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag" ;
+---------+-------+----------+------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag" ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag"        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; virtual_state_cir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_e1dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_e2dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_pdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge"                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[23..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; sync_en ; Input ; Info     ; Stuck at VCC                                       ;
+---------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:cyclelfsr" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; save    ; Input ; Info     ; Stuck at GND                                                       ;
; restore ; Input ; Info     ; Stuck at GND                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:aramport"                                                                                                                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; errbits ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:cyclelfsr" ;
+---------+-------+----------+---------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                             ;
+---------+-------+----------+---------------------------------------------------------------------+
; save    ; Input ; Info     ; Stuck at GND                                                        ;
; restore ; Input ; Info     ; Stuck at GND                                                        ;
+---------+-------+----------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:cyclelfsr" ;
+---------+-------+----------+---------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                             ;
+---------+-------+----------+---------------------------------------------------------------------+
; save    ; Input ; Info     ; Stuck at GND                                                        ;
; restore ; Input ; Info     ; Stuck at GND                                                        ;
+---------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; save    ; Input ; Info     ; Stuck at GND                                                       ;
; restore ; Input ; Info     ; Stuck at GND                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:wramport"                                                                                                                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; errbits ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:cyclelfsr" ;
+---------+-------+----------+-------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                           ;
+---------+-------+----------+-------------------------------------------------------------------+
; save    ; Input ; Info     ; Stuck at GND                                                      ;
; restore ; Input ; Info     ; Stuck at GND                                                      ;
+---------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|sdramtest:test"                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; r[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|pll:pll"                                                                                                                  ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr"                                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pixel_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pixel_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|mist_video:mist_video|cofi:cofi"                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; vblank     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; hblank_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vblank_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|mist_video:mist_video" ;
+---------------------+-------+----------+------------------------------+
; Port                ; Type  ; Severity ; Details                      ;
+---------------------+-------+----------+------------------------------+
; scanlines           ; Input ; Info     ; Stuck at GND                 ;
; ce_divider          ; Input ; Info     ; Stuck at GND                 ;
; scandoubler_disable ; Input ; Info     ; Stuck at VCC                 ;
; no_csync            ; Input ; Info     ; Stuck at VCC                 ;
; ypbpr               ; Input ; Info     ; Stuck at GND                 ;
; rotate              ; Input ; Info     ; Stuck at GND                 ;
; blend               ; Input ; Info     ; Stuck at GND                 ;
+---------------------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest|user_io:user_io"                                                                                                                        ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; conf_str[177..176]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[147..146]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[141..139]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[137..136]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[133..131]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[129..128]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[117..116]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[107..106]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[94..93]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[86..84]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[81..80]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[78..77]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[70..68]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[61..59]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[57..56]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[50..49]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[45..44]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[37..36]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[33..32]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[29..28]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[21..20]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[13..12]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[5..3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[179..178]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[173..171]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[169..167]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[163..162]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[160..159]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[157..153]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[149..148]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[143..142]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[135..134]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[121..118]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[115..110]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[105..103]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[99..98]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[96..95]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[92..91]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[83..82]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[76..75]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[65..62]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[48..46]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[43..42]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[40..38]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[35..34]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[31..30]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[27..25]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[23..22]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[19..18]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[16..14]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[11..9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[7..6]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[2..1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[183]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[182]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[181]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[180]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[175]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[174]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[170]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[166]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[165]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[164]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[161]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[158]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[152]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[151]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[150]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[145]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[144]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[138]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[130]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[127]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[126]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[125]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[124]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[123]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[122]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[109]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[108]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[102]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[101]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[100]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[97]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[90]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[89]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[88]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[87]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[79]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[74]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[73]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[72]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[71]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[67]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[66]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[58]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[55]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[54]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[53]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[52]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[51]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[41]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[24]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[17]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[8]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; status              ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "status[63..32]" have no fanouts                ;
; status[31..1]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; conf_addr           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; conf_chr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; joystick_0          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_1          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_2          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_3          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_4          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_analog_0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_analog_1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; buttons             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; switches            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; scandoubler_disable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ypbpr               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; no_csync            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; core_mod            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rtc                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_lba              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_rd               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_wr               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_ack              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_ack_conf         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_conf             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_sdhc             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_dout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_dout_strobe      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_din              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_din_strobe       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_addr        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; img_mounted         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; img_size            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_clk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_data        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_clk_i       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_kbd_data_i      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_mouse_clk       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_data      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_clk_i     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_mouse_data_i    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; key_pressed         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; key_extended        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; key_code            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; key_strobe          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mouse_x             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mouse_y             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mouse_z             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mouse_flags         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mouse_strobe        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mouse_idx           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; serial_data         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; serial_strobe       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramtest_top:guest"                                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; VGA_R[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; VGA_G[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; VGA_B[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; VGA_BLANK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; VGA_CLK   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; vga_x_r   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; vga_x_g   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; vga_x_b   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; vga_x_hs  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; vga_x_vs  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; LED       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; UART_RX   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; UART_TX   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "joydecoder:joy"                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; joy1fire3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; joy1start ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; joy2fire3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; joy2start ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_top:audio_i2s"                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dac_mclk      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; l_data[14..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; l_data[15]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; r_data[14..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; r_data[15]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                                                                                   ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                                                                                    ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; NO         ; NO               ; 2        ; 0x10    ; 5               ; 0x0B                    ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 106                         ;
; cycloneiii_ff         ; 4005                        ;
;     CLR               ; 304                         ;
;     CLR SCLR          ; 13                          ;
;     CLR SLD           ; 7                           ;
;     ENA               ; 1629                        ;
;     ENA CLR           ; 778                         ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SLD       ; 52                          ;
;     ENA SCLR          ; 24                          ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 807                         ;
;     SCLR              ; 13                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 54                          ;
;     plain             ; 308                         ;
; cycloneiii_io_obuf    ; 21                          ;
; cycloneiii_lcell_comb ; 5709                        ;
;     arith             ; 1436                        ;
;         2 data inputs ; 1242                        ;
;         3 data inputs ; 194                         ;
;     normal            ; 4273                        ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 413                         ;
;         2 data inputs ; 384                         ;
;         3 data inputs ; 1163                        ;
;         4 data inputs ; 2300                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 147                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 19 01:43:42 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAMStressTest_neptuno -c SDRAMStressTest_neptuno
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 4 design units, including 2 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd
    Info (12022): Found design unit 1: dac_if-Behavioral File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd Line: 34
    Info (12022): Found design unit 2: audio_top-Behavioral File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd Line: 97
    Info (12023): Found entity 1: dac_if File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd Line: 24
    Info (12023): Found entity 2: audio_top File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/joydecoder.v
    Info (12023): Found entity 1: joydecoder File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/joydecoder.v Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file neptuno_top.vhd
    Info (12022): Found design unit 1: neptuno_top-RTL File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 66
    Info (12023): Found entity 1: neptuno_top File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/turri/Public/SDRAMStressTest/neptuno/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv
    Info (12023): Found entity 1: sdramtest_top File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv
    Info (12023): Found entity 1: sdramtest File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 3
Warning (10886): Verilog HDL macro warning at sdram.sv(47): overriding existing definition for macro "SDRAM_CL", which was defined in the Quartus Prime Settings File (.qsf) or on the command line File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 47
Info (12021): Found 2 design units, including 2 entities, in source file /home/turri/Public/SDRAMStressTest/rtl/sdram.sv
    Info (12023): Found entity 1: sdram File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 50
    Info (12023): Found entity 2: refresh_schedule File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 919
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/rtl/porttest.sv
    Info (12023): Found entity 1: porttest File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/rtl/lfsr.v
    Info (12023): Found entity 1: lfsr File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 27
Info (12021): Found 1 design units, including 0 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/mist.vhd
    Info (12022): Found design unit 1: mist File: /home/turri/Public/SDRAMStressTest/mist-modules/mist.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v
    Info (12023): Found entity 1: user_io File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v
    Info (12023): Found entity 1: mist_video File: /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/scandoubler.v
    Info (12023): Found entity 1: scandoubler File: /home/turri/Public/SDRAMStressTest/mist-modules/scandoubler.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/osd.v
    Info (12023): Found entity 1: osd File: /home/turri/Public/SDRAMStressTest/mist-modules/osd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/rgb2ypbpr.v
    Info (12023): Found entity 1: RGBtoYPbPr File: /home/turri/Public/SDRAMStressTest/mist-modules/rgb2ypbpr.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/cofi.sv
    Info (12023): Found entity 1: cofi File: /home/turri/Public/SDRAMStressTest/mist-modules/cofi.sv Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd
    Info (12022): Found design unit 1: debug_bridge_jtag-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 39
    Info (12023): Found entity 1: debug_bridge_jtag File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd
    Info (12022): Found design unit 1: debug_virtualjtag-SYN File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 63
    Info (12023): Found entity 1: debug_virtualjtag File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd
    Info (12022): Found design unit 1: debug_fifo-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd Line: 28
    Info (12023): Found entity 1: debug_fifo File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/rtl/video_timings.vhd
    Info (12022): Found design unit 1: video_timings-rtl File: /home/turri/Public/SDRAMStressTest/rtl/video_timings.vhd Line: 49
    Info (12023): Found entity 1: video_timings File: /home/turri/Public/SDRAMStressTest/rtl/video_timings.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd
    Info (12022): Found design unit 1: substitute_mcu-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 83
    Info (12023): Found entity 1: substitute_mcu File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 24
Info (12021): Found 1 design units, including 0 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd
    Info (12022): Found design unit 1: eightthirtytwo_pkg File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd
    Info (12022): Found design unit 1: eightthirtytwo_alu-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 50
    Info (12023): Found entity 1: eightthirtytwo_alu File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd
    Info (12022): Found design unit 1: eightthirtytwo_shifter-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd Line: 45
    Info (12023): Found entity 1: eightthirtytwo_shifter File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd
    Info (12022): Found design unit 1: eightthirtytwo_aligner-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd Line: 36
    Info (12023): Found entity 1: eightthirtytwo_aligner File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd
    Info (12022): Found design unit 1: eightthirtytwo_aligner_le-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd Line: 38
    Info (12023): Found entity 1: eightthirtytwo_aligner_le File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd
    Info (12022): Found design unit 1: eightthirtytwo_decode-behavoural File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd Line: 38
    Info (12023): Found entity 1: eightthirtytwo_decode File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd
    Info (12022): Found design unit 1: eightthirtytwo_fetchloadstore-behavioural File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 79
    Info (12023): Found entity 1: eightthirtytwo_fetchloadstore File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd
    Info (12022): Found design unit 1: eightthirtytwo_hazard-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd Line: 60
    Info (12023): Found entity 1: eightthirtytwo_hazard File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd
    Info (12022): Found design unit 1: eightthirtytwo_debug-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd Line: 53
    Info (12023): Found entity 1: eightthirtytwo_debug File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd
    Info (12022): Found design unit 1: eightthirtytwo_cpu-behavoural File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 59
    Info (12023): Found entity 1: eightthirtytwo_cpu File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/firmware/controller_rom.vhd
    Info (12022): Found design unit 1: controller_rom-arch File: /home/turri/Public/SDRAMStressTest/DeMiSTify/firmware/controller_rom.vhd Line: 23
    Info (12023): Found entity 1: controller_rom File: /home/turri/Public/SDRAMStressTest/DeMiSTify/firmware/controller_rom.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/simple_uart.vhd
    Info (12022): Found design unit 1: simple_uart-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/simple_uart.vhd Line: 37
    Info (12023): Found entity 1: simple_uart File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/simple_uart.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/jtag_uart.vhd
    Info (12022): Found design unit 1: jtag_uart-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/jtag_uart.vhd Line: 35
    Info (12023): Found entity 1: jtag_uart File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/jtag_uart.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd
    Info (12022): Found design unit 1: io_ps2_com-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 80
    Info (12023): Found entity 1: io_ps2_com File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd Line: 35
    Info (12023): Found entity 1: interrupt_controller File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/timer_controller.vhd
    Info (12022): Found design unit 1: timer_controller-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/timer_controller.vhd Line: 43
    Info (12023): Found entity 1: timer_controller File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/timer_controller.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd
    Info (12022): Found design unit 1: spi_controller-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 43
    Info (12023): Found entity 1: spi_controller File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 23
Info (12021): Found 1 design units, including 0 entities, in source file /home/turri/Public/SDRAMStressTest/demistify_config_pkg.vhd
    Info (12022): Found design unit 1: demistify_config_pkg File: /home/turri/Public/SDRAMStressTest/demistify_config_pkg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/firmware/controller_rom1_byte.vhd
    Info (12022): Found design unit 1: controller_rom1-rtl File: /home/turri/Public/SDRAMStressTest/firmware/controller_rom1_byte.vhd Line: 23
    Info (12023): Found entity 1: controller_rom1 File: /home/turri/Public/SDRAMStressTest/firmware/controller_rom1_byte.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/firmware/controller_rom2_byte.vhd
    Info (12022): Found design unit 1: controller_rom2-rtl File: /home/turri/Public/SDRAMStressTest/firmware/controller_rom2_byte.vhd Line: 23
    Info (12023): Found entity 1: controller_rom2 File: /home/turri/Public/SDRAMStressTest/firmware/controller_rom2_byte.vhd Line: 6
Warning (10037): Verilog HDL or VHDL warning at sdram.sv(779): conditional expression evaluates to a constant File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 779
Warning (10037): Verilog HDL or VHDL warning at sdram.sv(799): conditional expression evaluates to a constant File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 799
Warning (10037): Verilog HDL or VHDL warning at sdramtest.sv(339): conditional expression evaluates to a constant File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 339
Info (12127): Elaborating entity "neptuno_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at neptuno_top.vhd(14): used implicit default value for signal "LED" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 14
Warning (10540): VHDL Signal Declaration warning at neptuno_top.vhd(43): used explicit default value for signal "joyP7_o" because signal was never assigned a value File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 43
Warning (10540): VHDL Signal Declaration warning at neptuno_top.vhd(53): used explicit default value for signal "stm_rx_o" because signal was never assigned a value File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(71): object "reset_n" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 71
Warning (10541): VHDL Signal Declaration warning at neptuno_top.vhd(113): used implicit default value for signal "rs232_rxd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 113
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(114): object "rs232_txd" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 114
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(182): object "i2s_mclk" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 182
Info (12128): Elaborating entity "audio_top" for hierarchy "audio_top:audio_i2s" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 228
Info (12128): Elaborating entity "dac_if" for hierarchy "audio_top:audio_i2s|dac_if:dac" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd Line: 147
Info (12128): Elaborating entity "joydecoder" for hierarchy "joydecoder:joy" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 243
Info (12128): Elaborating entity "sdramtest_top" for hierarchy "sdramtest_top:guest" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 264
Warning (10034): Output port "LED" at sdramtest_top.sv(22) has no driver File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 22
Warning (10034): Output port "UART_TX" at sdramtest_top.sv(66) has no driver File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 66
Info (12128): Elaborating entity "user_io" for hierarchy "sdramtest_top:guest|user_io:user_io" File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 101
Info (12128): Elaborating entity "mist_video" for hierarchy "sdramtest_top:guest|mist_video:mist_video" File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 136
Info (12128): Elaborating entity "scandoubler" for hierarchy "sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler" File: /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v Line: 81
Info (12128): Elaborating entity "osd" for hierarchy "sdramtest_top:guest|mist_video:mist_video|osd:osd" File: /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v Line: 103
Info (12128): Elaborating entity "cofi" for hierarchy "sdramtest_top:guest|mist_video:mist_video|cofi:cofi" File: /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v Line: 123
Info (12128): Elaborating entity "RGBtoYPbPr" for hierarchy "sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr" File: /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v Line: 145
Info (12128): Elaborating entity "pll" for hierarchy "sdramtest_top:guest|pll:pll" File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 151
Info (12128): Elaborating entity "altpll" for hierarchy "sdramtest_top:guest|pll:pll|altpll:altpll_component" File: /home/turri/Public/SDRAMStressTest/neptuno/pll.v Line: 112
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|pll:pll|altpll:altpll_component" File: /home/turri/Public/SDRAMStressTest/neptuno/pll.v Line: 112
Info (12133): Instantiated megafunction "sdramtest_top:guest|pll:pll|altpll:altpll_component" with the following parameter: File: /home/turri/Public/SDRAMStressTest/neptuno/pll.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-1500"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sdramtest" for hierarchy "sdramtest_top:guest|sdramtest:test" File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 174
Warning (10230): Verilog HDL assignment warning at sdramtest.sv(246): truncated value with size 32 to match size of target (4) File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 246
Warning (10230): Verilog HDL assignment warning at sdramtest.sv(290): truncated value with size 32 to match size of target (4) File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 290
Info (12128): Elaborating entity "porttest" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:romport" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 70
Warning (10230): Verilog HDL assignment warning at porttest.sv(135): truncated value with size 32 to match size of target (11) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 135
Warning (10230): Verilog HDL assignment warning at porttest.sv(177): truncated value with size 32 to match size of target (11) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 177
Warning (10230): Verilog HDL assignment warning at porttest.sv(187): truncated value with size 32 to match size of target (11) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 187
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:cyclelfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 34
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 50
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 60
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "porttest" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:wramport" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 104
Warning (10230): Verilog HDL assignment warning at porttest.sv(135): truncated value with size 32 to match size of target (12) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 135
Warning (10230): Verilog HDL assignment warning at porttest.sv(177): truncated value with size 32 to match size of target (12) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 177
Warning (10230): Verilog HDL assignment warning at porttest.sv(187): truncated value with size 32 to match size of target (12) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 187
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 34
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 50
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:datalfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 60
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "porttest" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:vram0port" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 138
Warning (10230): Verilog HDL assignment warning at porttest.sv(135): truncated value with size 32 to match size of target (13) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 135
Warning (10230): Verilog HDL assignment warning at porttest.sv(177): truncated value with size 32 to match size of target (13) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 177
Warning (10230): Verilog HDL assignment warning at porttest.sv(187): truncated value with size 32 to match size of target (13) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 187
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:cyclelfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 34
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 50
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "porttest" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:vram1port" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 172
Warning (10230): Verilog HDL assignment warning at porttest.sv(135): truncated value with size 32 to match size of target (14) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 135
Warning (10230): Verilog HDL assignment warning at porttest.sv(177): truncated value with size 32 to match size of target (14) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 177
Warning (10230): Verilog HDL assignment warning at porttest.sv(187): truncated value with size 32 to match size of target (14) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 187
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:cyclelfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 34
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "porttest" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:aramport" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 206
Warning (10230): Verilog HDL assignment warning at porttest.sv(135): truncated value with size 32 to match size of target (15) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 135
Warning (10230): Verilog HDL assignment warning at porttest.sv(177): truncated value with size 32 to match size of target (15) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 177
Warning (10230): Verilog HDL assignment warning at porttest.sv(187): truncated value with size 32 to match size of target (15) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 187
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 50
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "sdram" for hierarchy "sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 234
Info (12128): Elaborating entity "refresh_schedule" for hierarchy "sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank0" File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 325
Info (12128): Elaborating entity "refresh_schedule" for hierarchy "sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank1" File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 336
Info (12128): Elaborating entity "refresh_schedule" for hierarchy "sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2" File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 347
Info (12128): Elaborating entity "debug_bridge_jtag" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 317
Warning (10036): Verilog HDL or VHDL warning at debug_bridge_jtag.vhd(58): object "ir_d3" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 58
Info (12128): Elaborating entity "debug_virtualjtag" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 92
Warning (10296): VHDL warning at debug_virtualjtag.vhd(124): ignored assignment of value to null range File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 124
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 119
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 119
Info (12133): Instantiated megafunction "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter: File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 119
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 151
Info (12131): Elaborated megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 151
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "debug_fifo" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 106
Info (12128): Elaborating entity "video_timings" for hierarchy "sdramtest_top:guest|sdramtest:test|video_timings:vt" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 340
Info (12128): Elaborating entity "substitute_mcu" for hierarchy "substitute_mcu:controller" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 308
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(120): object "spi_active_d" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(150): object "timer_reg_req" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 150
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(151): object "timer_tick" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(197): object "flushcaches" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 197
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(201): object "debug_req" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 201
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(203): object "debug_fromcpu" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 203
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(205): object "debug_wr" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 205
Info (12128): Elaborating entity "simple_uart" for hierarchy "substitute_mcu:controller|simple_uart:\genuart:myuart" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 295
Info (12128): Elaborating entity "io_ps2_com" for hierarchy "substitute_mcu:controller|io_ps2_com:mykeyboard" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 318
Info (12128): Elaborating entity "spi_controller" for hierarchy "substitute_mcu:controller|spi_controller:spi" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 389
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "substitute_mcu:controller|interrupt_controller:intcontroller" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 435
Info (12128): Elaborating entity "controller_rom" for hierarchy "substitute_mcu:controller|controller_rom:rom" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 457
Info (12128): Elaborating entity "controller_rom1" for hierarchy "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/firmware/controller_rom.vhd Line: 41
Info (12128): Elaborating entity "controller_rom2" for hierarchy "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/firmware/controller_rom.vhd Line: 56
Info (12128): Elaborating entity "eightthirtytwo_cpu" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 502
Warning (10631): VHDL Process Statement warning at eightthirtytwo_cpu.vhd(536): inferring latch(es) for signal or variable "thread2", which holds its previous value in one or more paths through the process File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 536
Warning (10873): Using initial value X (don't care) for net "debug_q" at eightthirtytwo_cpu.vhd(52) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 52
Warning (10873): Using initial value X (don't care) for net "regfile2.flag_cond" at eightthirtytwo_cpu.vhd(94) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 94
Warning (10873): Using initial value X (don't care) for net "debug_req" at eightthirtytwo_cpu.vhd(53) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 53
Warning (10873): Using initial value X (don't care) for net "debug_wr" at eightthirtytwo_cpu.vhd(54) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 54
Info (10041): Inferred latch for "thread2.setpc" at eightthirtytwo_cpu.vhd(536) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 536
Info (12128): Elaborating entity "eightthirtytwo_fetchloadstore" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 329
Warning (10036): Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(94): object "opcodebuffer2_valid" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 94
Warning (10036): Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(101): object "fetch2_word" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 101
Warning (10873): Using initial value X (don't care) for net "opcode2" at eightthirtytwo_fetchloadstore.vhd(53) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 53
Warning (10873): Using initial value X (don't care) for net "opcode2_valid" at eightthirtytwo_fetchloadstore.vhd(54) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 54
Info (12128): Elaborating entity "eightthirtytwo_aligner_le" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|eightthirtytwo_aligner_le:\align_le:aligner" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 521
Info (12128): Elaborating entity "eightthirtytwo_decode" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_decode:decoder" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 376
Info (12128): Elaborating entity "eightthirtytwo_alu" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 401
Info (12128): Elaborating entity "eightthirtytwo_shifter" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 229
Info (12128): Elaborating entity "eightthirtytwo_hazard" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_hazard:hazard1" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 442
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.12.19.01:44:02 Progress: Loading sld53108020/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld53108020/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "sdramtest_top:guest|user_io:user_io|SPI_MISO" feeding internal logic into a wire File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 35
Warning (276027): Inferred dual-clock RAM node "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|storage_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|storage_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/SDRAMStressTest_neptuno.ram0_controller_rom2_f950ebce.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/SDRAMStressTest_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 32
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|Mult0" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tee1.tdf
    Info (12023): Found entity 1: altsyncram_tee1 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_tee1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SDRAMStressTest_neptuno.ram0_controller_rom2_f950ebce.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dee1.tdf
    Info (12023): Found entity 1: altsyncram_dee1 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_dee1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SDRAMStressTest_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eee1.tdf
    Info (12023): Found entity 1: altsyncram_eee1 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_eee1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nee1.tdf
    Info (12023): Found entity 1: altsyncram_nee1 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_nee1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dle1.tdf
    Info (12023): Found entity 1: altsyncram_dle1 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_dle1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0"
Info (12133): Instantiated megafunction "sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_a6m.tdf
    Info (12023): Found entity 1: shift_taps_a6m File: /home/turri/Public/SDRAMStressTest/neptuno/db/shift_taps_a6m.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vk31.tdf
    Info (12023): Found entity 1: altsyncram_vk31 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_vk31.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: /home/turri/Public/SDRAMStressTest/neptuno/db/add_sub_24e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/turri/Public/SDRAMStressTest/neptuno/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/turri/Public/SDRAMStressTest/neptuno/db/cmpr_ogc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
Info (12133): Instantiated megafunction "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0" with the following parameter: File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: /home/turri/Public/SDRAMStressTest/neptuno/db/mult_86t.tdf Line: 30
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 207 buffer(s)
    Info (13019): Ignored 207 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED" is stuck at GND File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 14
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 16
    Warning (13410): Pin "SIGMA_R" is stuck at VCC File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 32
    Warning (13410): Pin "SIGMA_L" is stuck at VCC File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 33
    Warning (13410): Pin "joyP7_o" is stuck at VCC File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 43
    Warning (13410): Pin "stm_rst_o" is stuck at GND File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 55
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 328 registers lost all their fanouts during netlist optimizations.
Info (17017): Removed the following redundant logic cells
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[5]~18"
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[4]~20"
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[3]~22"
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[2]~24"
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[1]~26"
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[0]~28"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[2]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[1]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[3]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[0]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[5]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[6]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[7]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[4]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
Info (144001): Generated suppressed messages file /home/turri/Public/SDRAMStressTest/neptuno/output_files/SDRAMStressTest_neptuno.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUDIO_INPUT" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 51
    Warning (15610): No output dependent on input pin "stm_tx_i" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 54
Info (21057): Implemented 7256 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 7016 logic cells
    Info (21064): Implemented 147 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 1127 megabytes
    Info: Processing ended: Tue Dec 19 01:44:36 2023
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/turri/Public/SDRAMStressTest/neptuno/output_files/SDRAMStressTest_neptuno.map.smsg.


