
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 453.719 ; gain = 34.094
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Clock_Divider_0_0/system_Clock_Divider_0_0.dcp' for cell 'system_i/Clock_Divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_DMA_Interconnect_0_0/system_DMA_Interconnect_0_0.dcp' for cell 'system_i/DMA_Interconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Delay_0_0/system_Delay_0_0.dcp' for cell 'system_i/Delay_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_LFSR_0_0/system_LFSR_0_0.dcp' for cell 'system_i/LFSR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_PSK_0_1/system_PSK_0_1.dcp' for cell 'system_i/PSK_Debug'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_PSK_0_0/system_PSK_0_0.dcp' for cell 'system_i/PSK_Local'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Squared_Phase_Locked_0_0/system_Squared_Phase_Locked_0_0.dcp' for cell 'system_i/Squared_Phase_Locked_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp' for cell 'system_i/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0.dcp' for cell 'system_i/DAC_Interface/axis_constant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_1_0/system_axis_red_pitaya_dac_1_0.dcp' for cell 'system_i/DAC_Interface/axis_red_pitaya_dac_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/DAC_Interface/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0.dcp' for cell 'system_i/Daisy_Controller/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/Daisy_Controller/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kd_0/system_GPIO_Kd_0.dcp' for cell 'system_i/GPIO_Interface/GPIO_FreqMeasure'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_FIFO_Write_Controller_0/system_GPIO_FIFO_Write_Controller_0.dcp' for cell 'system_i/GPIO_Interface/GPIO_Integrator_Reset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kp_0/system_GPIO_Kp_0.dcp' for cell 'system_i/GPIO_Interface/GPIO_Ki'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_3_1/system_axi_gpio_3_1.dcp' for cell 'system_i/GPIO_Interface/GPIO_Kp'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.dcp' for cell 'system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.dcp' for cell 'system_i/GPIO_Interface/GPIO_TAPS'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_0/system_Locking_Strength_0.dcp' for cell 'system_i/GPIO_Interface/Internal_Debug_Freq'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_PLL_GUESS_Freq_0/system_GPIO_PLL_GUESS_Freq_0.dcp' for cell 'system_i/GPIO_Interface/Locking_Strength'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/PS7/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/PS7/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2.dcp' for cell 'system_i/PS7/DMA_Engine/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_protocol_convert_0_0/system_axi_protocol_convert_0_0.dcp' for cell 'system_i/PS7/DMA_Engine/axi_protocol_convert_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_xbar_5/system_xbar_5.dcp' for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0.dcp' for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_xbar_2/system_xbar_2.dcp' for cell 'system_i/PS7/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 949.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 968 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/Daisy_Controller/util_ds_buf_1/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/Daisy_Controller/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/DAC_Interface/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/DAC_Interface/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/Daisy_Controller/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/Daisy_Controller/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/Daisy_Controller/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/Daisy_Controller/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/Daisy_Controller/util_ds_buf_1/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/Daisy_Controller/util_ds_buf_1/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.196860 which will be rounded to 0.197 to ensure it is an integer multiple of 1 picosecond [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/PS7/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/PS7/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/PS7/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/PS7/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2.xdc] for cell 'system_i/PS7/DMA_Engine/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2.xdc] for cell 'system_i/PS7/DMA_Engine/axi_dma_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0_board.xdc] for cell 'system_i/Daisy_Controller/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0_board.xdc] for cell 'system_i/Daisy_Controller/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/Daisy_Controller/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/Daisy_Controller/util_ds_buf_1/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/DAC_Interface/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/DAC_Interface/clk_wiz_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/DAC_Interface/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1704.059 ; gain = 599.047
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/DAC_Interface/clk_wiz_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kp_0/system_GPIO_Kp_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Ki/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kp_0/system_GPIO_Kp_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Ki/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kp_0/system_GPIO_Kp_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_Ki/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kp_0/system_GPIO_Kp_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_Ki/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_3_1/system_axi_gpio_3_1_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Kp/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_3_1/system_axi_gpio_3_1_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Kp/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_3_1/system_axi_gpio_3_1.xdc] for cell 'system_i/GPIO_Interface/GPIO_Kp/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_3_1/system_axi_gpio_3_1.xdc] for cell 'system_i/GPIO_Interface/GPIO_Kp/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kd_0/system_GPIO_Kd_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_FreqMeasure/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kd_0/system_GPIO_Kd_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_FreqMeasure/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kd_0/system_GPIO_Kd_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_FreqMeasure/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kd_0/system_GPIO_Kd_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_FreqMeasure/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_FIFO_Write_Controller_0/system_GPIO_FIFO_Write_Controller_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_FIFO_Write_Controller_0/system_GPIO_FIFO_Write_Controller_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_FIFO_Write_Controller_0/system_GPIO_FIFO_Write_Controller_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_FIFO_Write_Controller_0/system_GPIO_FIFO_Write_Controller_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_PLL_GUESS_Freq_0/system_GPIO_PLL_GUESS_Freq_0_board.xdc] for cell 'system_i/GPIO_Interface/Locking_Strength/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_PLL_GUESS_Freq_0/system_GPIO_PLL_GUESS_Freq_0_board.xdc] for cell 'system_i/GPIO_Interface/Locking_Strength/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_PLL_GUESS_Freq_0/system_GPIO_PLL_GUESS_Freq_0.xdc] for cell 'system_i/GPIO_Interface/Locking_Strength/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_PLL_GUESS_Freq_0/system_GPIO_PLL_GUESS_Freq_0.xdc] for cell 'system_i/GPIO_Interface/Locking_Strength/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_TAPS/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_TAPS/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/GPIO_Interface/GPIO_TAPS/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/GPIO_Interface/GPIO_TAPS/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_0/system_Locking_Strength_0_board.xdc] for cell 'system_i/GPIO_Interface/Internal_Debug_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_0/system_Locking_Strength_0_board.xdc] for cell 'system_i/GPIO_Interface/Internal_Debug_Freq/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_0/system_Locking_Strength_0.xdc] for cell 'system_i/GPIO_Interface/Internal_Debug_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_0/system_Locking_Strength_0.xdc] for cell 'system_i/GPIO_Interface/Internal_Debug_Freq/U0'
Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc]
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_dma_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 23 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1704.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 17 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

44 Infos, 50 Warnings, 38 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1704.059 ; gain = 1250.340
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.801 . Memory (MB): peak = 1704.059 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18a609bb8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.907 . Memory (MB): peak = 1704.059 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance system_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2256e7e4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.932 . Memory (MB): peak = 2019.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 305 cells and removed 391 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 20 load pin(s).
Phase 2 Constant propagation | Checksum: 21f00fa9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2019.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 628 cells and removed 1701 cells
INFO: [Opt 31-1021] In phase Constant propagation, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24c9db356

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1867 cells
INFO: [Opt 31-1021] In phase Sweep, 225 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/Clock_Divider_0/inst/DivClock_Out_BUFG_inst to drive 31 load(s) on clock net system_i/Clock_Divider_0/inst/DivClock_Out_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 195abdf8d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.688 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 195abdf8d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_14 into driver instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_33, which resulted in an inversion of 3 pins
Phase 6 Post Processing Netlist | Checksum: 1caa431b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             305  |             391  |                                             65  |
|  Constant propagation         |             628  |            1701  |                                             63  |
|  Sweep                        |               0  |            1867  |                                            225  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             77  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2019.688 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d42ffa64

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2019.688 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 25c7f9b3c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2213.770 ; gain = 0.000
Ending Power Optimization Task | Checksum: 25c7f9b3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2213.770 ; gain = 194.082

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25c7f9b3c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2213.770 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2213.770 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2563d4217

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 50 Warnings, 38 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.770 ; gain = 509.711
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c8ac06cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2213.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12765c5ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.859 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17dfcc171

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17dfcc171

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17dfcc171

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14c1d1fb8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bac3a4b8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bac3a4b8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 250b3bea3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 45 LUTNM shape to break, 429 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 17, two critical 28, total 45, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 214 nets or LUTs. Breaked 45 LUTs, combined 169 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[25]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Physopt 32-46] Identified 45 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[8]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[8] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[0]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[0] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[4]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[4] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[16]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[16] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[12]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[12] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[10]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[10] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[6]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[6] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[14]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[14] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[2]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[2] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[9]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[9] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[5]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[5] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[1]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[1] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[15]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[15] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[13]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[13] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[11]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[11] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[7]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[7] was replaced.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[25]_0[3]. Net driver system_i/Squared_Phase_Locked_0/inst/Loop_Filter/output_register_reg[3] was replaced.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[2]_0[27]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 18 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2213.770 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           45  |            169  |                   214  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            1  |              0  |                    18  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           47  |            169  |                   233  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ccefc430

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 24693da3e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 2 Global Placement | Checksum: 24693da3e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a752a397

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 214851b07

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2076094c7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fd656261

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2af95512a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 28fe7c052

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2a5c92d2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1396c01e4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 145d1f681

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 145d1f681

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2076425b4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.954 | TNS=-903.085 |
Phase 1 Physical Synthesis Initialization | Checksum: 2199e6f0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Place 46-33] Processed net system_i/Squared_Phase_Locked_0/inst/Reset_Out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19ab9bb55

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.897 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2076425b4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.814. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ab92842b

Time (s): cpu = 00:09:07 ; elapsed = 00:09:19 . Memory (MB): peak = 2213.770 ; gain = 0.000

Time (s): cpu = 00:09:07 ; elapsed = 00:09:19 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ab92842b

Time (s): cpu = 00:09:07 ; elapsed = 00:09:19 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ab92842b

Time (s): cpu = 00:09:07 ; elapsed = 00:09:19 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ab92842b

Time (s): cpu = 00:09:07 ; elapsed = 00:09:19 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ab92842b

Time (s): cpu = 00:09:07 ; elapsed = 00:09:20 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2213.770 ; gain = 0.000

Time (s): cpu = 00:09:07 ; elapsed = 00:09:20 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17a2411f1

Time (s): cpu = 00:09:07 ; elapsed = 00:09:20 . Memory (MB): peak = 2213.770 ; gain = 0.000
Ending Placer Task | Checksum: 110f71fe0

Time (s): cpu = 00:09:07 ; elapsed = 00:09:20 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 50 Warnings, 38 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:09 ; elapsed = 00:09:21 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2213.770 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 1.75s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2213.770 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.814 | TNS=-651.402 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b74e58ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1b74e58ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.814 | TNS=-651.402 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]. Replicated 2 times.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[25]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[26]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.804 | TNS=-651.192 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 14dc752a7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 146 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_20
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_10_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[53].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[53]
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_5_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_5
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[55].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[55]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_17_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_17
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[54].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[54]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[24].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][24]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[52].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[52]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[23].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][23]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_21_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_21_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][21]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][22]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_4
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[51].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[51]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[25]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][25]_replica
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_19_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_17_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_17
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[26]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][26]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_4_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[50].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[50]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_13
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_1_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[49].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[49]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[27].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][27]
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_21_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_16
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_8_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_7_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_7
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_7_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[48].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[48]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_26_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_26
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_8_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_2
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_7_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_10
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_8_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[47].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[47]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_29_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_29
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_52_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_52
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_51_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_51
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_9
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_11_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_11
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_24_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_24
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_28_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_28
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_49_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_49
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_67_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_67
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_3
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_1_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[46].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[46]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_23_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_23
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_27_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_27
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_22_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_22
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_11_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_11
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_10
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_8_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_1
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_4_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_25_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_25
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_29_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_29
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_3
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_8_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_22_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_22
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_26_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_26
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_61_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_61
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_60_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_60
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_24_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_24
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[45].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[45]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_23_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_23
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_25_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_25
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_8_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_50_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_50
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_28_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_28
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_13_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_13
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_17_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_17
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_68_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_68
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_20
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_9_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[44].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[44]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_2
INFO: [Physopt 32-661] Optimized 25 nets.  Re-placed 25 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 25 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.627 | TNS=-648.917 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: e7d130dd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16/O
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[24].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][24]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[23].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][23]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][21]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][22]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[26]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][26]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[25]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][25]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[27].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][27]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_24_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_24/O
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_25_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_25/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: d70037be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 6 Rewire | Checksum: d70037be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 14 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[23]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[26]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[25]_repN. Net driver system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][25]_replica was replaced.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[27]. Replicated 3 times.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_22_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 8 nets. Created 17 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 17 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.615 | TNS=-648.677 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 16cadb995

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[24]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.615 | TNS=-648.677 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: 1e822cf3a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 145 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN_2.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_20_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[53].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[53]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[55].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[55]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_5_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_5
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[54].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[54]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[52].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[52]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_15
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[24]_repN.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][24]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[23]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][23]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_21_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_21_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_17_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_17
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][21]
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_19_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][22]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_13
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN_2.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[51].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[51]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[26]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][26]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_17_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_17
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[25]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][25]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[50].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[50]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[49].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[49]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_21_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[48].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[48]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[27]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][27]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_3
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_26_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_26
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[47].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[47]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[46].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[46]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_11_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_11
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_25_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_25
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_29_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_29
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_52_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_52
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_51_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_51
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_11_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_11
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[45].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[45]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_22_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_22
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_24_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_24
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_28_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_28
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_50_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_50
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_28_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_28
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_29_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_29
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[44].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[44]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_24_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_24
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_67_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_67
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_5_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_5
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_3
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__8_i_1_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__8_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_23_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_23
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_23_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_23
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_27_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_27
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_49_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_49
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_22_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_22
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_26_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_26
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_25_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_25
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_11_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_11
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_9
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 7 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.590 | TNS=-647.419 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 2061b52ef

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica_2/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16/O
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[24]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][24]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[23]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][23]_replica/Q
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19].  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][22]/Q
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21].  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][21]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica_2/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[26]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][26]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[25]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][25]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[27]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][27]_replica/Q
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.590 | TNS=-647.419 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 1d6d518ef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 11 Rewire | Checksum: 1d6d518ef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 13 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN_2. Net driver system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica_2 was replaced.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[25]_repN. Net driver system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][25]_replica was replaced.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[24]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[23]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22]. Replicated 1 times.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[26]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[27]_repN. Net driver system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][27]_replica was replaced.
INFO: [Physopt 32-232] Optimized 8 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.515 | TNS=-646.179 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: 1795b0a79

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1795b0a79

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 1795b0a79

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 151 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[53].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[53]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[55].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[55]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[24]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][24]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[23]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][23]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_21_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][21]_replica_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][22]_replica_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_5_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_5
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[54].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[54]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[52].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[52]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_15
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19].  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_21_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_17_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_17
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[25]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][25]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[26]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][26]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[51].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[51]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_17_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_17
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]_replica_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[50].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[50]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[27]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][27]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[49].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[49]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_21_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_26_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_26
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[48].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[48]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[47].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[47]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[46].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[46]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_25_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_25
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_29_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_29
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_52_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_52
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_51_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_51
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_11_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_11
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_11_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_11
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_22_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_22
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_24_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_24
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_28_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_28
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_50_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_50
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_28_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_28
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_29_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_29
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_24_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_24
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_67_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_67
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_23_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_23
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_23_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_23
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_27_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_27
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_49_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_49
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_22_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_22
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_26_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_26
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_25_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_25
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[45].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[45]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_11_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_11
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][22]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_5_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_5
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_61_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_61
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_60_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_60
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][21]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_68_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_68
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_4
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.515 | TNS=-646.179 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 17190f24b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16/O
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[24]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][24]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[23]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][23]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][21]_replica_2/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][22]_replica_2/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica_2/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica_2/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[25]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][25]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[26]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][26]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]_replica_1/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[27]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][27]_replica/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 1519b9c0e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 17 Rewire | Checksum: 1519b9c0e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 5 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 18 Critical Cell Optimization | Checksum: 19e3829ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 19e3829ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'system_i/PSK_Debug/inst/REF_OSC/databuffer_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'system_i/PSK_Local/inst/REF_OSC/databuffer_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 19e3829ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 19e3829ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 19e3829ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 19e3829ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'system_i/PSK_Debug/inst/REF_OSC/databuffer_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'system_i/PSK_Local/inst/REF_OSC/databuffer_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 19e3829ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 19e3829ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 19e3829ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 53 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 4 nets.  Swapped 48 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 48 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.325 | TNS=-644.934 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 19e3829ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 19e3829ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 164 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[53].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[53]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[55].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[55]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[24]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][24]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[23]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][23]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_21_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][21]_replica_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][22]_replica_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_5_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_5
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[54].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[54]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[52].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[52]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_21_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_17_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_17
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[25]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][25]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[26]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][26]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[49].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[49]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[51].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[51]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_17_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_17
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]_replica_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[50].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[50]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[48].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[48]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[27]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][27]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_13_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_13
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[47].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[47]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_7_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_7
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_21_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_21
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_26_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_26
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[46].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[46]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_5_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__8_i_5
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__9_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_25_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_25
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_29_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_29
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_52_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_52
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_51_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_51
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_2_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_24_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_24
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_28_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_28
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_50_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_50
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[45].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[45]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_11_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_11
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_11_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_11
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_28_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_28
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_11_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_11
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_22_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_22
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_29_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_29
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_67_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_67
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_23_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_23
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_27_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_27
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_49_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_49
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_22_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_22
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_26_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_26
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_16
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_20_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_20
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_4_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_10_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_10
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_24_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_24
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[44].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[44]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_8_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_8
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_23_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_23
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_61_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_61
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_19_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_19
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][22]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_3
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_25_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_25
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_60_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_60
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_15
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][21]_replica
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_68_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_68
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_14_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_14
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_18_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_18
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[43].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[43]
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__8_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__8_i_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_66_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_66
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_9_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_9
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_1_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_1
INFO: [Physopt 32-663] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__8_i_4_n_0.  Re-placed instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__8_i_4
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[23]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][23]_replica_1
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__8_i_3_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__8_i_3
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.325 | TNS=-644.822 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 2397e140a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16/O
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[24]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][24]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[23]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][23]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[21]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][21]_replica_2/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[22]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][22]_replica_2/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[20]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][20]_replica_2/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[18]_repN_2.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][18]_replica_2/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19].  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[25]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][25]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[26]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][26]_replica/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[19]_repN_1.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][19]_replica_1/Q
INFO: [Physopt 32-662] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[27]_repN.  Did not re-place instance system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][27]_replica/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2213.770 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: 1aeb57ad9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1aeb57ad9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.325 | TNS=-644.822 |
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.317 | TNS=-644.662 |
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_19_n_0. Critical path length was reduced through logic transformation on cell system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_19_comp.
INFO: [Physopt 32-735] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.282 | TNS=-644.242 |
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.282 | TNS=-644.242 |
Phase 32 Critical Path Optimization | Checksum: 1aeb57ad9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.282 | TNS=-644.242 |
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.282 | TNS=-644.242 |
Phase 33 Critical Path Optimization | Checksum: 1aeb57ad9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 1aeb57ad9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 35 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-4.282 | TNS=-644.242 | WHS=-1.582 | THS=-144.898 |
INFO: [Physopt 32-45] Identified 139 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 68 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 68 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-4.282 | TNS=-644.242 | WHS=-0.251 | THS=-19.800 |
Phase 35 Hold Fix Optimization | Checksum: 1aeb57ad9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 2213.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-4.282 | TNS=-644.242 | WHS=-0.251 | THS=-19.800 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.010  |          0.210  |            7  |              0  |                     6  |           0  |           3  |  00:00:05  |
|  Single Cell Placement   |          0.202  |          3.645  |            0  |              0  |                    34  |           0  |           4  |  00:00:10  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     2  |           0  |           4  |  00:00:06  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.087  |          2.720  |           23  |              0  |                    16  |           0  |           3  |  00:00:08  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.190  |          1.245  |            0  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.043  |          0.580  |            1  |              0  |                     2  |           0  |           2  |  00:00:01  |
|  Total                   |          0.532  |          8.400  |           31  |              0  |                    64  |           0  |          33  |  00:00:31  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          1.332  |        125.098  |          68  |          0  |              68  |           0  |           1  |  00:00:01  |
|  Total                      |          1.332  |        125.098  |          68  |          0  |              68  |           0  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2213.770 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 8ece2483

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1044 Infos, 50 Warnings, 38 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2213.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6d73ebeb ConstDB: 0 ShapeSum: dbc180e RouteDB: 0
Post Restoration Checksum: NetGraph: c10c4b07 NumContArr: d9bbfc9c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 19ac847a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19ac847a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2213.770 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19ac847a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.770 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a3b8d22a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2215.746 ; gain = 1.977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.310 | TNS=-634.417| WHS=-0.536 | THS=-293.756|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 12a1742cb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2325.371 ; gain = 111.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.310 | TNS=-566.670| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 18d55bdd2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2325.371 ; gain = 111.602

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0.000229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17662
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17661
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fdb38a9a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1fdb38a9a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2325.371 ; gain = 111.602
Phase 3 Initial Routing | Checksum: 1138190bc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2325.371 ; gain = 111.602
INFO: [Route 35-580] Design has 20 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===========================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                       |
+====================+===================+===========================================================================+
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[17]/D |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[13]/D |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[17]/D |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[14]/D |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[9]/D  |
+--------------------+-------------------+---------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 795
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.606 | TNS=-1916.703| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28ee7cb95

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.656 | TNS=-1878.310| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1242d0be2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2325.371 ; gain = 111.602
Phase 4 Rip-up And Reroute | Checksum: 1242d0be2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 9bb65fe9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2325.371 ; gain = 111.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.491 | TNS=-1838.835| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1403c86d1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1403c86d1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2325.371 ; gain = 111.602
Phase 5 Delay and Skew Optimization | Checksum: 1403c86d1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19dbf39a7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2325.371 ; gain = 111.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.491 | TNS=-1753.762| WHS=-0.006 | THS=-0.006 |

Phase 6.1 Hold Fix Iter | Checksum: 1d6ed1717

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2325.371 ; gain = 111.602
Phase 6 Post Hold Fix | Checksum: 1d93b6b00

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1fd94e285

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2325.371 ; gain = 111.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.491 | TNS=-1753.762| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1fd94e285

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.21382 %
  Global Horizontal Routing Utilization  = 9.60156 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1fd94e285

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fd94e285

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b4a1e03e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2325.371 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.493. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 522d87dd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2325.371 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 1b4a1e03e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 12 Build RT Design
Checksum: PlaceDB: 357ed5e6 ConstDB: 0 ShapeSum: 1caeb1f7 RouteDB: fca5441b
Post Restoration Checksum: NetGraph: e43959f4 NumContArr: d8167a3a Constraints: 0 Timing: 0
Phase 12 Build RT Design | Checksum: 1bc4fd42e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 1bc4fd42e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 1bc4fd42e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2325.371 ; gain = 111.602

Phase 13.3 Timing Verification

Phase 13.3.1 Update Timing
Phase 13.3.1 Update Timing | Checksum: 15d2917f8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2325.371 ; gain = 111.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.493 | TNS=-1753.144| WHS=0.051  | THS=0.000  |

Phase 13.3 Timing Verification | Checksum: 15d2917f8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2325.371 ; gain = 111.602
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1a66decb5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2325.371 ; gain = 111.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.610 | TNS=-1839.350| WHS=-0.536 | THS=-292.210|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: d334d774

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2372.602 ; gain = 158.832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.610 | TNS=-1751.206| WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: f2dca1ed

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2372.602 ; gain = 158.832

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.21382 %
  Global Horizontal Routing Utilization  = 9.60156 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 13 Router Initialization | Checksum: 15220d22d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 2372.602 ; gain = 158.832

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 15220d22d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 2372.602 ; gain = 158.832
Phase 14 Initial Routing | Checksum: 17807d45e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 2372.602 ; gain = 158.832
INFO: [Route 35-580] Design has 105 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===========================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                       |
+====================+===================+===========================================================================+
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[17]/D |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[17]/D |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[13]/D |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[13]/D |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[14]/D |
+--------------------+-------------------+---------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.606 | TNS=-1836.244| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 148d344d7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 2372.602 ; gain = 158.832

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.656 | TNS=-1777.383| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1685977de

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 2372.602 ; gain = 158.832
Phase 15 Rip-up And Reroute | Checksum: 1685977de

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 2372.602 ; gain = 158.832

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 16d62f307

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 2372.602 ; gain = 158.832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.491 | TNS=-1753.794| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 178ea1604

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 2372.602 ; gain = 158.832

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 178ea1604

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 2372.602 ; gain = 158.832
Phase 16 Delay and Skew Optimization | Checksum: 178ea1604

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 2372.602 ; gain = 158.832

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: def4723d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 2372.602 ; gain = 158.832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.491 | TNS=-1715.798| WHS=0.051  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 15d33a369

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 2372.602 ; gain = 158.832
Phase 17 Post Hold Fix | Checksum: 15d33a369

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 2372.602 ; gain = 158.832

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 149205291

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2372.602 ; gain = 158.832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.491 | TNS=-1715.798| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 149205291

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2372.602 ; gain = 158.832

Phase 19 Reset Design
INFO: [Route 35-307] 17673 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 7c85a141 NumContArr: f24c716 Constraints: 0 Timing: 4e97cef8

Phase 19.1 Create Timer
Phase 19.1 Create Timer | Checksum: da42374f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2372.602 ; gain = 158.832
Phase 19 Reset Design | Checksum: da42374f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:55 . Memory (MB): peak = 2372.602 ; gain = 158.832

Phase 20 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-4.493 | TNS=-1753.144| WHS=0.051  | THS=0.000  |

Phase 20 Post Router Timing | Checksum: e3875a75

Time (s): cpu = 00:01:25 ; elapsed = 00:00:58 . Memory (MB): peak = 2372.602 ; gain = 158.832
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:25 ; elapsed = 00:00:58 . Memory (MB): peak = 2372.602 ; gain = 158.832

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1078 Infos, 50 Warnings, 39 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2372.602 ; gain = 158.832
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2372.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2372.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1090 Infos, 51 Warnings, 39 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/PS7/DMA_Engine/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/PS7/DMA_Engine/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/PS7/DMA_Engine/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp__0 input system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Input_Mixer/Dout_reg input system_i/Squared_Phase_Locked_0/inst/Input_Mixer/Dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Input_Mixer/Dout_reg input system_i/Squared_Phase_Locked_0/inst/Input_Mixer/Dout_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Lock_Mixer/Dout_reg input system_i/Squared_Phase_Locked_0/inst/Lock_Mixer/Dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__0 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__0 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__6 input system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp__0 output system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG output system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__0 output system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1 output system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2 output system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3 output system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4 output system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5 output system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__6 output system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_11__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_12__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_13__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_14__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_15__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_17__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_18__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_19__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_21__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_23__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_24__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_25__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_26__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_27__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_28__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_29__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_31__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_32__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_5__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_6__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_7__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_8__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_9__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG multiplier stage system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__0 multiplier stage system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1 multiplier stage system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2 multiplier stage system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3 multiplier stage system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4 multiplier stage system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5 multiplier stage system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__6 multiplier stage system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 77 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 49 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 239 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 239 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2674.715 ; gain = 302.113
INFO: [Common 17-206] Exiting Vivado at Mon Sep 11 13:01:18 2023...
