Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\uart\uart_conv_dpram.ip --block-symbol-file --output-directory=F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\uart\uart_conv_dpram --family="Arria 10" --part=10AX027H4F34E3SG
: uart_conv_dpram.ram_2port_0: Targeting device family: Arria 10.
: uart_conv_dpram.ram_2port_0: Tab Output1 is unavailable while using 'Customize clocks for A and B ports'.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\uart\uart_conv_dpram.ip --synthesis=VERILOG --output-directory=F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\uart\uart_conv_dpram --family="Arria 10" --part=10AX027H4F34E3SG
: uart_conv_dpram.ram_2port_0: Targeting device family: Arria 10.
: uart_conv_dpram.ram_2port_0: Tab Output1 is unavailable while using 'Customize clocks for A and B ports'.
Info: uart_conv_dpram: "Transforming system: uart_conv_dpram"
Info: uart_conv_dpram: "Naming system components in system: uart_conv_dpram"
Info: uart_conv_dpram: "Processing generation queue"
Info: uart_conv_dpram: "Generating: uart_conv_dpram"
Info: uart_conv_dpram: "Generating: uart_conv_dpram_ram_2port_181_tv3a3dq"
Info: uart_conv_dpram: Done "uart_conv_dpram" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in uart_conv_dpram. No files generated.
Info: Finished: Generate IP Core Documentation
