
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000134                       # Number of seconds simulated
sim_ticks                                   133713160                       # Number of ticks simulated
final_tick                                  133713160                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186450                       # Simulator instruction rate (inst/s)
host_op_rate                                   217022                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              354005203                       # Simulator tick rate (ticks/s)
host_mem_usage                                1194120                       # Number of bytes of host memory used
host_seconds                                     0.38                       # Real time elapsed on the host
sim_insts                                       70422                       # Number of instructions simulated
sim_ops                                         81971                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           33856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           20160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              54016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        33856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33856                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 844                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          253198713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          150770500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             403969213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     253198713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        253198713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         253198713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         150770500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            403969213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         844                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        104                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  53312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   54016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                12                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     133603204                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  208                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.693642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.218705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   138.045923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             1      0.29%      0.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          153     44.22%     44.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           73     21.10%     65.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           33      9.54%     75.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           26      7.51%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           14      4.05%     86.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           10      2.89%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           12      3.47%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           24      6.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          346                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     164.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     97.465456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    221.853205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1     10.00%     10.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             3     30.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1     10.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1     10.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1     10.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1     10.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            10                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.800000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.766667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.135292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     60.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     10.00%     70.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     20.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     10.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            10                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     42513898                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                75833898                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8330000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25518.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45518.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       398.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    403.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.66                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1357                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     128                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.98                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     140931.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   622965                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             325516.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1959216                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 157248                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy               822120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              1529913                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         68625.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    1278704.100000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy           43956                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     34802.025000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           6843066.525000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             51.177210                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             97107795                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       358333                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4427500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      3600848                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     12208087                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      31778909                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     81339483                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   18320                       # Number of BP lookups
system.cpu.branchPred.condPredicted              9179                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1952                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 8195                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    5862                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.531422                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3283                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                785                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             823                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                444                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              379                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       133713160                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           160521                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              13781                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          96962                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       18320                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               9589                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        118372                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    3996                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           325                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          355                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     98692                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   290                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             134870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.846541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.531635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    30996     22.98%     22.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    93575     69.38%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    10299      7.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               134870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.114128                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.604046                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    21037                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 52092                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     48986                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 11253                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1502                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 5443                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   522                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  92182                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3913                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1502                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    32778                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    7618                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12987                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     47837                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 32148                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  88741                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  1560                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   579                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     10                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  11153                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  13985                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                4                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands               87167                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                405788                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           100050                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 79379                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     7788                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                320                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            320                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     21137                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                20106                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               14437                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1075                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               99                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      86860                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 632                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     86031                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               123                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            5520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        13386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        134870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.637881                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.757768                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               71984     53.37%     53.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               39741     29.47%     82.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               23145     17.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          134870                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2263     51.15%     51.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2158     48.78%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 8      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 52151     60.62%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.01%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                19626     22.81%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14218     16.53%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  86031                       # Type of FU issued
system.cpu.iq.rate                           0.535949                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        4424                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.051423                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             311444                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             93025                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        84404                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  35                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  90428                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      19                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1968                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1653                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          598                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1502                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1547                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4312                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               87492                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 20106                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                14437                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                321                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4103                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             29                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            804                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          674                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1478                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 84773                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 18902                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1258                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        32998                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    13281                       # Number of branches executed
system.cpu.iew.exec_stores                      14096                       # Number of stores executed
system.cpu.iew.exec_rate                     0.528112                       # Inst execution rate
system.cpu.iew.wb_sent                          84552                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         84420                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     37837                       # num instructions producing a value
system.cpu.iew.wb_consumers                     52349                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.525912                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.722784                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            4600                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             630                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1461                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       132051                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.620753                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.791795                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        75930     57.50%     57.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        30271     22.92%     80.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        25850     19.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       132051                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                70422                       # Number of instructions committed
system.cpu.commit.committedOps                  81971                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          32292                       # Number of memory references committed
system.cpu.commit.loads                         18453                       # Number of loads committed
system.cpu.commit.membars                         311                       # Number of memory barriers committed
system.cpu.commit.branches                      12836                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     74181                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            49675     60.60%     60.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           18453     22.51%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13823     16.86%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             81971                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 25850                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       192629                       # The number of ROB reads
system.cpu.rob.rob_writes                      175963                       # The number of ROB writes
system.cpu.timesIdled                             389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           25651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       70422                       # Number of Instructions Simulated
system.cpu.committedOps                         81971                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.279416                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.279416                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.438709                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.438709                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    90098                       # number of integer regfile reads
system.cpu.int_regfile_writes                   54777                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    310508                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    24468                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   36386                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1229                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           218.465980                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            188000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   218.465980                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.213346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.213346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.307617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            122555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           122555                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        16237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16237                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        13215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13215                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          307                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          307                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         29452                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            29452                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        29452                       # number of overall hits
system.cpu.dcache.overall_hits::total           29452                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           235                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          494                       # number of overall misses
system.cpu.dcache.overall_misses::total           494                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     18747948                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18747948                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     21130376                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21130376                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        76636                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        76636                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     39878324                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39878324                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     39878324                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39878324                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        16472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        16472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        13474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        29946                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        29946                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        29946                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        29946                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014267                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019222                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003257                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003257                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016496                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79778.502128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79778.502128                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81584.463320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81584.463320                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        76636                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76636                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 80725.352227                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80725.352227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 80725.352227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80725.352227                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           76                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          179                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          315                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          315                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     12891452                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12891452                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     12384314                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12384314                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     25275766                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25275766                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     25275766                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25275766                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011578                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011578                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010519                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81078.314465                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81078.314465                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79386.628205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79386.628205                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80240.526984                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80240.526984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80240.526984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80240.526984                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               116                       # number of replacements
system.cpu.icache.tags.tagsinuse           296.940026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.206897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   296.940026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.579961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.579961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            197911                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           197911                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        98083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           98083                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         98083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            98083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        98083                       # number of overall hits
system.cpu.icache.overall_hits::total           98083                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          608                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           608                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          608                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            608                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          608                       # number of overall misses
system.cpu.icache.overall_misses::total           608                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     45919021                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45919021                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     45919021                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45919021                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     45919021                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45919021                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        98691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        98691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        98691                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        98691                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        98691                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        98691                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006161                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006161                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006161                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006161                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006161                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75524.705592                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75524.705592                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75524.705592                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75524.705592                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75524.705592                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75524.705592                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5539                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                94                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.925532                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           79                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           79                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           79                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          529                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          529                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          529                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          529                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          529                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          529                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     41825561                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41825561                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     41825561                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41825561                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     41825561                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41825561                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005360                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005360                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005360                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005360                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79065.332703                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79065.332703                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79065.332703                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79065.332703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79065.332703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79065.332703                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests           960                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    133713160                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                688                       # Transaction distribution
system.membus.trans_dist::WritebackClean          116                       # Transaction distribution
system.membus.trans_dist::ReadExReq               156                       # Transaction distribution
system.membus.trans_dist::ReadExResp              156                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            529                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           159                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        41280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        20160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               844                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.068720                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.253128                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     786     93.13%     93.13% # Request fanout histogram
system.membus.snoop_fanout::1                      58      6.87%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 844                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1887588                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2896004                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1728744                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000075                       # Number of seconds simulated
sim_ticks                                    75453140                       # Number of ticks simulated
final_tick                                  209180461                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 504573                       # Simulator instruction rate (inst/s)
host_op_rate                                   563675                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              265620216                       # Simulator tick rate (ticks/s)
host_mem_usage                                1195144                       # Number of bytes of host memory used
host_seconds                                     0.28                       # Real time elapsed on the host
sim_insts                                      143323                       # Number of instructions simulated
sim_ops                                        160116                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst            4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst         4672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4672                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst               73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  89                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           61919226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           13571337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75490563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      61919226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         61919226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          61919226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          13571337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             75490563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                          89                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         31                       # Number of write requests accepted
system.mem_ctrls.readBursts                       178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       62                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   5696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    5696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      75488959                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   178                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   62                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           40                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.800000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.641930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   129.830501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           16     40.00%     40.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            7     17.50%     57.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           11     27.50%     85.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            1      2.50%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            2      5.00%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            3      7.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           40                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.089584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.806859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47             1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.750000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.702381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                      5786724                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 9346724                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     890000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32509.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52509.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        75.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      149                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      53                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     629074.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    76755                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                    37632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  209328                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                  62712                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy               120900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy               191142                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          9873.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    133246.650000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy           15768                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     201231.600000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1058588.850000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             14.029752                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             70739701                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       147500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        657500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     57990583                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      4380793                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       3802661                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      8488264                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   11512                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4163                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               291                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 6461                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    6336                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.065315                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2677                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              41                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               27                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        75467301                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            90580                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               1912                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          79026                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       11512                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               9027                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         83589                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     606                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     79318                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    25                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              85816                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.987741                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.373246                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     6510      7.59%      7.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73848     86.05%     93.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5458      6.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                85816                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.127092                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.872444                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     8970                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 32102                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     34123                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 10362                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    259                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 6064                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    47                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  80462                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   401                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    259                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    17658                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    1735                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             86                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     35550                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 30528                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  79804                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   267                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                  22427                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    272                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               75369                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                357107                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            85618                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                 73722                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     1647                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  6                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     22408                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                23824                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8049                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2089                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                2                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      79524                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   9                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     79259                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                11                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            1395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         2583                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         85816                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.923592                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.779792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29620     34.52%     34.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               33133     38.61%     73.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               23063     26.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           85816                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    519     64.88%     64.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   281     35.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 47533     59.97%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23707     29.91%     89.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8015     10.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  79259                       # Type of FU issued
system.cpu.iq.rate                           0.875017                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         800                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010093                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             245145                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             80939                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        78930                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  80059                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             6060                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          545                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          172                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    259                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     399                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   330                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               79533                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 23824                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 8049                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   274                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             96                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          154                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  250                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 79101                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 23642                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               158                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        31645                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    10718                       # Number of branches executed
system.cpu.iew.exec_stores                       8003                       # Number of stores executed
system.cpu.iew.exec_rate                     0.873272                       # Inst execution rate
system.cpu.iew.wb_sent                          78962                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         78930                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     51573                       # num instructions producing a value
system.cpu.iew.wb_consumers                     69118                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.871384                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.746159                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            1222                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               7                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               247                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        85158                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.917565                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.827795                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        32976     38.72%     38.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        26226     30.80%     69.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        25956     30.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        85158                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                72894                       # Number of instructions committed
system.cpu.commit.committedOps                  78138                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          31156                       # Number of memory references committed
system.cpu.commit.loads                         23279                       # Number of loads committed
system.cpu.commit.membars                           2                       # Number of memory barriers committed
system.cpu.commit.branches                      10583                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     72561                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2499                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            46978     60.12%     60.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.01%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           23279     29.79%     89.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7877     10.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             78138                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 25956                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       138536                       # The number of ROB reads
system.cpu.rob.rob_writes                      159378                       # The number of ROB writes
system.cpu.timesIdled                              63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            4764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       72894                       # Number of Instructions Simulated
system.cpu.committedOps                         78138                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.242626                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.242626                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.804747                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.804747                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    81069                       # number of integer regfile reads
system.cpu.int_regfile_writes                   57150                       # number of integer regfile writes
system.cpu.cc_regfile_reads                    307794                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17190                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   31532                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      8                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           316.830797                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   316.830797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.309405                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.309405                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          331                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.323242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            101792                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           101792                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        17558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           17558                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         7855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7855                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            2                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         25413                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            25413                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        25413                       # number of overall hits
system.cpu.dcache.overall_hits::total           25413                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           13                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            13                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           27                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             27                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           27                       # number of overall misses
system.cpu.dcache.overall_misses::total            27                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      1214184                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1214184                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      1168880                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1168880                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      2383064                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2383064                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      2383064                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2383064                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        17571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         7869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        25440                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        25440                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        25440                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        25440                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000740                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001779                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001061                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001061                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001061                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001061                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 93398.769231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93398.769231                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83491.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83491.428571                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 88261.629630                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88261.629630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 88261.629630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88261.629630                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           11                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           11                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           16                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           16                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      1038663                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1038663                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       394443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       394443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      1433106                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1433106                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      1433106                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1433106                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000635                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000635                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000629                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 94423.909091                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94423.909091                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78888.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78888.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89569.125000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89569.125000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89569.125000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89569.125000                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                36                       # number of replacements
system.cpu.icache.tags.tagsinuse           422.879948                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               11101                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            308.361111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   422.879948                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.825937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.825937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            158709                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           158709                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        79235                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           79235                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         79235                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            79235                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        79235                       # number of overall hits
system.cpu.icache.overall_hits::total           79235                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           83                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           83                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             83                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           83                       # number of overall misses
system.cpu.icache.overall_misses::total            83                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      6915526                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6915526                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      6915526                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6915526                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      6915526                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6915526                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        79318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        79318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        79318                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        79318                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        79318                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        79318                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001046                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001046                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 83319.590361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83319.590361                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 83319.590361                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83319.590361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 83319.590361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83319.590361                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1122                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    93.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           36                       # number of writebacks
system.cpu.icache.writebacks::total                36                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           73                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           73                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           73                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      6314923                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6314923                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      6314923                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6314923                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      6314923                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6314923                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000920                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000920                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000920                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000920                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 86505.794521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86505.794521                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 86505.794521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86505.794521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 86505.794521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86505.794521                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests           125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     75467301                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 84                       # Transaction distribution
system.membus.trans_dist::WritebackClean           36                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             73                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            11                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         6976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    8000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                89                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.044944                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.208355                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      85     95.51%     95.51% # Request fanout histogram
system.membus.snoop_fanout::1                       4      4.49%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                  89                       # Request fanout histogram
system.membus.reqLayer0.occupancy              337816                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy             398660                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy              88480                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000009                       # Number of seconds simulated
sim_ticks                                     8858122                       # Number of ticks simulated
final_tick                                  218048579                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6910235                       # Simulator instruction rate (inst/s)
host_op_rate                                  7726657                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              415714154                       # Simulator tick rate (ticks/s)
host_mem_usage                                1195144                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                      147136                       # Number of instructions simulated
sim_ops                                        164585                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst            3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               4800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst               57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  75                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          411825441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          130050139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             541875580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     411825441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        411825441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         411825441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         130050139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            541875580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                          75                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         37                       # Number of write requests accepted
system.mem_ctrls.readBursts                       150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       74                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   4736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    4800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2368                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                       8918931                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   150                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   74                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           52                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.615385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.237132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   131.346892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           27     51.92%     51.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           10     19.23%     71.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            5      9.62%     80.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            2      3.85%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            2      3.85%     88.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            1      1.92%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            3      5.77%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            2      3.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           52                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.774191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.760952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                      4988756                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 7948756                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33707.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53707.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       534.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       238.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    541.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    267.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.41                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      119                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      47                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.51                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      79633.31                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    85680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             48921.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  174048                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                  61776                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                72540                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         156232.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          4080.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    74945.100000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     1606.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           679829.700000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             76.746482                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime              5151481                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        15000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        390000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN       445847                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       3243522                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      4773749                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    1328                       # Number of BP lookups
system.cpu.branchPred.condPredicted               923                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               136                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                  412                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     247                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.951456                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     128                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              83                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 53                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               30                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON         8868118                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            10634                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               1216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                           5050                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        1328                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                428                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          5783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     280                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      5173                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    27                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples               7191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.824642                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.542219                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     1798     25.00%     25.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4856     67.53%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      537      7.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 7191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.124882                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.474892                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     1560                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  1213                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4049                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   263                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    106                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  253                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    35                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                   5124                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   292                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    106                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     2055                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                     624                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            166                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      3808                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                   432                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   4906                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                    89                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                    133                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    136                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                5263                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 21433                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups             4927                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                  4724                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                      541                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 10                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       356                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 1026                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 562                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 6                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               20                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       4811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  16                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                      4729                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                12                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined             368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined          764                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples          7191                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.657628                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.750992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3680     51.18%     51.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2293     31.89%     83.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1218     16.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            7191                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    136     41.09%     41.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   195     58.91%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  3162     66.86%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.02%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1015     21.46%     88.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 551     11.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   4729                       # Type of FU issued
system.cpu.iq.rate                           0.444706                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         331                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.069994                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              16994                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes              5197                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         4625                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                   5060                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               10                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads           76                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           26                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    106                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     195                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   168                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                4827                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  1026                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                  562                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 10                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   162                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             17                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  103                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                  4648                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                   982                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                83                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         1522                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1068                       # Number of branches executed
system.cpu.iew.exec_stores                        540                       # Number of stores executed
system.cpu.iew.exec_rate                     0.437089                       # Inst execution rate
system.cpu.iew.wb_sent                           4636                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          4625                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      1974                       # num instructions producing a value
system.cpu.iew.wb_consumers                      2717                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.434926                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.726537                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts             289                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              15                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               102                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples         7010                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.636519                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.801967                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3991     56.93%     56.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1576     22.48%     79.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1443     20.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         7010                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 3806                       # Number of instructions committed
system.cpu.commit.committedOps                   4462                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1487                       # Number of memory references committed
system.cpu.commit.loads                           951                       # Number of loads committed
system.cpu.commit.membars                           6                       # Number of memory barriers committed
system.cpu.commit.branches                       1032                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      3630                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   94                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             2974     66.65%     66.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               1      0.02%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             951     21.31%     87.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            536     12.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              4462                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  1443                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        10292                       # The number of ROB reads
system.cpu.rob.rob_writes                        9680                       # The number of ROB writes
system.cpu.timesIdled                              44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            3443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        3806                       # Number of Instructions Simulated
system.cpu.committedOps                          4462                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.794009                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.794009                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.357909                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.357909                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                     4570                       # number of integer regfile reads
system.cpu.int_regfile_writes                    2535                       # number of integer regfile writes
system.cpu.cc_regfile_reads                     16837                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     2298                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    1563                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     24                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           337.613189                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               56948                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               349                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.174785                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   337.613189                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.329700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.329700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.340820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5970                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5970                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data          933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             933                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          521                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            521                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          1454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         1454                       # number of overall hits
system.cpu.dcache.overall_hits::total            1454                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           21                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            21                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           22                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             22                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           22                       # number of overall misses
system.cpu.dcache.overall_misses::total            22                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      2112661                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2112661                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data       103292                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       103292                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      2215953                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2215953                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      2215953                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2215953                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data          954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         1476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1476                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         1476                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1476                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022013                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001916                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001916                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014905                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014905                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 100602.904762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100602.904762                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data       103292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total       103292                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 100725.136364                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100725.136364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 100725.136364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100725.136364                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            4                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           17                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           18                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           18                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      1668853                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1668853                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       101575                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       101575                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      1770428                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1770428                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      1770428                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1770428                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017820                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017820                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012195                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012195                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012195                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012195                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 98167.823529                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 98167.823529                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data       101575                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       101575                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 98357.111111                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98357.111111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 98357.111111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98357.111111                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                40                       # number of replacements
system.cpu.icache.tags.tagsinuse           454.993706                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              165061                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               507                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            325.564103                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   454.993706                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.888660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.888660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10403                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10403                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         5108                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5108                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          5108                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5108                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         5108                       # number of overall hits
system.cpu.icache.overall_hits::total            5108                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           65                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            65                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           65                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             65                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           65                       # number of overall misses
system.cpu.icache.overall_misses::total            65                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      5287746                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5287746                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      5287746                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5287746                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      5287746                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5287746                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         5173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         5173                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5173                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         5173                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5173                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.012565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012565                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.012565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.012565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012565                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81349.938462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81349.938462                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 81349.938462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81349.938462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 81349.938462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81349.938462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          758                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      4799649                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4799649                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      4799649                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4799649                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      4799649                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4799649                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011019                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84204.368421                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84204.368421                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84204.368421                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84204.368421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84204.368421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84204.368421                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests           115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           49                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED      8868118                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 74                       # Transaction distribution
system.membus.trans_dist::WritebackClean           40                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             57                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            17                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         6208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    7360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                75                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.160000                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.369075                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      63     84.00%     84.00% # Request fanout histogram
system.membus.snoop_fanout::1                      12     16.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                  75                       # Request fanout histogram
system.membus.reqLayer0.occupancy              327712                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             313330                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy              97131                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
