<dec f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='32'/>
<doc f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='31'>// Normal instruction size (in bytes).</doc>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='179' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='184' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='185' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='296' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBranchRelaxation.cpp' l='120' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBranchRelaxation.cpp' l='160' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4290' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4293' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='580' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='690' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='692' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='693' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='699' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='701' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cpp' l='387' u='c'/>
