<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DSD_Project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Floating_Point_Addition.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Floating_Point_Addition.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Floating_Point_Addition.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Floating_Point_Addition.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Floating_Point_Addition.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Floating_Point_Addition.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Floating_Point_Addition.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Floating_Point_Addition_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Floating_Point_Addition_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Floating_Point_Addition_xst.xrpt"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Simulation_Floating_Point_Addition_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simulation_Floating_Point_Multiplication_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Simulation_Floating_Point_Multiplication_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Simulation_Floating_Point_Multiplication_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simulation_Floating_Point_Multiplication_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Simulation_Testing_1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simulation_Testing_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Simulation_Testing_2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simulation_Testing_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Simulation_Testing_3_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simulation_Testing_3_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Simulation_Testing_4_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simulation_Testing_4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Simulation_Testing_5_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_32bit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Testing_2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Testing_2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Testing_2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Testing_2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Testing_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Testing_2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Testing_2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Testing_2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Testing_2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Testing_2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testing_2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Testing_2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Testing_2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Testing_2.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Testing_2.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Testing_2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Testing_2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Testing_2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Testing_2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Testing_2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Testing_2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Testing_2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Testing_2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Testing_2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Testing_2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Testing_2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Testing_2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Testing_2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Testing_2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Testing_2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Testing_2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Testing_2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Testing_2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Testing_2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Testing_2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Testing_2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_COREGEN_PROJECT" xil_pn:name="ipcore_dir/Adder_1bit.cgp"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/Adder_1bit_readme.txt"/>
    <file xil_pn:fileType="FILE_COREGEN_PROJECT" xil_pn:name="ipcore_dir/Adder_32bit.cgp"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/Adder_32bit_readme.txt"/>
    <file xil_pn:fileType="FILE_COREGEN_PROJECT" xil_pn:name="ipcore_dir/Adder_8bit.cgp"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/Adder_8bit_readme.txt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testing_2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="testing_2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="testing_2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1517822280" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1517822280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517895831" xil_pn:in_ck="4572689364184185667" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1517895831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Floating_Point_Addition.v"/>
      <outfile xil_pn:name="Floating_Point_Multiplication.v"/>
      <outfile xil_pn:name="Simulation_Floating_Point_Addition.v"/>
      <outfile xil_pn:name="Simulation_Floating_Point_Multiplication.v"/>
      <outfile xil_pn:name="Simulation_Testing_1.v"/>
      <outfile xil_pn:name="Simulation_Testing_2.v"/>
      <outfile xil_pn:name="Simulation_Testing_3.v"/>
      <outfile xil_pn:name="Simulation_Testing_4.v"/>
      <outfile xil_pn:name="Simulation_Testing_5.v"/>
      <outfile xil_pn:name="Test.v"/>
      <outfile xil_pn:name="Test_32bit.v"/>
      <outfile xil_pn:name="Testing_1.v"/>
      <outfile xil_pn:name="Testing_2.v"/>
      <outfile xil_pn:name="Testing_3.v"/>
      <outfile xil_pn:name="Testing_4.v"/>
      <outfile xil_pn:name="Testing_5.v"/>
    </transform>
    <transform xil_pn:end_ts="1517892977" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8863098210389050715" xil_pn:start_ts="1517892977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517892977" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4176111437007487901" xil_pn:start_ts="1517892977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517899807" xil_pn:in_ck="-1051470094498199587" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2959890743355795852" xil_pn:start_ts="1517899806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Adder_1bit.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Adder_1bit.v"/>
      <outfile xil_pn:name="ipcore_dir/Adder_32bit.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Adder_32bit.v"/>
      <outfile xil_pn:name="ipcore_dir/Adder_8bit.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Adder_8bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1517899807" xil_pn:in_ck="-2877317876043653244" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1517899807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Floating_Point_Addition.v"/>
      <outfile xil_pn:name="Floating_Point_Multiplication.v"/>
      <outfile xil_pn:name="Simulation_Floating_Point_Addition.v"/>
      <outfile xil_pn:name="Simulation_Floating_Point_Multiplication.v"/>
      <outfile xil_pn:name="Simulation_Testing_1.v"/>
      <outfile xil_pn:name="Simulation_Testing_2.v"/>
      <outfile xil_pn:name="Simulation_Testing_3.v"/>
      <outfile xil_pn:name="Simulation_Testing_4.v"/>
      <outfile xil_pn:name="Simulation_Testing_5.v"/>
      <outfile xil_pn:name="Test.v"/>
      <outfile xil_pn:name="Test_32bit.v"/>
      <outfile xil_pn:name="Testing_1.v"/>
      <outfile xil_pn:name="Testing_2.v"/>
      <outfile xil_pn:name="Testing_3.v"/>
      <outfile xil_pn:name="Testing_4.v"/>
      <outfile xil_pn:name="Testing_5.v"/>
      <outfile xil_pn:name="ipcore_dir/Adder_1bit.v"/>
      <outfile xil_pn:name="ipcore_dir/Adder_32bit.v"/>
      <outfile xil_pn:name="ipcore_dir/Adder_8bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1517899811" xil_pn:in_ck="-2877317876043653244" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2482413490135104809" xil_pn:start_ts="1517899807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Simulation_Floating_Point_Multiplication_beh.prj"/>
      <outfile xil_pn:name="Simulation_Floating_Point_Multiplication_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1517899817" xil_pn:in_ck="-8606829699929745635" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8471023715625977012" xil_pn:start_ts="1517899811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Simulation_Floating_Point_Multiplication_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1517845236" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1517845236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517899481" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-904886394774808003" xil_pn:start_ts="1517899480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517899481" xil_pn:in_ck="-1051470094498199587" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2959890743355795852" xil_pn:start_ts="1517899481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="ipcore_dir/Adder_8bit.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Adder_8bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1517845236" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1517845236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517899481" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3348182953587902463" xil_pn:start_ts="1517899481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517845236" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1517845236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1517899481" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6647628059762516310" xil_pn:start_ts="1517899481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1517899538" xil_pn:in_ck="-3648341452049381281" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2538157470906918619" xil_pn:start_ts="1517899528">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Floating_Point_Addition.cmd_log"/>
      <outfile xil_pn:name="Floating_Point_Addition.lso"/>
      <outfile xil_pn:name="Floating_Point_Addition.prj"/>
      <outfile xil_pn:name="Floating_Point_Addition.syr"/>
      <outfile xil_pn:name="Floating_Point_Addition.xst"/>
      <outfile xil_pn:name="Floating_Point_Addition_envsettings.html"/>
      <outfile xil_pn:name="Floating_Point_Addition_summary.html"/>
      <outfile xil_pn:name="Floating_Point_Addition_xst.xrpt"/>
      <outfile xil_pn:name="Testing_2.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1517899538" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3789614523292150742" xil_pn:start_ts="1517899538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1517846680" xil_pn:in_ck="-2184812762509451147" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3589521277780796876" xil_pn:start_ts="1517846669">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1517846737" xil_pn:in_ck="-2184812762509451146" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-1156084432593644544" xil_pn:start_ts="1517846680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1517846775" xil_pn:in_ck="-4110276714108650865" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-4742726394631258090" xil_pn:start_ts="1517846737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1517846806" xil_pn:in_ck="-2184812762509451278" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="335873702051717080" xil_pn:start_ts="1517846775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1517846967" xil_pn:in_ck="-4152580505142600228" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-3589521277780796876" xil_pn:start_ts="1517846967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1517846775" xil_pn:in_ck="-2184812762509451278" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1517846760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
