$date
	Mon Feb 24 23:34:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 4 $ sel [3:0] $end
$scope module DUT $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 4 ' sel [3:0] $end
$var reg 32 ( out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111110000 (
b0 '
b100000 &
b11111010000 %
b0 $
b100000 #
b11111010000 "
b11111110000 !
$end
#20
