0.6
2019.2
Dec  5 2019
05:06:03
C:/Users/Francis/Google Drive/UNCC/Spring 2020/ECGR 4146 - VHDL/project_UART/project_UART.srcs/Baud_gen_sim/new/Baud_Gen_TB.vhd,1587349318,vhdl,,,,baud_gen_tb,,,,,,,,
C:/Users/Francis/Google Drive/UNCC/Spring 2020/ECGR 4146 - VHDL/project_UART/project_UART.srcs/sources_1/new/baud_gen.vhd,1587139195,vhdl,,,,baud_gen,,,,,,,,
