 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep -fl "C:/intelFPGA/17.0/project/arria5_tst1/library.cfg" "C:/intelFPGA/17.0/project/arria5_tst1/projlib.cfg" -w arria5_tst1 -b arria5_tst1  -o "C:/intelFPGA/17.0/project/arria5_tst1/compile" -u "C:/Aldec/Active-HDL-10.4/bin/systf.dll" -g "5" -O2 -p "C:\intelFPGA\17.0\project\arria5_tst1\arria5_tst1" -tmp "C:\Users\Lmx2315\AppData\Local\Temp\8200_22915938" "C:/intelFPGA/17.0/project/arria5_tst1/src/arria5_tst1.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/Block_upr_spi1.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/pll1_0002.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/tst_rst_modul.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufi4.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufi5.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufout3.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufi3.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/Block_control_GPHY.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/buf_out1.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/buf_io1.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/buf34_out.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufin20.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufout10.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufout7.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufi1.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufout17.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufi6.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufout16.v" "C:/intelFPGA/17.0/project/arria5_tst1/src/bufout18.v"  -l "C:/intelFPGA/17.0/project/arria5_tst1/compile/arria5_tst1.erf" -l "C:/intelFPGA/17.0/project/arria5_tst1/compile/arria5_tst1.erf" -li "C:/intelFPGA/17.0/project/arria5_tst1/compile/arria5_tst1.epr"  -sve  -sv2k12  