/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [13:0] _04_;
  wire [2:0] _05_;
  wire [7:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [26:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z[0] | in_data[92];
  assign celloutsig_1_8z = celloutsig_1_6z[3] | celloutsig_1_6z[5];
  assign celloutsig_1_10z = celloutsig_1_4z | in_data[144];
  assign celloutsig_1_13z = celloutsig_1_10z | celloutsig_1_6z[6];
  assign celloutsig_1_16z = celloutsig_1_2z | celloutsig_1_3z;
  assign celloutsig_1_17z = celloutsig_1_0z[1] | celloutsig_1_15z[3];
  assign celloutsig_0_5z = celloutsig_0_1z[6] | celloutsig_0_2z;
  assign celloutsig_0_17z = _00_ | _01_;
  assign celloutsig_0_2z = celloutsig_0_0z[1] | celloutsig_0_0z[3];
  assign celloutsig_0_21z = celloutsig_0_11z[3] | celloutsig_0_13z[2];
  assign celloutsig_0_22z = _03_ | celloutsig_0_2z;
  assign celloutsig_1_2z = celloutsig_1_1z[18] | in_data[160];
  assign celloutsig_1_3z = celloutsig_1_0z[2] | celloutsig_1_0z[1];
  assign celloutsig_1_4z = celloutsig_1_1z[22] | in_data[176];
  reg [13:0] _21_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 14'h0000;
    else _21_ <= { in_data[93:85], celloutsig_0_0z };
  assign { _04_[13], _02_, _04_[11:10], _00_, _04_[8:0] } = _21_;
  reg [2:0] _22_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 3'h0;
    else _22_ <= { celloutsig_0_1z[3:2], celloutsig_0_3z };
  assign { _05_[2], _01_, _05_[0] } = _22_;
  reg [7:0] _23_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 8'h00;
    else _23_ <= { celloutsig_0_0z[3:2], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_11z };
  assign { _06_[7], _03_, _06_[5:0] } = _23_;
  assign celloutsig_0_0z = in_data[23:19] >> in_data[19:15];
  assign celloutsig_1_11z = { celloutsig_1_5z[6:0], celloutsig_1_8z } >> in_data[126:119];
  assign celloutsig_1_15z = celloutsig_1_6z[9:0] >> { in_data[159:152], celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_1z[1], celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_13z } >> { celloutsig_1_1z[7], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_18z[6:1] >> { celloutsig_1_7z[12:9], celloutsig_1_16z, celloutsig_1_8z };
  assign celloutsig_0_11z = in_data[40:37] >> { _04_[13], _02_, _04_[11:10] };
  assign celloutsig_0_1z = in_data[55:49] >> in_data[79:73];
  assign celloutsig_0_13z = { celloutsig_0_1z[6:3], celloutsig_0_5z } >> { celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[177:174] >> in_data[187:184];
  assign celloutsig_1_1z = in_data[135:109] >> in_data[168:142];
  assign celloutsig_1_5z = { celloutsig_1_1z[3:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } >> in_data[177:164];
  assign celloutsig_1_6z = { in_data[180:173], celloutsig_1_0z } >> { celloutsig_1_1z[10:7], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_1z[22:14], celloutsig_1_0z } >> { celloutsig_1_6z, celloutsig_1_2z };
  assign { _04_[12], _04_[9] } = { _02_, _00_ };
  assign _05_[1] = _01_;
  assign _06_[6] = _03_;
  assign { out_data[143:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
