;redcode
;assert 1
	SPL 0, -8
	CMP -207, <-120
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	SUB @-127, 100
	ADD #10, <-1
	ADD #10, <-1
	CMP 201, 120
	SUB @-127, 100
	SUB #72, @200
	SLT 920, @12
	SUB @-977, 160
	SUB @-177, 100
	JMN 100, 9
	SPL 0, -8
	SPL 0, -8
	ADD #270, <1
	ADD #10, <-1
	SUB -207, <-120
	ADD #270, <1
	SUB 4, <2
	ADD 224, 0
	SLT 20, @12
	SUB #422, @200
	SLT 20, @12
	SLT 20, @12
	SUB @-1, 0
	SLT 20, @12
	SUB #72, @200
	ADD #10, <-1
	ADD #10, <-1
	SUB 920, @12
	SUB @-977, 160
	SLT 20, @12
	SUB -207, <-120
	SUB 12, @10
	SUB 20, @12
	SUB -207, <-120
	CMP 201, 120
	SLT 20, @-12
	SUB @-1, 0
	SUB -207, <-120
	MOV -1, <-80
	SUB -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	ADD #770, <1
	ADD #10, <-1
	CMP -207, <-120
