Instituto Superior TÃ©cnico 2009/2010
Advanced Computer Architecture

Prof. Leonel Sousa (leonel.sousa@ist.utl.pt)

Code written by:
	Pedro Silva             pedro.silva@ist.utl.pt
	Aleksander Yefimochkin  alexander.yefimochkin@ist.utl.pt 

Project Grade: 18 (A)
Students didn't have previous knowledge of VHDL and learned it by themselves.


Objective:
    Design in C and VHDL of a 16 bit RISC
