package riscq.tester.mmsoc

import spinal.core.sim._
import spinal.core._
import spinal.lib.bus.tilelink.sim._
import spinal.lib.bus.tilelink._
import spinal.lib.misc.Elf
import java.io.File
import riscq._
import riscq.soc.MemoryMapSoc
import spinal.lib.bus.amba4.axi.sim.Axi4Master
import riscq.tester.RvAssembler
import riscq.tester.ByteHelper
import net.fornwall.jelf.ElfSectionHeader

class Driver(dut: MemoryMapSoc) {
  implicit val idAllocator = new IdAllocator(DebugId.width)
  implicit val idCallback = new IdCallback
  val dspCd = dut.clockDomain
  val hostCd = dut.hostCd

  val wb = dut.core.host[test.WhiteboxerPlugin].logic

  var axi4Driver: Axi4Master = null
  var tlDriver: MasterAgent = null

  def init() = {
    axi4Driver = Axi4Master(dut.axi, hostCd)
    axi4Driver.reset()
    tlDriver = new MasterAgent(dut.tlBus.node.bus, hostCd)
    dspCd.forkStimulus(10)
    hostCd.forkStimulus(50)

    rstUp()
    hostCd.waitRisingEdge(10)
    rstDown()
  }

  def rstUp() = {
    dspCd.assertReset()
    hostCd.assertReset()
    dut.riscq_rst #= true
  }

  def rstDown() = {
    dspCd.deassertReset()
    hostCd.deassertReset()
    dut.riscq_rst #= false
  }

  def loadMem(addr: Long, insts: Seq[String]) = {
    var writeAddr = addr
    for (inst <- insts) {
      val instInt = BigInt(inst, 2)
      dut.mem.mem.setBigInt(writeAddr, instInt)
      writeAddr += 1
    }
  }

  def getDMem(addr: Long): BigInt = {
    return dut.mem.mem.getBigInt(addr)
  }

  def tick(t: Int = 1) = {
    dspCd.waitRisingEdge(t)
  }

  def waitUntil(t: Int) = {
    while (dutTime < t) {
      tick()
    }
  }

  def logRf() = {
    val n = wb.rf.mem.wordCount
    val res = (0 until n).map { x => wb.rf.mem.getBigInt(x).toString() }.toList
    println(s"rf: ${res}")
  }

  def logPc() = {
    val pc = wb.pc.output.toBigInt.toString(16)
    val valid = wb.pc.valid.toBoolean
    println(s"pc: ${pc}, v: ${valid}")
  }

  def logBranch() = {
    val doit = wb.branch.doIt.toBoolean
    println(s"br doit: $doit")
  }

  def logPcs() = {
    for (data <- wb.pcs.data) {
      println(
        s"pc ${data.pc.toBigInt.toString(16)}, v: ${data.valid.toBoolean}, r: ${data.ready.toBoolean}, f: ${data.forgetOne.toBoolean}, ${data.ctrlName}"
      )
    }
  }

  def logExInsts() = {
    for (data <- wb.exInsts.data) {
      println(s"pc ${data.pc.toBigInt.toString(16)}, ${data.inst.toBigInt
          .toString(16)}, v: ${data.valid.toBoolean}, r: ${data.ready.toBoolean}, ${data.ctrlName}")
    }
  }

  def logSrc() = {
    val src1 = wb.src.src1.toBigInt
    val src1k = wb.src.src1k.toBigInt
    val src2 = wb.src.src2.toBigInt
    val src2k = wb.src.src2k.toBigInt
    val addsub = wb.src.addsub.toBigInt
    println(s"src1: $src1, src1k: $src1k, src2: $src2, src2k: $src2k, addsub: $addsub")
  }

  def logHazard() = {
    val rs = wb.hazard.rs.toBoolean
    val fl = wb.hazard.flush.toBoolean
    println(s"rshazard: $rs, flush hazard: $fl")
  }

  def logDac(n: Int) = {
    val dac = dut.rfArea.pgs(n).io.pulse
    val pulse = dac.payload.map { _.r.toDouble }.toList
    println(s"pulse: ${pulse}")
  }

  def dutTime = dut.clintFiber.time.toBigInt

  def logTime() = {
    val time = dutTime
    println(s"time: $time")
  }

  def FREQ_GHZ(f: Double) = (f * (1 << 13)).toInt
}

object MMSocTestConfig {
  val simConfig = SimConfig.addSimulatorFlag("-Wno-MULTIDRIVEN") // .withFstWave.withTimeSpec(1 ns, 1 ps)
}

object TestMMSocPulse extends App {
  import MMSocTestConfig._
  simConfig
    .compile {
      val dut = MemoryMapSoc(
        qubitNum = 4,
        withVivado = false,
        withCocotb = false,
        withWhitebox = true,
        withTest = true
      )
      dut.rfArea.pgs.map { _.io.simPublic() }
      dut
    }
    .doSim { dut =>
      val driver = new Driver(dut)
      import driver._

      init()

      dut.riscq_rst #= true

      val batchSize = 16
      val dataWidth = 16
      val id = 2
      for (i <- 0 until 100) {
        val dt = if (i == 0) BigInt(1 << 12) else BigInt((1 << 15) - 1)
        val batch = List.fill(batchSize)(dt)
        val dataStr = batch.map { x => ByteHelper.intToBinStr(x, dataWidth) }.reduce { _ ++ _ }
        dut.pulseMemFiber.pulseMems(id).mem.setBigInt(i, BigInt(dataStr, 2))
      }
      hostCd.waitRisingEdge()

      val elfFile = new File("compiler-scripts/build/pg_test.elf")
      val elf = new Elf(elfFile, addressWidth = 32)
      elf.load(dut.mem.mem, -0x80000000)

      val startTime = 50

      tick(10)
      dut.riscq_rst #= false

      tick()
      logRf()

      tick(30)
      for (t <- 100 until 500 by 100) {
        waitUntil(t - 1)
        for (i <- 0 until 6) {
          logTime()
          logDac(id)
          println("")
          tick()
        }
      }
    }
}

object TestMMSocReadout extends App {
  import MMSocTestConfig._
  simConfig
    .compile {
      val dut = MemoryMapSoc(
        qubitNum = 4,
        withVivado = false,
        withCocotb = false,
        withWhitebox = true,
        withTest = true
      )
      dut.rfArea.pgs.map { _.io.simPublic() }
      dut.rfArea.rds.map { _.io.simPublic() }
      dut.rbArea.foreach{ _.readoutBuffer.fastPort.simPublic()}
      dut.clintFiber.timeCmp.simPublic()
      dut
    }
    .doSim(seed=451352289) { dut => //451352289
      val driver = new Driver(dut)
      import driver._

      init()
      dut.riscq_rst #= true

      val adc_id = 2
      val adcLogic = fork {
        def freq_ghz(f: Double) = f * math.Pi
        val freq = freq_ghz(0.1)
        // f ghz
        // t + 1 -> time + 2ns -> phase + 2 * f * 2 pi = f * 4 pi

        // t+1 -> phase + 4 * freq * pi
        // 0.1ghz
        // 1ns -> phase + 0.1 * 2pi
        // 2ns -> phase + 0.2 * 2pi = 4 point
        // 1point -> phase + 0.1 * pi
        val batchSize = 4
        val phaseAdc = 0
        while (true) {
          for (i <- 0 until batchSize) {
            val time = dutTime - 16
            val ar = math.cos((time * batchSize + i).toDouble * freq + phaseAdc)
            val ai = -math.sin((time * batchSize + i).toDouble * freq + phaseAdc)
            dut.test_adc(adc_id)(i).r #= math.min(ar, dut.test_adc(adc_id)(i).r.maxValue.toDouble)
            dut.test_adc(adc_id)(i).i #= math.min(ai, dut.test_adc(adc_id)(i).r.maxValue.toDouble)
          }
          dspCd.waitSampling()
        }
      }

      val batchSize = 16
      val dataWidth = 16
      val id = 2
      for (i <- 0 until 100) {
        val dt = if (i == 0) BigInt(1 << 12) else BigInt((1 << 15) - 1)
        val batch = List.fill(batchSize)(dt)
        val dataStr = batch.map { x => ByteHelper.intToBinStr(x, dataWidth) }.reduce { _ ++ _ }
        tlDriver.putFullData(
          0,
          dut.hostBusArea.pulseMemOffset + (1 << 20) * id + i * batchSize * dataWidth / 8,
          ByteHelper.fromBinStr(dataStr).reverse
        )
      }

      val elfFile = new File("compiler-scripts/build/rd_test.elf")
      val elf = new Elf(elfFile, addressWidth = 32)
      elf.load(dut.mem.mem, -0x80000000)

      val startTime = 50

      tick(10)
      dut.riscq_rst #= false

      // val monitor = new Monitor(dut.dBus.bus, dspCd)
      val monitor = new Monitor(dut.rfFiber.up.bus, dspCd)
      monitor.add(new MonitorSubscriber {
        override def onA(a: TransactionA) = { println(s"${simTime()}"); println(a) }
        override def onD(d: TransactionD) = { println(s"!!!!!!!${simTime()}"); println(d) }
      })

      tick(30)
      waitUntil(90)
      for (i <- 0 until 50) {
        // println(s"${dut.mem.mem.getBigInt(0).toString(16)}")
        // println(s"${dut.mem.mem.getBigInt(0x1d).toString(16)}")
        // println(s"${dut.mmFiber.logic.cgParams(0).cgIo.freq.toDouble}")
        // println(s"bypass: ${wb.hazard.bypass_1.map{case (id, data) => (id, data.toBoolean)}}")
        logTime()
        // logBranch()
        // logHazard()
        // logPcs()
        // logSrc()
        logExInsts()
        // logDac(2)
        // logCarrier(10)
        // println(s"cmdv: ${dut.rds(2).io.cmd.valid.toBoolean}, cmdp: ${dut.rds(2).io.cmd.payload.toBigInt}, rspv: ${dut.rds(2).io.res.valid.toBoolean}, rspp: ${dut.rds(2).io.res.payload.toBoolean}")
        // println(s"carrier: ${dut.rds(2).io.carrier.map{c => c.r.toDouble}}")
        // println(s"adc: ${dut.rds(2).io.adc.map{c => c.r.toDouble}}")
        // println(s"demod: ${dut.rds(2).io.demodData.payload.map{c => c.r.toDouble}}")
        logDac(0)
        // println(s"pulse v: ${dut.rfArea.pgs(0).io.pulse.valid.toBoolean}")
        // println(s"pulse dur: ${dut.rfArea.pgs(0).io.dur.valid.toBoolean}")
        // println(s"startTime: ${dut.rfArea.startTime.toBigInt}")
        println(s"time cmp: ${dut.clintFiber.timeCmp.toBigInt}")
        println(s"res: ${dut.rfArea.rds(2).io.res.payload.toBoolean}")
        println(s"res v: ${dut.rfArea.rds(2).io.res.valid.toBoolean}")
        // println(s"res demod v: ${dut.rfArea.rds(2).io.demodData.valid.toBoolean}")
        println(s"res demod v: ${dut.rfArea.rds(2).io.demodData.payload.map{_.r.toBigDecimal}}")
        println(s"res adc v: ${dut.rfArea.rds(2).io.adc.map{_.r.toBigDecimal}}")
        println(s"res carrier v: ${dut.rfArea.rds(2).io.carrier.map{_.r.toBigDecimal}}")
        // println(s"rb write v: ${dut.rbArea(2).readoutBuffer.fastPort.write.toBoolean}")
        println("")
        tick()
      }

      for (i <- 0 until dut.qubitNum * 3) {
        // println(s"$i: ${dut.cgs(i).spec.batchSize}")
      }
    }
}
