Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Lukasz\workspace\mpu-fork\quartus\src\qsys_top\qsys_top.qsys --block-symbol-file --output-directory=C:\Users\Lukasz\workspace\mpu-fork\quartus\src\qsys_top\qsys_top --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading qsys_top/qsys_top.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding eth_tse_0 [altera_eth_tse 18.1]
Progress: Parameterizing module eth_tse_0
Progress: Adding master_0 [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module master_0
Progress: Adding mpu_ss_0 [mpu_ss 1.0]
Progress: Parameterizing module mpu_ss_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsys_top.mpu_ss_0.eth_rx_0: Port mod conflicts with a VHDL, verilog or system verilog reserved word
Warning: qsys_top.mpu_ss_0.eth_rx_0.receive: The empty signal width should be 1 bits.  
Warning: qsys_top.mpu_ss_0.eth_tx_0: Port mod conflicts with a VHDL, verilog or system verilog reserved word
Warning: qsys_top.mpu_ss_0.receive: The empty signal width should be 1 bits.  
Info: qsys_top.eth_tse_0.receive/mpu_ss_0.receive: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_top.eth_tse_0.receive/mpu_ss_0.receive: The source data signal is 32 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Lukasz\workspace\mpu-fork\quartus\src\qsys_top\qsys_top.qsys --synthesis=VERILOG --output-directory=C:\Users\Lukasz\workspace\mpu-fork\quartus\src\qsys_top\qsys_top\synthesis --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading qsys_top/qsys_top.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding eth_tse_0 [altera_eth_tse 18.1]
Progress: Parameterizing module eth_tse_0
Progress: Adding master_0 [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module master_0
Progress: Adding mpu_ss_0 [mpu_ss 1.0]
Progress: Parameterizing module mpu_ss_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsys_top.mpu_ss_0.eth_rx_0: Port mod conflicts with a VHDL, verilog or system verilog reserved word
Warning: qsys_top.mpu_ss_0.eth_rx_0.receive: The empty signal width should be 1 bits.  
Warning: qsys_top.mpu_ss_0.eth_tx_0: Port mod conflicts with a VHDL, verilog or system verilog reserved word
Warning: qsys_top.mpu_ss_0.receive: The empty signal width should be 1 bits.  
Info: qsys_top.eth_tse_0.receive/mpu_ss_0.receive: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_top.eth_tse_0.receive/mpu_ss_0.receive: The source data signal is 32 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: qsys_top: Generating qsys_top "qsys_top" for QUARTUS_SYNTH
Info: Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has address signal 32 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: eth_tse_0: "qsys_top" instantiated altera_eth_tse "eth_tse_0"
Info: master_0: "qsys_top" instantiated altera_jtag_avalon_master "master_0"
Info: mpu_ss_0: "qsys_top" instantiated mpu_ss "mpu_ss_0"
Info: mm_interconnect_0: "qsys_top" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: "qsys_top" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "qsys_top" instantiated altera_reset_controller "rst_controller"
Info: i_tse_mac: "eth_tse_0" instantiated altera_eth_tse_mac "i_tse_mac"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file C:/Users/Lukasz/workspace/mpu-fork/quartus/src/qsys_top/qsys_top/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: eth_rx_0: "mpu_ss_0" instantiated eth_rx "eth_rx_0"
Info: eth_tx_0: "mpu_ss_0" instantiated eth_tx "eth_tx_0"
Info: mpu_0: "mpu_ss_0" instantiated mpu "mpu_0"
Info: Reusing file C:/Users/Lukasz/workspace/mpu-fork/quartus/src/qsys_top/qsys_top/synthesis/submodules/FIFO_v.v
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: eth_tse_0_control_port_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "eth_tse_0_control_port_translator"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: qsys_top: Done "qsys_top" with 23 modules, 174 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
