// Seed: 1277350762
module module_0 (
    output tri0 id_0
);
  assign id_0 = 1;
  wire id_2, id_3, id_4;
  wire id_5;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri id_5,
    input tri id_6,
    input uwire id_7
);
  wire id_9, id_10;
  module_0 modCall_1 (id_1);
  wire id_11;
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1
    , id_5,
    input  logic id_2,
    output tri0  id_3
);
  assign id_5 = id_5;
  wire id_6;
  always id_1 <= #1 1;
  module_0 modCall_1 (id_3);
endmodule
