// Seed: 1057531994
module module_0 (
    input tri id_0,
    input uwire id_1,
    input wor id_2,
    input supply1 id_3,
    output tri id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply0 id_3
);
  if (id_2) assign id_1 = 1'd0;
  else assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_1 = id_0 && id_0.id_3;
endmodule
