library ieee;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL; ---É NECESSARIO PARA EXECUTAR A OPERAÇÃO CONT + 1

entity main is
port(
     RST  : IN STD_LOGIC_VECTOR;
     CLK  : IN STD_LOGIC;
     S    : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
end main;

architecture main_arch of main is
    SIGNAL COUNT: STD_LOGIC_VECTOR(3 DOWNTO 0);
BEGIN
    PROCESS(CLK, RST)
    BEGIN  
        IF RST="1" THEN
            COUNT <= (OTHERS=>'0'); --preencher com '0'
            S <= (OTHERS=>'0'); --preencher com '0'                    
        ELSIF CLK'EVENT AND CLK='1' THEN
           COUNT <= COUNT + 1;      
           
           S <= COUNT;
                
           IF COUNT="1111" THEN
             COUNT <= (OTHERS=>'0');
           END IF;
        END IF;    
      
    END PROCESS;
    
END main_arch;