{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 11:45:55 2011 " "Info: Processing started: Wed Jun 01 11:45:55 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU16 -c CPU16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU16 -c CPU16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg register register_A\[15\]~reg0 125.08 MHz 7.995 ns Internal " "Info: Clock \"clock\" has Internal fmax of 125.08 MHz between source memory \"altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"register_A\[15\]~reg0\" (period= 7.995 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.729 ns + Longest memory register " "Info: + Longest memory to register delay is 7.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y20 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y20; Fanout = 16; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_u2t.tdf" "" { Text "D:/labArq1/CPU16/db/altsyncram_u2t.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y20 4 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y20; Fanout = 4; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_u2t.tdf" "" { Text "D:/labArq1/CPU16/db/altsyncram_u2t.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.178 ns) 4.419 ns Add1~1 3 COMB LCCOMB_X19_Y20_N10 2 " "Info: 3: + IC(0.864 ns) + CELL(0.178 ns) = 4.419 ns; Loc. = LCCOMB_X19_Y20_N10; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[0] Add1~1 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.517 ns) 5.255 ns Add1~5 4 COMB LCCOMB_X19_Y20_N18 2 " "Info: 4: + IC(0.319 ns) + CELL(0.517 ns) = 5.255 ns; Loc. = LCCOMB_X19_Y20_N18; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { Add1~1 Add1~5 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.335 ns Add1~8 5 COMB LCCOMB_X19_Y20_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.335 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 2; COMB Node = 'Add1~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~5 Add1~8 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.415 ns Add1~11 6 COMB LCCOMB_X19_Y20_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.415 ns; Loc. = LCCOMB_X19_Y20_N22; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~8 Add1~11 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.495 ns Add1~14 7 COMB LCCOMB_X19_Y20_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.495 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~11 Add1~14 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.575 ns Add1~17 8 COMB LCCOMB_X19_Y20_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.575 ns; Loc. = LCCOMB_X19_Y20_N26; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.655 ns Add1~20 9 COMB LCCOMB_X19_Y20_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.655 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 2; COMB Node = 'Add1~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~17 Add1~20 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 5.816 ns Add1~23 10 COMB LCCOMB_X19_Y20_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 5.816 ns; Loc. = LCCOMB_X19_Y20_N30; Fanout = 2; COMB Node = 'Add1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add1~20 Add1~23 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.896 ns Add1~26 11 COMB LCCOMB_X19_Y19_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.896 ns; Loc. = LCCOMB_X19_Y19_N0; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~23 Add1~26 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.976 ns Add1~29 12 COMB LCCOMB_X19_Y19_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.976 ns; Loc. = LCCOMB_X19_Y19_N2; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~26 Add1~29 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.056 ns Add1~32 13 COMB LCCOMB_X19_Y19_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.056 ns; Loc. = LCCOMB_X19_Y19_N4; Fanout = 2; COMB Node = 'Add1~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~29 Add1~32 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.136 ns Add1~35 14 COMB LCCOMB_X19_Y19_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.136 ns; Loc. = LCCOMB_X19_Y19_N6; Fanout = 2; COMB Node = 'Add1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~32 Add1~35 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.216 ns Add1~38 15 COMB LCCOMB_X19_Y19_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.216 ns; Loc. = LCCOMB_X19_Y19_N8; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~35 Add1~38 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.296 ns Add1~41 16 COMB LCCOMB_X19_Y19_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.296 ns; Loc. = LCCOMB_X19_Y19_N10; Fanout = 2; COMB Node = 'Add1~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~38 Add1~41 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.376 ns Add1~44 17 COMB LCCOMB_X19_Y19_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.376 ns; Loc. = LCCOMB_X19_Y19_N12; Fanout = 2; COMB Node = 'Add1~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~41 Add1~44 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.550 ns Add1~47 18 COMB LCCOMB_X19_Y19_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.174 ns) = 6.550 ns; Loc. = LCCOMB_X19_Y19_N14; Fanout = 1; COMB Node = 'Add1~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add1~44 Add1~47 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.008 ns Add1~49 19 COMB LCCOMB_X19_Y19_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 7.008 ns; Loc. = LCCOMB_X19_Y19_N16; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~47 Add1~49 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 7.633 ns Mux3~1 20 COMB LCCOMB_X19_Y19_N30 1 " "Info: 20: + IC(0.303 ns) + CELL(0.322 ns) = 7.633 ns; Loc. = LCCOMB_X19_Y19_N30; Fanout = 1; COMB Node = 'Mux3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { Add1~49 Mux3~1 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.729 ns register_A\[15\]~reg0 21 REG LCFF_X19_Y19_N31 5 " "Info: 21: + IC(0.000 ns) + CELL(0.096 ns) = 7.729 ns; Loc. = LCFF_X19_Y19_N31; Fanout = 5; REG Node = 'register_A\[15\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux3~1 register_A[15]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.243 ns ( 80.77 % ) " "Info: Total cell delay = 6.243 ns ( 80.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.486 ns ( 19.23 % ) " "Info: Total interconnect delay = 1.486 ns ( 19.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.729 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[0] Add1~1 Add1~5 Add1~8 Add1~11 Add1~14 Add1~17 Add1~20 Add1~23 Add1~26 Add1~29 Add1~32 Add1~35 Add1~38 Add1~41 Add1~44 Add1~47 Add1~49 Mux3~1 register_A[15]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.729 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[0] {} Add1~1 {} Add1~5 {} Add1~8 {} Add1~11 {} Add1~14 {} Add1~17 {} Add1~20 {} Add1~23 {} Add1~26 {} Add1~29 {} Add1~32 {} Add1~35 {} Add1~38 {} Add1~41 {} Add1~44 {} Add1~47 {} Add1~49 {} Mux3~1 {} register_A[15]~reg0 {} } { 0.000ns 0.000ns 0.864ns 0.319ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.303ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.070 ns - Smallest " "Info: - Smallest clock skew is -0.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.843 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 87 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns register_A\[15\]~reg0 3 REG LCFF_X19_Y19_N31 5 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X19_Y19_N31; Fanout = 5; REG Node = 'register_A\[15\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clock~clkctrl register_A[15]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock clock~clkctrl register_A[15]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock {} clock~combout {} clock~clkctrl {} register_A[15]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.913 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 87 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.747 ns) 2.913 ns altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X17_Y20 16 " "Info: 3: + IC(0.902 ns) + CELL(0.747 ns) = 2.913 ns; Loc. = M4K_X17_Y20; Fanout = 16; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_u2t.tdf" "" { Text "D:/labArq1/CPU16/db/altsyncram_u2t.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.87 % ) " "Info: Total cell delay = 1.773 ns ( 60.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 39.13 % ) " "Info: Total interconnect delay = 1.140 ns ( 39.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.902ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock clock~clkctrl register_A[15]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock {} clock~combout {} clock~clkctrl {} register_A[15]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.902ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_u2t.tdf" "" { Text "D:/labArq1/CPU16/db/altsyncram_u2t.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.729 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[0] Add1~1 Add1~5 Add1~8 Add1~11 Add1~14 Add1~17 Add1~20 Add1~23 Add1~26 Add1~29 Add1~32 Add1~35 Add1~38 Add1~41 Add1~44 Add1~47 Add1~49 Mux3~1 register_A[15]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.729 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[0] {} Add1~1 {} Add1~5 {} Add1~8 {} Add1~11 {} Add1~14 {} Add1~17 {} Add1~20 {} Add1~23 {} Add1~26 {} Add1~29 {} Add1~32 {} Add1~35 {} Add1~38 {} Add1~41 {} Add1~44 {} Add1~47 {} Add1~49 {} Mux3~1 {} register_A[15]~reg0 {} } { 0.000ns 0.000ns 0.864ns 0.319ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.303ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock clock~clkctrl register_A[15]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock {} clock~combout {} clock~clkctrl {} register_A[15]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.902ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "program_counter\[0\]~reg0 reset clock 2.996 ns register " "Info: tsu for register \"program_counter\[0\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is 2.996 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.869 ns + Longest pin register " "Info: + Longest pin to register delay is 5.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_M2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.458 ns) 3.212 ns instruction_register\[0\]~0 2 COMB LCCOMB_X16_Y20_N14 2 " "Info: 2: + IC(1.728 ns) + CELL(0.458 ns) = 3.212 ns; Loc. = LCCOMB_X16_Y20_N14; Fanout = 2; COMB Node = 'instruction_register\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { reset instruction_register[0]~0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 4.032 ns program_counter\[0\]~0 3 COMB LCCOMB_X16_Y20_N24 8 " "Info: 3: + IC(0.299 ns) + CELL(0.521 ns) = 4.032 ns; Loc. = LCCOMB_X16_Y20_N24; Fanout = 8; COMB Node = 'program_counter\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { instruction_register[0]~0 program_counter[0]~0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.758 ns) 5.869 ns program_counter\[0\]~reg0 4 REG LCFF_X20_Y20_N25 4 " "Info: 4: + IC(1.079 ns) + CELL(0.758 ns) = 5.869 ns; Loc. = LCFF_X20_Y20_N25; Fanout = 4; REG Node = 'program_counter\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { program_counter[0]~0 program_counter[0]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.763 ns ( 47.08 % ) " "Info: Total cell delay = 2.763 ns ( 47.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.106 ns ( 52.92 % ) " "Info: Total interconnect delay = 3.106 ns ( 52.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.869 ns" { reset instruction_register[0]~0 program_counter[0]~0 program_counter[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.869 ns" { reset {} reset~combout {} instruction_register[0]~0 {} program_counter[0]~0 {} program_counter[0]~reg0 {} } { 0.000ns 0.000ns 1.728ns 0.299ns 1.079ns } { 0.000ns 1.026ns 0.458ns 0.521ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.835 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 87 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns program_counter\[0\]~reg0 3 REG LCFF_X20_Y20_N25 4 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X20_Y20_N25; Fanout = 4; REG Node = 'program_counter\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock~clkctrl program_counter[0]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clock clock~clkctrl program_counter[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clock {} clock~combout {} clock~clkctrl {} program_counter[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.869 ns" { reset instruction_register[0]~0 program_counter[0]~0 program_counter[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.869 ns" { reset {} reset~combout {} instruction_register[0]~0 {} program_counter[0]~0 {} program_counter[0]~reg0 {} } { 0.000ns 0.000ns 1.728ns 0.299ns 1.079ns } { 0.000ns 1.026ns 0.458ns 0.521ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clock clock~clkctrl program_counter[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clock {} clock~combout {} clock~clkctrl {} program_counter[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock memory_data_register_out\[9\] altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg 12.026 ns memory " "Info: tco from clock \"clock\" to destination pin \"memory_data_register_out\[9\]\" through memory \"altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg\" is 12.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.913 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 87 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.747 ns) 2.913 ns altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X17_Y20 16 " "Info: 3: + IC(0.902 ns) + CELL(0.747 ns) = 2.913 ns; Loc. = M4K_X17_Y20; Fanout = 16; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_u2t.tdf" "" { Text "D:/labArq1/CPU16/db/altsyncram_u2t.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.87 % ) " "Info: Total cell delay = 1.773 ns ( 60.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 39.13 % ) " "Info: Total interconnect delay = 1.140 ns ( 39.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.902ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_u2t.tdf" "" { Text "D:/labArq1/CPU16/db/altsyncram_u2t.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.879 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y20 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y20; Fanout = 16; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_u2t.tdf" "" { Text "D:/labArq1/CPU16/db/altsyncram_u2t.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|q_a\[9\] 2 MEM M4K_X17_Y20 4 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y20; Fanout = 4; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\|q_a\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[9] } "NODE_NAME" } } { "db/altsyncram_u2t.tdf" "" { Text "D:/labArq1/CPU16/db/altsyncram_u2t.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(3.006 ns) 8.879 ns memory_data_register_out\[9\] 3 PIN PIN_AA8 0 " "Info: 3: + IC(2.496 ns) + CELL(3.006 ns) = 8.879 ns; Loc. = PIN_AA8; Fanout = 0; PIN Node = 'memory_data_register_out\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.502 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[9] memory_data_register_out[9] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.383 ns ( 71.89 % ) " "Info: Total cell delay = 6.383 ns ( 71.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.496 ns ( 28.11 % ) " "Info: Total interconnect delay = 2.496 ns ( 28.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[9] memory_data_register_out[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[9] {} memory_data_register_out[9] {} } { 0.000ns 0.000ns 2.496ns } { 0.000ns 3.377ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.902ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[9] memory_data_register_out[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[9] {} memory_data_register_out[9] {} } { 0.000ns 0.000ns 2.496ns } { 0.000ns 3.377ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register_A\[0\]~reg0 reset clock -1.540 ns register " "Info: th for register \"register_A\[0\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is -1.540 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.834 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 87 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.602 ns) 2.834 ns register_A\[0\]~reg0 3 REG LCFF_X18_Y20_N9 5 " "Info: 3: + IC(0.968 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 5; REG Node = 'register_A\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clock~clkctrl register_A[0]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.45 % ) " "Info: Total cell delay = 1.628 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.206 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock clock~clkctrl register_A[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} clock~clkctrl {} register_A[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.968ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.660 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_M2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.322 ns) 3.077 ns register_A\[0\]~4 2 COMB LCCOMB_X16_Y20_N4 16 " "Info: 2: + IC(1.729 ns) + CELL(0.322 ns) = 3.077 ns; Loc. = LCCOMB_X16_Y20_N4; Fanout = 16; COMB Node = 'register_A\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { reset register_A[0]~4 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.758 ns) 4.660 ns register_A\[0\]~reg0 3 REG LCFF_X18_Y20_N9 5 " "Info: 3: + IC(0.825 ns) + CELL(0.758 ns) = 4.660 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 5; REG Node = 'register_A\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { register_A[0]~4 register_A[0]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.106 ns ( 45.19 % ) " "Info: Total cell delay = 2.106 ns ( 45.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.554 ns ( 54.81 % ) " "Info: Total interconnect delay = 2.554 ns ( 54.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { reset register_A[0]~4 register_A[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { reset {} reset~combout {} register_A[0]~4 {} register_A[0]~reg0 {} } { 0.000ns 0.000ns 1.729ns 0.825ns } { 0.000ns 1.026ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock clock~clkctrl register_A[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} clock~clkctrl {} register_A[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.968ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { reset register_A[0]~4 register_A[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { reset {} reset~combout {} register_A[0]~4 {} register_A[0]~reg0 {} } { 0.000ns 0.000ns 1.729ns 0.825ns } { 0.000ns 1.026ns 0.322ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 11:46:00 2011 " "Info: Processing ended: Wed Jun 01 11:46:00 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
