

================================================================
== Vitis HLS Report for 'cnn_accelerator'
================================================================
* Date:           Sat Feb 14 12:50:41 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4138|     4138|  41.380 us|  41.380 us|  4083|  4083|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                    |                 |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |      Instance      |      Module     |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +--------------------+-----------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |read_input_U0       |read_input       |      785|      785|   7.850 us|   7.850 us|   784|   784|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |conv_and_pool_U0    |conv_and_pool    |     2203|     2203|  22.030 us|  22.030 us|  2203|  2203|                                             no|
        |dense_and_write_U0  |dense_and_write  |     4082|     4082|  40.820 us|  40.820 us|  4082|  4082|                                             no|
        +--------------------+-----------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|     198|     134|    -|
|Instance         |      270|   131|   17567|   16982|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      270|   131|   17765|   17118|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       43|     7|       3|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-----+-------+-------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------+-----------------+---------+-----+-------+-------+-----+
    |conv_and_pool_U0    |conv_and_pool    |      270|  120|  15963|  15238|    0|
    |ctrl_s_axi_U        |ctrl_s_axi       |        0|    0|     36|     40|    0|
    |dense_and_write_U0  |dense_and_write  |        0|   11|   1555|   1614|    0|
    |read_input_U0       |read_input       |        0|    0|     13|     90|    0|
    +--------------------+-----------------+---------+-----+-------+-------+-----+
    |Total               |                 |      270|  131|  17567|  16982|    0|
    +--------------------+-----------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+----+----+-----+------+-----+---------+
    |img_stream_U   |        0|  99|   0|    -|     2|   32|       64|
    |pool_stream_U  |        0|  99|   0|    -|     2|   32|       64|
    +---------------+---------+----+----+-----+------+-----+---------+
    |Total          |        0| 198|   0|    0|     4|   64|      128|
    +---------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_AWADDR   |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARADDR   |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|                 ctrl|   return void|
|ap_clk              |   in|    1|  ap_ctrl_hs|      cnn_accelerator|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|      cnn_accelerator|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|      cnn_accelerator|  return value|
|in_stream_TDATA     |   in|   32|        axis|   in_stream_V_data_V|       pointer|
|in_stream_TKEEP     |   in|    4|        axis|   in_stream_V_keep_V|       pointer|
|in_stream_TSTRB     |   in|    4|        axis|   in_stream_V_strb_V|       pointer|
|in_stream_TUSER     |   in|    1|        axis|   in_stream_V_user_V|       pointer|
|in_stream_TLAST     |   in|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TID       |   in|    1|        axis|     in_stream_V_id_V|       pointer|
|in_stream_TDEST     |   in|    1|        axis|   in_stream_V_dest_V|       pointer|
|in_stream_TVALID    |   in|    1|        axis|   in_stream_V_dest_V|       pointer|
|in_stream_TREADY    |  out|    1|        axis|   in_stream_V_dest_V|       pointer|
|out_stream_TDATA    |  out|   32|        axis|  out_stream_V_data_V|       pointer|
|out_stream_TKEEP    |  out|    4|        axis|  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB    |  out|    4|        axis|  out_stream_V_strb_V|       pointer|
|out_stream_TUSER    |  out|    1|        axis|  out_stream_V_user_V|       pointer|
|out_stream_TLAST    |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TID      |  out|    1|        axis|    out_stream_V_id_V|       pointer|
|out_stream_TDEST    |  out|    1|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TVALID   |  out|    1|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TREADY   |   in|    1|        axis|  out_stream_V_dest_V|       pointer|
+--------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_stream = alloca i64 1" [cnn.cpp:108]   --->   Operation 9 'alloca' 'img_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pool_stream = alloca i64 1" [cnn.cpp:109]   --->   Operation 10 'alloca' 'pool_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln114 = call void @read_input, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, i32 %img_stream" [cnn.cpp:114]   --->   Operation 11 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 12 [1/2] (1.64ns)   --->   "%call_ln114 = call void @read_input, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, i32 %img_stream" [cnn.cpp:114]   --->   Operation 12 'call' 'call_ln114' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln115 = call void @conv_and_pool, i32 %img_stream, i32 %pool_stream" [cnn.cpp:115]   --->   Operation 13 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln115 = call void @conv_and_pool, i32 %img_stream, i32 %pool_stream" [cnn.cpp:115]   --->   Operation 14 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln116 = call void @dense_and_write, i32 %pool_stream, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V" [cnn.cpp:116]   --->   Operation 15 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln116 = call void @dense_and_write, i32 %pool_stream, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V" [cnn.cpp:116]   --->   Operation 16 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 17 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln112 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [cnn.cpp:112]   --->   Operation 17 'specdataflowpipeline' 'specdataflowpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln102 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [cnn.cpp:102]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_user_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_id_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_dest_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_user_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_id_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_dest_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @img_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %img_stream, i32 %img_stream"   --->   Operation 36 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_stream, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %pool_stream, i32 %pool_stream"   --->   Operation 38 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_stream, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln117 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_5" [cnn.cpp:117]   --->   Operation 40 'specaxissidechannel' 'specaxissidechannel_ln117' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln117 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_6" [cnn.cpp:117]   --->   Operation 41 'specaxissidechannel' 'specaxissidechannel_ln117' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [cnn.cpp:117]   --->   Operation 42 'ret' 'ret_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_stream                 (alloca              ) [ 001111111]
pool_stream                (alloca              ) [ 001111111]
call_ln114                 (call                ) [ 000000000]
call_ln115                 (call                ) [ 000000000]
call_ln116                 (call                ) [ 000000000]
specdataflowpipeline_ln112 (specdataflowpipeline) [ 000000000]
spectopmodule_ln102        (spectopmodule       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty                      (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_29                   (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specaxissidechannel_ln117  (specaxissidechannel ) [ 000000000]
specaxissidechannel_ln117  (specaxissidechannel ) [ 000000000]
ret_ln117                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_input"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_and_pool"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_and_write"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_stream_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_stream_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="img_stream_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_stream/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="pool_stream_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_stream/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_input_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="4" slack="0"/>
<pin id="93" dir="0" index="4" bw="1" slack="0"/>
<pin id="94" dir="0" index="5" bw="1" slack="0"/>
<pin id="95" dir="0" index="6" bw="1" slack="0"/>
<pin id="96" dir="0" index="7" bw="1" slack="0"/>
<pin id="97" dir="0" index="8" bw="32" slack="1"/>
<pin id="98" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_conv_and_pool_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="3"/>
<pin id="110" dir="0" index="2" bw="32" slack="3"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln115/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_dense_and_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="5"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="0" index="3" bw="4" slack="0"/>
<pin id="118" dir="0" index="4" bw="4" slack="0"/>
<pin id="119" dir="0" index="5" bw="1" slack="0"/>
<pin id="120" dir="0" index="6" bw="1" slack="0"/>
<pin id="121" dir="0" index="7" bw="1" slack="0"/>
<pin id="122" dir="0" index="8" bw="1" slack="0"/>
<pin id="123" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln116/6 "/>
</bind>
</comp>

<comp id="132" class="1005" name="img_stream_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_stream "/>
</bind>
</comp>

<comp id="138" class="1005" name="pool_stream_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="3"/>
<pin id="140" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pool_stream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="88" pin=6"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="88" pin=7"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="113" pin=4"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="113" pin=5"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="113" pin=6"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="113" pin=7"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="113" pin=8"/></net>

<net id="135"><net_src comp="80" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="88" pin=8"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="141"><net_src comp="84" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {6 7 }
	Port: out_stream_V_keep_V | {6 7 }
	Port: out_stream_V_strb_V | {6 7 }
	Port: out_stream_V_user_V | {6 7 }
	Port: out_stream_V_last_V | {6 7 }
	Port: out_stream_V_id_V | {6 7 }
	Port: out_stream_V_dest_V | {6 7 }
 - Input state : 
	Port: cnn_accelerator : in_stream_V_data_V | {2 3 }
	Port: cnn_accelerator : in_stream_V_keep_V | {2 3 }
	Port: cnn_accelerator : in_stream_V_strb_V | {2 3 }
	Port: cnn_accelerator : in_stream_V_user_V | {2 3 }
	Port: cnn_accelerator : in_stream_V_last_V | {2 3 }
	Port: cnn_accelerator : in_stream_V_id_V | {2 3 }
	Port: cnn_accelerator : in_stream_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_read_input_fu_88    |    0    |    0    |    0    |    10   |    34   |    0    |
|   call   |  grp_conv_and_pool_fu_107  |   270   |   120   |  67.039 |  14643  |  13815  |    0    |
|          | grp_dense_and_write_fu_113 |    0    |    11   |  2.723  |   2141  |   1228  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |   270   |   131   |  69.762 |  16794  |  15077  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| img_stream_reg_132|   32   |
|pool_stream_reg_138|   32   |
+-------------------+--------+
|       Total       |   64   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   270  |   131  |   69   |  16794 |  15077 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   270  |   131  |   69   |  16858 |  15077 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
