// Seed: 1376688336
`celldefine
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  logic id_3;
  logic id_4;
  logic id_6;
endmodule
