$date
	Sat Apr 05 13:19:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var integer 32 & i [31:0] $end
$scope module FA $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var wire 1 ! co $end
$var wire 1 " s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#50
1"
1%
1)
b1 &
#100
1"
1$
1(
0%
0)
b10 &
#150
1!
0"
1%
1)
b11 &
#200
0!
1"
1#
1'
0$
0(
0%
0)
b100 &
#250
1!
0"
1%
1)
b101 &
#300
1!
0"
1$
1(
0%
0)
b110 &
#350
1"
1%
1)
b111 &
#400
b1000 &
#450
