
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v' to AST representation.
Generating RTLIL representation for module `\softmax'.
Generating RTLIL representation for module `\mode7_exp'.
Generating RTLIL representation for module `\expunit'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:823.5-829.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\ExpLUT'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:836.5-967.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\mode6_sub'.
Generating RTLIL representation for module `\fixed_point_addsub'.
Generating RTLIL representation for module `\mode5_ln'.
Generating RTLIL representation for module `\logunit'.
Generating RTLIL representation for module `\float_to_int_fp16'.
Generating RTLIL representation for module `\final_out_t'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1162.1-1172.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\two_comp_t'.
Generating RTLIL representation for module `\am_shift_t'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1189.1-1196.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\sub_t'.
Generating RTLIL representation for module `\align_t'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1706: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1708: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1710: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\FP8LUT2'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2041.5-2300.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FPLUT1'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2306.5-2341.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\int_to_float_fp16'.
Generating RTLIL representation for module `\final_out'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2379.3-2388.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\exception'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2409.1-2422.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\am_shift'.
Generating RTLIL representation for module `\sub2'.
Generating RTLIL representation for module `\sub'.
Generating RTLIL representation for module `\lzc'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2465.1-2473.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\align'.
Generating RTLIL representation for module `\mode4_adder_tree'.
Generating RTLIL representation for module `\mode3_exp'.
Generating RTLIL representation for module `\mode2_sub'.
Generating RTLIL representation for module `\mode1_max_tree'.
Generating RTLIL representation for module `\comparator'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: comparator          
root of   1 design levels: mode1_max_tree      
root of   1 design levels: mode2_sub           
root of   2 design levels: mode3_exp           
root of   1 design levels: mode4_adder_tree    
root of   0 design levels: align               
root of   0 design levels: lzc                 
root of   0 design levels: sub                 
root of   0 design levels: sub2                
root of   0 design levels: am_shift            
root of   0 design levels: exception           
root of   0 design levels: final_out           
root of   1 design levels: int_to_float_fp16   
root of   0 design levels: FPLUT1              
root of   0 design levels: FP8LUT2             
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   0 design levels: align_t             
root of   0 design levels: sub_t               
root of   0 design levels: am_shift_t          
root of   0 design levels: two_comp_t          
root of   0 design levels: final_out_t         
root of   1 design levels: float_to_int_fp16   
root of   2 design levels: logunit             
root of   3 design levels: mode5_ln            
root of   0 design levels: fixed_point_addsub  
root of   1 design levels: mode6_sub           
root of   0 design levels: ExpLUT              
root of   1 design levels: expunit             
root of   2 design levels: mode7_exp           
root of   4 design levels: softmax             
Automatically selected softmax as design top module.

2.2. Analyzing design hierarchy..
Top module:  \softmax
Used module:     \mode7_exp
Used module:         \expunit
Used module:             \ExpLUT
Used module:     \mode6_sub
Used module:         \fixed_point_addsub
Used module:     \mode5_ln
Used module:         \logunit
Used module:             \float_to_int_fp16
Used module:                 \final_out_t
Used module:                 \two_comp_t
Used module:                 \am_shift_t
Used module:                 \sub_t
Used module:                 \align_t
Used module:             \FPAddSub
Used module:                 \FPAddSub_ExceptionModule
Used module:                 \FPAddSub_RoundModule
Used module:                 \FPAddSub_NormalizeShift2
Used module:                 \FPAddSub_NormalizeShift1
Used module:                 \FPAddSub_NormalizeModule
Used module:                 \FPAddSub_ExecutionModule
Used module:                 \FPAddSub_AlignShift2
Used module:                 \FPAddSub_AlignShift1
Used module:                 \FPAddSub_AlignModule
Used module:                 \FPAddSub_PrealignModule
Used module:             \FP8LUT2
Used module:             \FPLUT1
Used module:             \int_to_float_fp16
Used module:                 \final_out
Used module:                 \exception
Used module:                 \am_shift
Used module:                 \sub2
Used module:                 \sub
Used module:                 \lzc
Used module:                 \align
Used module:     \mode4_adder_tree
Used module:     \mode3_exp
Used module:     \mode2_sub
Used module:     \mode1_max_tree
Used module:         \comparator

2.3. Analyzing design hierarchy..
Top module:  \softmax
Used module:     \mode7_exp
Used module:         \expunit
Used module:             \ExpLUT
Used module:     \mode6_sub
Used module:         \fixed_point_addsub
Used module:     \mode5_ln
Used module:         \logunit
Used module:             \float_to_int_fp16
Used module:                 \final_out_t
Used module:                 \two_comp_t
Used module:                 \am_shift_t
Used module:                 \sub_t
Used module:                 \align_t
Used module:             \FPAddSub
Used module:                 \FPAddSub_ExceptionModule
Used module:                 \FPAddSub_RoundModule
Used module:                 \FPAddSub_NormalizeShift2
Used module:                 \FPAddSub_NormalizeShift1
Used module:                 \FPAddSub_NormalizeModule
Used module:                 \FPAddSub_ExecutionModule
Used module:                 \FPAddSub_AlignShift2
Used module:                 \FPAddSub_AlignShift1
Used module:                 \FPAddSub_AlignModule
Used module:                 \FPAddSub_PrealignModule
Used module:             \FP8LUT2
Used module:             \FPLUT1
Used module:             \int_to_float_fp16
Used module:                 \final_out
Used module:                 \exception
Used module:                 \am_shift
Used module:                 \sub2
Used module:                 \sub
Used module:                 \lzc
Used module:                 \align
Used module:     \mode4_adder_tree
Used module:     \mode3_exp
Used module:     \mode2_sub
Used module:     \mode1_max_tree
Used module:         \comparator
Removed 0 unused modules.
Mapping positional arguments of cell int_to_float_fp16.dut_final_out (final_out).
Mapping positional arguments of cell int_to_float_fp16.dut_exception (exception).
Mapping positional arguments of cell int_to_float_fp16.dut_am_shift (am_shift).
Mapping positional arguments of cell int_to_float_fp16.dut_sub2 (sub2).
Mapping positional arguments of cell int_to_float_fp16.dut_sub (sub).
Mapping positional arguments of cell int_to_float_fp16.dut_lzc (lzc).
Mapping positional arguments of cell int_to_float_fp16.dut_align (align).
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell float_to_int_fp16.dut_final_out (final_out_t).
Mapping positional arguments of cell float_to_int_fp16.dut_two_comp (two_comp_t).
Mapping positional arguments of cell float_to_int_fp16.dut_am_shift (am_shift_t).
Mapping positional arguments of cell float_to_int_fp16.dut_sub (sub_t).
Mapping positional arguments of cell float_to_int_fp16.dut_align (align_t).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 10 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2821$298 in module comparator.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2766$287 in module mode1_max_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2752$282 in module mode1_max_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2703$275 in module mode1_max_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2564$272 in module mode4_adder_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2555$269 in module mode4_adder_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2543$266 in module mode4_adder_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2465$262 in module lzc.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2409$245 in module exception.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2379$241 in module final_out.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2306$240 in module FPLUT1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2306$240 in module FPLUT1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2041$239 in module FP8LUT2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2041$239 in module FP8LUT2.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1907$207 in module FPAddSub_AlignShift1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1907$207 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1891$202 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1845$201 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1845$201 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1716$177 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1716$177 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1701$176 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1701$176 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1388$130 in module FPAddSub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1189$123 in module am_shift_t.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1162$113 in module final_out_t.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1042$103 in module fixed_point_addsub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1032$99 in module fixed_point_addsub.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:836$95 in module ExpLUT.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:836$95 in module ExpLUT.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:823$93 in module expunit.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:805$86 in module expunit.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:792$85 in module expunit.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:719$84 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:679$83 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:644$82 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:630$81 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:616$80 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:602$79 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:559$78 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:523$77 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:483$76 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:437$75 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:426$73 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:415$71 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:404$69 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:393$68 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:381$66 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:369$64 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:357$62 in module softmax.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:332$53 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:320$51 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:308$49 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:297$47 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:284$43 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:268$41 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:257$39 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:243$37 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:232$35 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:221$33 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:209$31 in module softmax.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:183$24 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:171$22 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:159$20 in module softmax.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:120$15 in module softmax.
Removed a total of 8 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 27 redundant assignments.
Promoted 23 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2821$298'.
     1/30: $10\eq[0:0]
     2/30: $10\gt[0:0]
     3/30: $10\lt[0:0]
     4/30: $9\eq[0:0]
     5/30: $9\gt[0:0]
     6/30: $9\lt[0:0]
     7/30: $8\gt[0:0]
     8/30: $8\eq[0:0]
     9/30: $8\lt[0:0]
    10/30: $7\eq[0:0]
    11/30: $7\gt[0:0]
    12/30: $7\lt[0:0]
    13/30: $6\eq[0:0]
    14/30: $6\gt[0:0]
    15/30: $6\lt[0:0]
    16/30: $5\gt[0:0]
    17/30: $5\eq[0:0]
    18/30: $5\lt[0:0]
    19/30: $4\eq[0:0]
    20/30: $4\gt[0:0]
    21/30: $4\lt[0:0]
    22/30: $3\gt[0:0]
    23/30: $3\eq[0:0]
    24/30: $3\lt[0:0]
    25/30: $2\gt[0:0]
    26/30: $2\lt[0:0]
    27/30: $2\eq[0:0]
    28/30: $1\gt[0:0]
    29/30: $1\eq[0:0]
    30/30: $1\lt[0:0]
Creating decoders for process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2766$287'.
     1/1: $0\cmp0_out_stage1_reg[15:0]
Creating decoders for process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2752$282'.
     1/2: $0\cmp1_out_stage2_reg[15:0]
     2/2: $0\cmp0_out_stage2_reg[15:0]
Creating decoders for process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2703$275'.
     1/1: $0\outp[15:0]
Creating decoders for process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2564$272'.
     1/1: $0\outp[15:0]
Creating decoders for process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2555$269'.
     1/1: $0\add0_out_stage1_reg[15:0]
Creating decoders for process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2543$266'.
     1/2: $0\add1_out_stage2_reg[15:0]
     2/2: $0\add0_out_stage2_reg[15:0]
Creating decoders for process `\lzc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2465$262'.
     1/1: $1\tmp_cnt_final[4:0]
Creating decoders for process `\exception.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2409$245'.
     1/3: $2\z_e_final[4:0]
     2/3: $1\z_e_final[4:0]
     3/3: $1\z_m_final[10:0]
Creating decoders for process `\final_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2379$241'.
     1/3: $1\output_z[15:0] [15]
     2/3: $1\output_z[15:0] [14:10]
     3/3: $1\output_z[15:0] [9:0]
Creating decoders for process `\FPLUT1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2306$240'.
     1/1: $1\log[15:0]
Creating decoders for process `\FP8LUT2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2041$239'.
     1/1: $1\log[15:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1907$207'.
     1/11: $0\Lvl2[10:0] [10:7]
     2/11: $0\Lvl2[10:0] [4]
     3/11: $0\Lvl2[10:0] [3]
     4/11: $0\Lvl2[10:0] [2]
     5/11: $0\Lvl2[10:0] [5]
     6/11: $0\Lvl2[10:0] [1]
     7/11: $0\Lvl2[10:0] [0]
     8/11: $0\Lvl2[10:0] [6]
     9/11: $3\i[31:0]
    10/11: $2\i[31:0]
    11/11: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1891$202'.
     1/1: $0\Lvl1[10:0]
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1845$201'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [8]
     3/12: $0\Lvl3[10:0] [9]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1778$191'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1716$177'.
     1/18: $0\Lvl3[16:0] [2]
     2/18: $0\Lvl3[16:0] [0]
     3/18: $0\Lvl3[16:0] [1]
     4/18: $0\Lvl3[16:0] [3]
     5/18: $0\Lvl3[16:0] [4]
     6/18: $0\Lvl3[16:0] [5]
     7/18: $0\Lvl3[16:0] [6]
     8/18: $0\Lvl3[16:0] [7]
     9/18: $0\Lvl3[16:0] [8]
    10/18: $0\Lvl3[16:0] [9]
    11/18: $0\Lvl3[16:0] [10]
    12/18: $0\Lvl3[16:0] [11]
    13/18: $0\Lvl3[16:0] [12]
    14/18: $0\Lvl3[16:0] [13]
    15/18: $0\Lvl3[16:0] [14]
    16/18: $0\Lvl3[16:0] [15]
    17/18: $0\Lvl3[16:0] [16]
    18/18: $3\i[31:0]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1701$176'.
     1/5: $0\Lvl2[16:0] [16:12]
     2/5: $0\Lvl2[16:0] [11:8]
     3/5: $0\Lvl2[16:0] [3:0]
     4/5: $1\i[31:0]
     5/5: $0\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1388$130'.
     1/4: $0\pipe_8[35:0]
     2/4: $0\pipe_5[32:0]
     3/4: $0\pipe_3[39:0]
     4/4: $0\pipe_1[47:0]
Creating decoders for process `\am_shift_t.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1189$123'.
     1/1: $1\a_m_shift[27:0]
Creating decoders for process `\final_out_t.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1162$113'.
     1/2: $2\output_z_temp[27:0]
     2/2: $1\output_z_temp[27:0]
Creating decoders for process `\logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1123$112'.
     1/1: $0\fpout_f_reg[15:0]
Creating decoders for process `\logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1112$111'.
     1/2: $0\fxout2_reg[15:0]
     2/2: $0\fxout1_reg[15:0]
Creating decoders for process `\logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1102$110'.
     1/1: $0\fpin_f_reg[15:0]
Creating decoders for process `\fixed_point_addsub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1042$103'.
     1/2: $2\result[15:0]
     2/2: $1\result[15:0]
Creating decoders for process `\fixed_point_addsub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1032$99'.
     1/1: $1\result_t[16:0]
Creating decoders for process `\ExpLUT.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:836$95'.
     1/1: $1\exp[31:0]
Creating decoders for process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:823$93'.
     1/1: $1\z[15:0]
Creating decoders for process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:805$86'.
     1/3: $0\Mult_out_reg[31:0]
     2/3: $0\a_reg[15:0]
     3/3: $0\LUTout_reg[31:0]
Creating decoders for process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:792$85'.
     1/3: $0\a_comp_reg[15:0]
     2/3: $0\a_reg2[15:0]
     3/3: $0\LUTout_reg2[31:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:719$84'.
     1/4: $0\outp3[15:0]
     2/4: $0\outp2[15:0]
     3/4: $0\outp1[15:0]
     4/4: $0\outp0[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:679$83'.
     1/4: $0\mode6_outp_logsub3_reg[15:0]
     2/4: $0\mode6_outp_logsub2_reg[15:0]
     3/4: $0\mode6_outp_logsub1_reg[15:0]
     4/4: $0\mode6_outp_logsub0_reg[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:644$82'.
     1/4: $0\mode6_outp_presub3_reg_0[15:0]
     2/4: $0\mode6_outp_presub2_reg_0[15:0]
     3/4: $0\mode6_outp_presub1_reg_0[15:0]
     4/4: $0\mode6_outp_presub0_reg_0[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:630$81'.
     1/4: $0\mode6_outp_presub3_reg_1[15:0]
     2/4: $0\mode6_outp_presub2_reg_1[15:0]
     3/4: $0\mode6_outp_presub1_reg_1[15:0]
     4/4: $0\mode6_outp_presub0_reg_1[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:616$80'.
     1/4: $0\mode6_outp_presub3_reg_2[15:0]
     2/4: $0\mode6_outp_presub2_reg_2[15:0]
     3/4: $0\mode6_outp_presub1_reg_2[15:0]
     4/4: $0\mode6_outp_presub0_reg_2[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:602$79'.
     1/4: $0\mode6_outp_presub3_reg_3[15:0]
     2/4: $0\mode6_outp_presub2_reg_3[15:0]
     3/4: $0\mode6_outp_presub1_reg_3[15:0]
     4/4: $0\mode6_outp_presub0_reg_3[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:559$78'.
     1/1: $0\mode5_outp_log_reg[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:523$77'.
     1/4: $0\mode3_outp_exp3_reg[15:0]
     2/4: $0\mode3_outp_exp2_reg[15:0]
     3/4: $0\mode3_outp_exp1_reg[15:0]
     4/4: $0\mode3_outp_exp0_reg[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:483$76'.
     1/4: $0\mode2_outp_sub3_reg[15:0]
     2/4: $0\mode2_outp_sub2_reg[15:0]
     3/4: $0\mode2_outp_sub1_reg[15:0]
     4/4: $0\mode2_outp_sub0_reg[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:437$75'.
     1/1: $0\done[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:426$73'.
     1/1: $0\mode7_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:415$71'.
     1/1: $0\mode7_stage_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:404$69'.
     1/1: $0\mode7_stage_run2[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:393$68'.
     1/1: $0\mode6_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:381$66'.
     1/1: $0\presub_run_0[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:369$64'.
     1/1: $0\presub_run_1[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:357$62'.
     1/1: $0\presub_run_2[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:332$53'.
     1/4: $0\presub_run[0:0]
     2/4: $0\presub_start[0:0]
     3/4: $0\sub1_inp_reg[63:0]
     4/4: $0\sub1_inp_addr[3:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:320$51'.
     1/1: $0\mode5_stage0_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:308$49'.
     1/1: $0\mode5_stage1_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:297$47'.
     1/1: $0\mode5_stage2_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:284$43'.
     1/1: $0\mode5_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:268$41'.
     1/1: $0\mode4_stage0_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:257$39'.
     1/1: $0\mode4_stage1_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:243$37'.
     1/1: $0\mode4_stage2_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:232$35'.
     1/1: $0\mode3_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:221$33'.
     1/1: $0\mode3_stage_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:209$31'.
     1/1: $0\mode3_stage_run2[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:183$24'.
     1/4: $0\mode2_run[0:0]
     2/4: $0\mode2_start[0:0]
     3/4: $0\sub0_inp_reg[63:0]
     4/4: $0\sub0_inp_addr[3:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:171$22'.
     1/1: $0\mode1_stage0_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:159$20'.
     1/1: $0\mode1_stage1_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:120$15'.
     1/3: $0\mode1_run[0:0]
     2/3: $0\mode1_start[0:0]
     3/3: $0\addr[3:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:116$14'.
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:111$13'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\comparator.\lt' from process `\comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2821$298': $auto$proc_dlatch.cc:427:proc_dlatch$1972
Latch inferred for signal `\comparator.\eq' from process `\comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2821$298': $auto$proc_dlatch.cc:427:proc_dlatch$1975
Latch inferred for signal `\comparator.\gt' from process `\comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2821$298': $auto$proc_dlatch.cc:427:proc_dlatch$1978
No latch inferred for signal `\lzc.\tmp_cnt_final' from process `\lzc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2465$262'.
No latch inferred for signal `\exception.\z_m_final' from process `\exception.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2409$245'.
No latch inferred for signal `\exception.\z_e_final' from process `\exception.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2409$245'.
No latch inferred for signal `\final_out.\output_z' from process `\final_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2379$241'.
No latch inferred for signal `\FPLUT1.\log' from process `\FPLUT1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2306$240'.
No latch inferred for signal `\FP8LUT2.\log' from process `\FP8LUT2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2041$239'.
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1907$207'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1907$207': $auto$proc_dlatch.cc:427:proc_dlatch$2023
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1891$202'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1845$201'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1845$201': $auto$proc_dlatch.cc:427:proc_dlatch$2032
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1778$191'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1716$177'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1716$177': $auto$proc_dlatch.cc:427:proc_dlatch$2041
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [3:0]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1701$176'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [7:4]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1701$176': $auto$proc_dlatch.cc:427:proc_dlatch$2064
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [11:8]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1701$176': $auto$proc_dlatch.cc:427:proc_dlatch$2081
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [16:12]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1701$176': $auto$proc_dlatch.cc:427:proc_dlatch$2092
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1701$176': $auto$proc_dlatch.cc:427:proc_dlatch$2101
No latch inferred for signal `\am_shift_t.\a_m_shift' from process `\am_shift_t.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1189$123'.
No latch inferred for signal `\final_out_t.\output_z_temp' from process `\final_out_t.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1162$113'.
No latch inferred for signal `\fixed_point_addsub.\result' from process `\fixed_point_addsub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1042$103'.
No latch inferred for signal `\fixed_point_addsub.\result_t' from process `\fixed_point_addsub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1032$99'.
No latch inferred for signal `\ExpLUT.\exp' from process `\ExpLUT.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:836$95'.
No latch inferred for signal `\expunit.\z' from process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:823$93'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mode1_max_tree.\cmp0_out_stage1_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2766$287'.
  created $dff cell `$procdff$2102' with positive edge clock.
Creating register for signal `\mode1_max_tree.\cmp0_out_stage2_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2752$282'.
  created $dff cell `$procdff$2103' with positive edge clock.
Creating register for signal `\mode1_max_tree.\cmp1_out_stage2_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2752$282'.
  created $dff cell `$procdff$2104' with positive edge clock.
Creating register for signal `\mode1_max_tree.\outp' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2703$275'.
  created $dff cell `$procdff$2105' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\outp' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2564$272'.
  created $dff cell `$procdff$2106' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\add0_out_stage1_reg' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2555$269'.
  created $dff cell `$procdff$2107' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\add0_out_stage2_reg' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2543$266'.
  created $dff cell `$procdff$2108' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\add1_out_stage2_reg' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2543$266'.
  created $dff cell `$procdff$2109' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_1' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1388$130'.
  created $dff cell `$procdff$2110' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_3' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1388$130'.
  created $dff cell `$procdff$2111' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_5' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1388$130'.
  created $dff cell `$procdff$2112' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_8' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1388$130'.
  created $dff cell `$procdff$2113' with positive edge clock.
Creating register for signal `\logunit.\fpout_f_reg' using process `\logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1123$112'.
  created $dff cell `$procdff$2114' with positive edge clock.
Creating register for signal `\logunit.\fxout1_reg' using process `\logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1112$111'.
  created $dff cell `$procdff$2115' with positive edge clock.
Creating register for signal `\logunit.\fxout2_reg' using process `\logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1112$111'.
  created $dff cell `$procdff$2116' with positive edge clock.
Creating register for signal `\logunit.\fpin_f_reg' using process `\logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1102$110'.
  created $dff cell `$procdff$2117' with positive edge clock.
Creating register for signal `\expunit.\LUTout_reg' using process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:805$86'.
  created $dff cell `$procdff$2118' with positive edge clock.
Creating register for signal `\expunit.\a_reg' using process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:805$86'.
  created $dff cell `$procdff$2119' with positive edge clock.
Creating register for signal `\expunit.\Mult_out_reg' using process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:805$86'.
  created $dff cell `$procdff$2120' with positive edge clock.
Creating register for signal `\expunit.\LUTout_reg2' using process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:792$85'.
  created $dff cell `$procdff$2121' with positive edge clock.
Creating register for signal `\expunit.\a_reg2' using process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:792$85'.
  created $dff cell `$procdff$2122' with positive edge clock.
Creating register for signal `\expunit.\a_comp_reg' using process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:792$85'.
  created $dff cell `$procdff$2123' with positive edge clock.
Creating register for signal `\softmax.\outp0' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:719$84'.
  created $dff cell `$procdff$2124' with positive edge clock.
Creating register for signal `\softmax.\outp1' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:719$84'.
  created $dff cell `$procdff$2125' with positive edge clock.
Creating register for signal `\softmax.\outp2' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:719$84'.
  created $dff cell `$procdff$2126' with positive edge clock.
Creating register for signal `\softmax.\outp3' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:719$84'.
  created $dff cell `$procdff$2127' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub0_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:679$83'.
  created $dff cell `$procdff$2128' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub1_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:679$83'.
  created $dff cell `$procdff$2129' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub2_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:679$83'.
  created $dff cell `$procdff$2130' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub3_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:679$83'.
  created $dff cell `$procdff$2131' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub0_reg_0' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:644$82'.
  created $dff cell `$procdff$2132' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub1_reg_0' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:644$82'.
  created $dff cell `$procdff$2133' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub2_reg_0' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:644$82'.
  created $dff cell `$procdff$2134' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub3_reg_0' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:644$82'.
  created $dff cell `$procdff$2135' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub0_reg_1' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:630$81'.
  created $dff cell `$procdff$2136' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub1_reg_1' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:630$81'.
  created $dff cell `$procdff$2137' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub2_reg_1' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:630$81'.
  created $dff cell `$procdff$2138' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub3_reg_1' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:630$81'.
  created $dff cell `$procdff$2139' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub0_reg_2' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:616$80'.
  created $dff cell `$procdff$2140' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub1_reg_2' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:616$80'.
  created $dff cell `$procdff$2141' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub2_reg_2' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:616$80'.
  created $dff cell `$procdff$2142' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub3_reg_2' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:616$80'.
  created $dff cell `$procdff$2143' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub0_reg_3' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:602$79'.
  created $dff cell `$procdff$2144' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub1_reg_3' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:602$79'.
  created $dff cell `$procdff$2145' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub2_reg_3' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:602$79'.
  created $dff cell `$procdff$2146' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub3_reg_3' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:602$79'.
  created $dff cell `$procdff$2147' with positive edge clock.
Creating register for signal `\softmax.\mode5_outp_log_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:559$78'.
  created $dff cell `$procdff$2148' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp0_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:523$77'.
  created $dff cell `$procdff$2149' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp1_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:523$77'.
  created $dff cell `$procdff$2150' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp2_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:523$77'.
  created $dff cell `$procdff$2151' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp3_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:523$77'.
  created $dff cell `$procdff$2152' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub0_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:483$76'.
  created $dff cell `$procdff$2153' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub1_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:483$76'.
  created $dff cell `$procdff$2154' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub2_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:483$76'.
  created $dff cell `$procdff$2155' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub3_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:483$76'.
  created $dff cell `$procdff$2156' with positive edge clock.
Creating register for signal `\softmax.\done' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:437$75'.
  created $dff cell `$procdff$2157' with positive edge clock.
Creating register for signal `\softmax.\mode7_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:426$73'.
  created $dff cell `$procdff$2158' with positive edge clock.
Creating register for signal `\softmax.\mode7_stage_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:415$71'.
  created $dff cell `$procdff$2159' with positive edge clock.
Creating register for signal `\softmax.\mode7_stage_run2' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:404$69'.
  created $dff cell `$procdff$2160' with positive edge clock.
Creating register for signal `\softmax.\mode6_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:393$68'.
  created $dff cell `$procdff$2161' with positive edge clock.
Creating register for signal `\softmax.\presub_run_0' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:381$66'.
  created $dff cell `$procdff$2162' with positive edge clock.
Creating register for signal `\softmax.\presub_run_1' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:369$64'.
  created $dff cell `$procdff$2163' with positive edge clock.
Creating register for signal `\softmax.\presub_run_2' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:357$62'.
  created $dff cell `$procdff$2164' with positive edge clock.
Creating register for signal `\softmax.\sub1_inp_addr' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:332$53'.
  created $dff cell `$procdff$2165' with positive edge clock.
Creating register for signal `\softmax.\sub1_inp_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:332$53'.
  created $dff cell `$procdff$2166' with positive edge clock.
Creating register for signal `\softmax.\presub_start' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:332$53'.
  created $dff cell `$procdff$2167' with positive edge clock.
Creating register for signal `\softmax.\presub_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:332$53'.
  created $dff cell `$procdff$2168' with positive edge clock.
Creating register for signal `\softmax.\mode5_stage0_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:320$51'.
  created $dff cell `$procdff$2169' with positive edge clock.
Creating register for signal `\softmax.\mode5_stage1_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:308$49'.
  created $dff cell `$procdff$2170' with positive edge clock.
Creating register for signal `\softmax.\mode5_stage2_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:297$47'.
  created $dff cell `$procdff$2171' with positive edge clock.
Creating register for signal `\softmax.\mode5_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:284$43'.
  created $dff cell `$procdff$2172' with positive edge clock.
Creating register for signal `\softmax.\mode4_stage0_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:268$41'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `\softmax.\mode4_stage1_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:257$39'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `\softmax.\mode4_stage2_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:243$37'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `\softmax.\mode3_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:232$35'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `\softmax.\mode3_stage_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:221$33'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `\softmax.\mode3_stage_run2' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:209$31'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `\softmax.\sub0_inp_addr' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:183$24'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `\softmax.\sub0_inp_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:183$24'.
  created $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `\softmax.\mode2_start' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:183$24'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `\softmax.\mode2_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:183$24'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `\softmax.\mode1_stage0_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:171$22'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `\softmax.\mode1_stage1_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:159$20'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `\softmax.\addr' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:120$15'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `\softmax.\mode1_start' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:120$15'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `\softmax.\mode1_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:120$15'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `\softmax.\mode1_stage1_run_a' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:116$14'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `\softmax.\mode4_stage1_run_a' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:111$13'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `\softmax.\mode4_stage2_run_a' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:111$13'.
  created $dff cell `$procdff$2190' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `\comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2821$298'.
Removing empty process `comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2821$298'.
Found and cleaned up 2 empty switches in `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2766$287'.
Removing empty process `mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2766$287'.
Found and cleaned up 2 empty switches in `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2752$282'.
Removing empty process `mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2752$282'.
Found and cleaned up 2 empty switches in `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2703$275'.
Removing empty process `mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2703$275'.
Found and cleaned up 2 empty switches in `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2564$272'.
Removing empty process `mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2564$272'.
Found and cleaned up 2 empty switches in `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2555$269'.
Removing empty process `mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2555$269'.
Found and cleaned up 2 empty switches in `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2543$266'.
Removing empty process `mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2543$266'.
Found and cleaned up 1 empty switch in `\lzc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2465$262'.
Removing empty process `lzc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2465$262'.
Found and cleaned up 2 empty switches in `\exception.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2409$245'.
Removing empty process `exception.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2409$245'.
Found and cleaned up 1 empty switch in `\final_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2379$241'.
Removing empty process `final_out.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2379$241'.
Found and cleaned up 1 empty switch in `\FPLUT1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2306$240'.
Removing empty process `FPLUT1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2306$240'.
Found and cleaned up 1 empty switch in `\FP8LUT2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2041$239'.
Removing empty process `FP8LUT2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2041$239'.
Found and cleaned up 3 empty switches in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1907$207'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1907$207'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1891$202'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1891$202'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1845$201'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1845$201'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1778$191'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1716$177'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1716$177'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1701$176'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1701$176'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1388$130'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1388$130'.
Found and cleaned up 1 empty switch in `\am_shift_t.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1189$123'.
Removing empty process `am_shift_t.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1189$123'.
Found and cleaned up 2 empty switches in `\final_out_t.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1162$113'.
Removing empty process `final_out_t.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1162$113'.
Found and cleaned up 1 empty switch in `\logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1123$112'.
Removing empty process `logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1123$112'.
Found and cleaned up 1 empty switch in `\logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1112$111'.
Removing empty process `logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1112$111'.
Found and cleaned up 1 empty switch in `\logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1102$110'.
Removing empty process `logunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1102$110'.
Found and cleaned up 2 empty switches in `\fixed_point_addsub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1042$103'.
Removing empty process `fixed_point_addsub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1042$103'.
Found and cleaned up 1 empty switch in `\fixed_point_addsub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1032$99'.
Removing empty process `fixed_point_addsub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1032$99'.
Found and cleaned up 1 empty switch in `\ExpLUT.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:836$95'.
Removing empty process `ExpLUT.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:836$95'.
Found and cleaned up 1 empty switch in `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:823$93'.
Removing empty process `expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:823$93'.
Found and cleaned up 2 empty switches in `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:805$86'.
Removing empty process `expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:805$86'.
Found and cleaned up 2 empty switches in `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:792$85'.
Removing empty process `expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:792$85'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:719$84'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:719$84'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:679$83'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:679$83'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:644$82'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:644$82'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:630$81'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:630$81'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:616$80'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:616$80'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:602$79'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:602$79'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:559$78'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:559$78'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:523$77'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:523$77'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:483$76'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:483$76'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:437$75'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:437$75'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:426$73'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:426$73'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:415$71'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:415$71'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:404$69'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:404$69'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:393$68'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:393$68'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:381$66'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:381$66'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:369$64'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:369$64'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:357$62'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:357$62'.
Found and cleaned up 4 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:332$53'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:332$53'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:320$51'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:320$51'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:308$49'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:308$49'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:297$47'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:297$47'.
Found and cleaned up 3 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:284$43'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:284$43'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:268$41'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:268$41'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:257$39'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:257$39'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:243$37'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:243$37'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:232$35'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:232$35'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:221$33'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:221$33'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:209$31'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:209$31'.
Found and cleaned up 4 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:183$24'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:183$24'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:171$22'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:171$22'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:159$20'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:159$20'.
Found and cleaned up 5 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:120$15'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:120$15'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:116$14'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:111$13'.
Cleaned up 123 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparator.
<suppressed ~110 debug messages>
Optimizing module mode1_max_tree.
<suppressed ~4 debug messages>
Optimizing module mode2_sub.
Optimizing module mode3_exp.
Optimizing module mode4_adder_tree.
Optimizing module align.
Optimizing module lzc.
<suppressed ~4 debug messages>
Optimizing module sub.
Optimizing module sub2.
Optimizing module am_shift.
Optimizing module exception.
<suppressed ~1 debug messages>
Optimizing module final_out.
<suppressed ~1 debug messages>
Optimizing module int_to_float_fp16.
Optimizing module FPLUT1.
<suppressed ~1 debug messages>
Optimizing module FP8LUT2.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~56 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~47 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module align_t.
Optimizing module sub_t.
Optimizing module am_shift_t.
Optimizing module two_comp_t.
Optimizing module final_out_t.
<suppressed ~3 debug messages>
Optimizing module float_to_int_fp16.
Optimizing module logunit.
Optimizing module mode5_ln.
Optimizing module fixed_point_addsub.
<suppressed ~6 debug messages>
Optimizing module mode6_sub.
Optimizing module ExpLUT.
<suppressed ~1 debug messages>
Optimizing module expunit.
Optimizing module mode7_exp.
Optimizing module softmax.
<suppressed ~19 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparator.
Optimizing module mode1_max_tree.
Optimizing module mode2_sub.
Optimizing module mode3_exp.
Optimizing module mode4_adder_tree.
Optimizing module align.
Optimizing module lzc.
Optimizing module sub.
Optimizing module sub2.
Optimizing module am_shift.
Optimizing module exception.
Optimizing module final_out.
Optimizing module int_to_float_fp16.
Optimizing module FPLUT1.
Optimizing module FP8LUT2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module align_t.
Optimizing module sub_t.
Optimizing module am_shift_t.
Optimizing module two_comp_t.
Optimizing module final_out_t.
Optimizing module float_to_int_fp16.
Optimizing module logunit.
Optimizing module mode5_ln.
Optimizing module fixed_point_addsub.
Optimizing module mode6_sub.
Optimizing module ExpLUT.
Optimizing module expunit.
Optimizing module mode7_exp.
Optimizing module softmax.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparator'.
<suppressed ~33 debug messages>
Finding identical cells in module `\mode1_max_tree'.
<suppressed ~6 debug messages>
Finding identical cells in module `\mode2_sub'.
Finding identical cells in module `\mode3_exp'.
Finding identical cells in module `\mode4_adder_tree'.
<suppressed ~6 debug messages>
Finding identical cells in module `\align'.
Finding identical cells in module `\lzc'.
Finding identical cells in module `\sub'.
Finding identical cells in module `\sub2'.
Finding identical cells in module `\am_shift'.
Finding identical cells in module `\exception'.
Finding identical cells in module `\final_out'.
Finding identical cells in module `\int_to_float_fp16'.
Finding identical cells in module `\FPLUT1'.
Finding identical cells in module `\FP8LUT2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~120 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~246 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\align_t'.
Finding identical cells in module `\sub_t'.
Finding identical cells in module `\am_shift_t'.
Finding identical cells in module `\two_comp_t'.
Finding identical cells in module `\final_out_t'.
Finding identical cells in module `\float_to_int_fp16'.
Finding identical cells in module `\logunit'.
Finding identical cells in module `\mode5_ln'.
Finding identical cells in module `\fixed_point_addsub'.
<suppressed ~3 debug messages>
Finding identical cells in module `\mode6_sub'.
Finding identical cells in module `\ExpLUT'.
Finding identical cells in module `\expunit'.
Finding identical cells in module `\mode7_exp'.
Finding identical cells in module `\softmax'.
<suppressed ~3 debug messages>
Removed a total of 191 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \comparator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode1_max_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode2_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode3_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode4_adder_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \align..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2481$265: \a -> { 1'0 \a [14:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \lzc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \am_shift..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \exception..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$678.
Running muxtree optimizer on module \final_out..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \int_to_float_fp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPLUT1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FP8LUT2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $procmux$1051.
    dead port 2/5 on $pmux $procmux$1051.
    dead port 3/5 on $pmux $procmux$1051.
    dead port 4/5 on $pmux $procmux$1051.
    dead port 5/5 on $pmux $procmux$1051.
    dead port 1/5 on $pmux $procmux$1007.
    dead port 2/5 on $pmux $procmux$1007.
    dead port 3/5 on $pmux $procmux$1007.
    dead port 4/5 on $pmux $procmux$1007.
    dead port 5/5 on $pmux $procmux$1007.
    dead port 1/5 on $pmux $procmux$1062.
    dead port 2/5 on $pmux $procmux$1062.
    dead port 3/5 on $pmux $procmux$1062.
    dead port 4/5 on $pmux $procmux$1062.
    dead port 5/5 on $pmux $procmux$1062.
    dead port 1/3 on $pmux $procmux$1073.
    dead port 2/3 on $pmux $procmux$1073.
    dead port 3/3 on $pmux $procmux$1073.
    dead port 1/5 on $pmux $procmux$1029.
    dead port 2/5 on $pmux $procmux$1029.
    dead port 3/5 on $pmux $procmux$1029.
    dead port 4/5 on $pmux $procmux$1029.
    dead port 5/5 on $pmux $procmux$1029.
    dead port 1/5 on $pmux $procmux$996.
    dead port 2/5 on $pmux $procmux$996.
    dead port 3/5 on $pmux $procmux$996.
    dead port 4/5 on $pmux $procmux$996.
    dead port 5/5 on $pmux $procmux$996.
    dead port 1/5 on $pmux $procmux$1040.
    dead port 2/5 on $pmux $procmux$1040.
    dead port 3/5 on $pmux $procmux$1040.
    dead port 4/5 on $pmux $procmux$1040.
    dead port 5/5 on $pmux $procmux$1040.
    dead port 1/5 on $pmux $procmux$1018.
    dead port 2/5 on $pmux $procmux$1018.
    dead port 3/5 on $pmux $procmux$1018.
    dead port 4/5 on $pmux $procmux$1018.
    dead port 5/5 on $pmux $procmux$1018.
    dead port 1/5 on $pmux $procmux$985.
    dead port 2/5 on $pmux $procmux$985.
    dead port 3/5 on $pmux $procmux$985.
    dead port 4/5 on $pmux $procmux$985.
    dead port 5/5 on $pmux $procmux$985.
    dead port 1/2 on $mux $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1901$206.
    dead port 2/2 on $mux $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:1901$206.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \align_t..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_t..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \am_shift_t..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \two_comp_t..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \final_out_t..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1284.
Running muxtree optimizer on module \float_to_int_fp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode5_ln..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fixed_point_addsub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1301.
Running muxtree optimizer on module \mode6_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ExpLUT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \expunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode7_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softmax..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 48 multiplexer ports.
<suppressed ~163 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \comparator.
  Optimizing cells in module \mode1_max_tree.
  Optimizing cells in module \mode2_sub.
  Optimizing cells in module \mode3_exp.
  Optimizing cells in module \mode4_adder_tree.
  Optimizing cells in module \align.
  Optimizing cells in module \lzc.
  Optimizing cells in module \sub.
  Optimizing cells in module \sub2.
  Optimizing cells in module \am_shift.
  Optimizing cells in module \exception.
  Optimizing cells in module \final_out.
  Optimizing cells in module \int_to_float_fp16.
  Optimizing cells in module \FPLUT1.
  Optimizing cells in module \FP8LUT2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$1103: { $procmux$1152_CMP $procmux$1151_CMP $auto$opt_reduce.cc:134:opt_mux$2192 }
    New ctrl vector for $pmux cell $procmux$1148: { }
    New ctrl vector for $pmux cell $procmux$1093: { $procmux$1152_CMP $auto$opt_reduce.cc:134:opt_mux$2194 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$1261: $auto$opt_reduce.cc:134:opt_mux$2196
    New ctrl vector for $pmux cell $procmux$1256: { }
    New ctrl vector for $pmux cell $procmux$1251: { $procmux$1264_CMP $auto$opt_reduce.cc:134:opt_mux$2198 }
    New ctrl vector for $pmux cell $procmux$1248: $procmux$1262_CMP
    New ctrl vector for $pmux cell $procmux$1163: { $procmux$1242_CMP $procmux$1241_CMP $auto$opt_reduce.cc:134:opt_mux$2200 }
    New ctrl vector for $pmux cell $procmux$1158: { $procmux$1242_CMP $auto$opt_reduce.cc:134:opt_mux$2202 }
    New ctrl vector for $pmux cell $procmux$1238: { }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \align_t.
  Optimizing cells in module \sub_t.
  Optimizing cells in module \am_shift_t.
  Optimizing cells in module \two_comp_t.
  Optimizing cells in module \final_out_t.
  Optimizing cells in module \float_to_int_fp16.
  Optimizing cells in module \logunit.
  Optimizing cells in module \mode5_ln.
  Optimizing cells in module \fixed_point_addsub.
  Optimizing cells in module \mode6_sub.
  Optimizing cells in module \ExpLUT.
    New ctrl vector for $pmux cell $procmux$1309: { $procmux$1437_CMP $procmux$1436_CMP $procmux$1435_CMP $procmux$1434_CMP $procmux$1433_CMP $procmux$1432_CMP $procmux$1431_CMP $procmux$1430_CMP $procmux$1429_CMP $procmux$1428_CMP $procmux$1427_CMP $procmux$1426_CMP $procmux$1425_CMP $procmux$1424_CMP $procmux$1423_CMP $procmux$1422_CMP $procmux$1421_CMP $procmux$1420_CMP $procmux$1419_CMP $procmux$1418_CMP $procmux$1417_CMP $procmux$1416_CMP $procmux$1415_CMP $procmux$1414_CMP $procmux$1413_CMP $procmux$1412_CMP $procmux$1411_CMP $procmux$1410_CMP $procmux$1409_CMP $procmux$1408_CMP $procmux$1407_CMP $procmux$1406_CMP $procmux$1405_CMP $procmux$1404_CMP $procmux$1403_CMP $procmux$1402_CMP $procmux$1401_CMP $procmux$1400_CMP $procmux$1399_CMP $procmux$1398_CMP $procmux$1397_CMP $procmux$1396_CMP $procmux$1395_CMP $procmux$1394_CMP $procmux$1393_CMP $procmux$1392_CMP $procmux$1391_CMP $procmux$1390_CMP $procmux$1389_CMP $procmux$1388_CMP $procmux$1387_CMP $procmux$1386_CMP $procmux$1385_CMP $procmux$1384_CMP $procmux$1383_CMP $procmux$1382_CMP $procmux$1381_CMP $procmux$1380_CMP $procmux$1379_CMP $procmux$1378_CMP $procmux$1377_CMP $procmux$1376_CMP $procmux$1375_CMP $procmux$1374_CMP $procmux$1373_CMP $procmux$1372_CMP $procmux$1371_CMP $procmux$1370_CMP $procmux$1369_CMP $procmux$1368_CMP $procmux$1367_CMP $procmux$1366_CMP $procmux$1365_CMP $procmux$1364_CMP $procmux$1363_CMP $procmux$1362_CMP $procmux$1361_CMP $procmux$1360_CMP $procmux$1359_CMP $procmux$1358_CMP $procmux$1357_CMP $procmux$1356_CMP $procmux$1355_CMP $procmux$1354_CMP $procmux$1353_CMP $procmux$1352_CMP $procmux$1351_CMP $procmux$1350_CMP $procmux$1349_CMP $procmux$1348_CMP $procmux$1347_CMP $procmux$1346_CMP $procmux$1345_CMP $procmux$1344_CMP $procmux$1343_CMP $procmux$1342_CMP $procmux$1341_CMP $procmux$1340_CMP $procmux$1339_CMP $procmux$1338_CMP $procmux$1337_CMP $procmux$1336_CMP $procmux$1335_CMP $procmux$1334_CMP $procmux$1333_CMP $procmux$1332_CMP $procmux$1331_CMP $procmux$1330_CMP $procmux$1329_CMP $procmux$1328_CMP $procmux$1327_CMP $procmux$1326_CMP $procmux$1325_CMP $procmux$1324_CMP $procmux$1323_CMP $procmux$1322_CMP $procmux$1321_CMP $procmux$1320_CMP $procmux$1319_CMP $procmux$1318_CMP $procmux$1317_CMP $procmux$1316_CMP $procmux$1315_CMP $auto$opt_reduce.cc:134:opt_mux$2204 $procmux$1312_CMP $procmux$1311_CMP $procmux$1310_CMP }
  Optimizing cells in module \ExpLUT.
  Optimizing cells in module \expunit.
  Optimizing cells in module \mode7_exp.
  Optimizing cells in module \softmax.
Performed a total of 11 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparator'.
<suppressed ~6 debug messages>
Finding identical cells in module `\mode1_max_tree'.
Finding identical cells in module `\mode2_sub'.
Finding identical cells in module `\mode3_exp'.
Finding identical cells in module `\mode4_adder_tree'.
Finding identical cells in module `\align'.
Finding identical cells in module `\lzc'.
Finding identical cells in module `\sub'.
Finding identical cells in module `\sub2'.
Finding identical cells in module `\am_shift'.
Finding identical cells in module `\exception'.
Finding identical cells in module `\final_out'.
Finding identical cells in module `\int_to_float_fp16'.
Finding identical cells in module `\FPLUT1'.
Finding identical cells in module `\FP8LUT2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\align_t'.
Finding identical cells in module `\sub_t'.
Finding identical cells in module `\am_shift_t'.
Finding identical cells in module `\two_comp_t'.
Finding identical cells in module `\final_out_t'.
Finding identical cells in module `\float_to_int_fp16'.
Finding identical cells in module `\logunit'.
Finding identical cells in module `\mode5_ln'.
Finding identical cells in module `\fixed_point_addsub'.
Finding identical cells in module `\mode6_sub'.
Finding identical cells in module `\ExpLUT'.
Finding identical cells in module `\expunit'.
Finding identical cells in module `\mode7_exp'.
Finding identical cells in module `\softmax'.
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2105 ($dff) from module mode1_max_tree (D = $procmux$646_Y, Q = \outp, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2205 ($sdff) from module mode1_max_tree (D = \cmp0_out_stage1_reg, Q = \outp).
Adding SRST signal on $procdff$2104 ($dff) from module mode1_max_tree (D = $procmux$636_Y, Q = \cmp1_out_stage2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2211 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2750$281_Y, Q = \cmp1_out_stage2_reg).
Adding SRST signal on $procdff$2103 ($dff) from module mode1_max_tree (D = $procmux$641_Y, Q = \cmp0_out_stage2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2213 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2747$279_Y, Q = \cmp0_out_stage2_reg).
Adding SRST signal on $procdff$2102 ($dff) from module mode1_max_tree (D = $procmux$631_Y, Q = \cmp0_out_stage1_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2215 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:2764$286_Y, Q = \cmp0_out_stage1_reg).
Adding EN signal on $procdff$2108 ($dff) from module mode4_adder_tree (D = $procmux$669_Y, Q = \add0_out_stage2_reg).
Adding EN signal on $procdff$2109 ($dff) from module mode4_adder_tree (D = $procmux$664_Y, Q = \add1_out_stage2_reg).
Adding EN signal on $procdff$2106 ($dff) from module mode4_adder_tree (D = $procmux$654_Y, Q = \outp).
Adding EN signal on $procdff$2107 ($dff) from module mode4_adder_tree (D = $procmux$659_Y, Q = \add0_out_stage1_reg).
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 16 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 17 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 18 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 19 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 20 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 21 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 22 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 23 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 24 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 25 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 26 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 27 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 28 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 29 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 30 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 31 on $auto$proc_dlatch.cc:427:proc_dlatch$2023 ($dlatch) from module FPAddSub_AlignShift1.
Adding SRST signal on $procdff$2110 ($dff) from module FPAddSub (D = { \Opout_0 \Aout_0 \Bout_0 \Sa_0 \Sb_0 \ShiftDet_0 \InputExc_0 }, Q = \pipe_1, rval = 48'000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2111 ($dff) from module FPAddSub (D = { \pipe_1 [47] \pipe_1 [16:15] \MaxAB_1 \CExp_1 \Shift_1 \Mmax_1 \pipe_1 [4:0] \MminS_2 }, Q = \pipe_3, rval = 40'0000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2112 ($dff) from module FPAddSub (D = { \pipe_3 [39] \PSgn_4 \Opr_4 \pipe_3 [38:31] \pipe_3 [15:11] \Sum_4 }, Q = \pipe_5, rval = 33'000000000000000000000000000000000).
Adding SRST signal on $procdff$2113 ($dff) from module FPAddSub (D = { \FG_8 \pipe_5 [32:31] \pipe_5 [29:17] \NormM_8 \NormE_8 \ZeroSum_8 \NegE_8 \R_8 \S_8 }, Q = \pipe_8, rval = 36'000000000000000000000000000000000000).
Adding EN signal on $procdff$2114 ($dff) from module logunit (D = \fpout_f, Q = \fpout_f_reg).
Adding EN signal on $procdff$2115 ($dff) from module logunit (D = \fxout1, Q = \fxout1_reg).
Adding EN signal on $procdff$2116 ($dff) from module logunit (D = \fxout2, Q = \fxout2_reg).
Adding EN signal on $procdff$2117 ($dff) from module logunit (D = \fpin_f, Q = \fpin_f_reg).
Adding SRST signal on $procdff$2118 ($dff) from module expunit (D = $procmux$1451_Y, Q = \LUTout_reg, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2237 ($sdff) from module expunit (D = \LUTout_reg2, Q = \LUTout_reg).
Adding SRST signal on $procdff$2119 ($dff) from module expunit (D = $procmux$1446_Y, Q = \a_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2239 ($sdff) from module expunit (D = \a_reg2, Q = \a_reg).
Adding SRST signal on $procdff$2120 ($dff) from module expunit (D = $procmux$1441_Y, Q = \Mult_out_reg, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2241 ($sdff) from module expunit (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:820$91_Y, Q = \Mult_out_reg).
Adding SRST signal on $procdff$2121 ($dff) from module expunit (D = $procmux$1466_Y, Q = \LUTout_reg2, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2243 ($sdff) from module expunit (D = \LUTout, Q = \LUTout_reg2).
Adding SRST signal on $procdff$2122 ($dff) from module expunit (D = $procmux$1461_Y, Q = \a_reg2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2245 ($sdff) from module expunit (D = \a, Q = \a_reg2).
Adding SRST signal on $procdff$2123 ($dff) from module expunit (D = $procmux$1456_Y, Q = \a_comp_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2247 ($sdff) from module expunit (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v:818$88_Y, Q = \a_comp_reg).
Adding SRST signal on $procdff$2187 ($dff) from module softmax (D = $procmux$1855_Y, Q = \mode1_run, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2249 ($sdff) from module softmax (D = $procmux$1849_Y, Q = \mode1_run).
Adding SRST signal on $procdff$2186 ($dff) from module softmax (D = $procmux$1870_Y, Q = \mode1_start, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2257 ($sdff) from module softmax (D = $procmux$1867_Y, Q = \mode1_start).
Adding SRST signal on $procdff$2185 ($dff) from module softmax (D = $procmux$1885_Y, Q = \addr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2267 ($sdff) from module softmax (D = $procmux$1885_Y, Q = \addr).
Adding SRST signal on $procdff$2184 ($dff) from module softmax (D = $procmux$1841_Y, Q = \mode1_stage1_run, rval = 1'0).
Adding SRST signal on $procdff$2183 ($dff) from module softmax (D = $procmux$1835_Y, Q = \mode1_stage0_run, rval = 1'0).
Adding SRST signal on $procdff$2173 ($dff) from module softmax (D = $procmux$1755_Y, Q = \mode4_stage0_run, rval = 1'0).
Adding SRST signal on $procdff$2182 ($dff) from module softmax (D = $procmux$1796_Y, Q = \mode2_run, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2278 ($sdff) from module softmax (D = $procmux$1793_Y, Q = \mode2_run).
Adding SRST signal on $procdff$2181 ($dff) from module softmax (D = $procmux$1807_Y, Q = \mode2_start, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2286 ($sdff) from module softmax (D = $procmux$1807_Y, Q = \mode2_start).
Adding SRST signal on $procdff$2180 ($dff) from module softmax (D = $procmux$1818_Y, Q = \sub0_inp_reg, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2294 ($sdff) from module softmax (D = $procmux$1815_Y, Q = \sub0_inp_reg).
Adding SRST signal on $procdff$2179 ($dff) from module softmax (D = $procmux$1829_Y, Q = \sub0_inp_addr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2302 ($sdff) from module softmax (D = $procmux$1829_Y, Q = \sub0_inp_addr).
Adding SRST signal on $procdff$2178 ($dff) from module softmax (D = $procmux$1785_Y, Q = \mode3_stage_run2, rval = 1'0).
Adding SRST signal on $procdff$2177 ($dff) from module softmax (D = $procmux$1779_Y, Q = \mode3_stage_run, rval = 1'0).
Adding SRST signal on $procdff$2176 ($dff) from module softmax (D = $procmux$1773_Y, Q = \mode3_run, rval = 1'0).
Adding SRST signal on $procdff$2175 ($dff) from module softmax (D = $procmux$1767_Y, Q = \mode4_stage2_run, rval = 1'0).
Adding SRST signal on $procdff$2174 ($dff) from module softmax (D = $procmux$1761_Y, Q = \mode4_stage1_run, rval = 1'0).
Adding SRST signal on $procdff$2124 ($dff) from module softmax (D = $procmux$1486_Y, Q = \outp0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2311 ($sdff) from module softmax (D = \outp0_temp, Q = \outp0).
Adding SRST signal on $procdff$2125 ($dff) from module softmax (D = $procmux$1481_Y, Q = \outp1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2313 ($sdff) from module softmax (D = \outp1_temp, Q = \outp1).
Adding SRST signal on $procdff$2126 ($dff) from module softmax (D = $procmux$1476_Y, Q = \outp2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2315 ($sdff) from module softmax (D = \outp2_temp, Q = \outp2).
Adding SRST signal on $procdff$2127 ($dff) from module softmax (D = $procmux$1471_Y, Q = \outp3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2317 ($sdff) from module softmax (D = \outp3_temp, Q = \outp3).
Adding SRST signal on $procdff$2128 ($dff) from module softmax (D = $procmux$1506_Y, Q = \mode6_outp_logsub0_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2319 ($sdff) from module softmax (D = \mode6_outp_logsub0, Q = \mode6_outp_logsub0_reg).
Adding SRST signal on $procdff$2129 ($dff) from module softmax (D = $procmux$1501_Y, Q = \mode6_outp_logsub1_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2321 ($sdff) from module softmax (D = \mode6_outp_logsub1, Q = \mode6_outp_logsub1_reg).
Adding SRST signal on $procdff$2130 ($dff) from module softmax (D = $procmux$1496_Y, Q = \mode6_outp_logsub2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2323 ($sdff) from module softmax (D = \mode6_outp_logsub2, Q = \mode6_outp_logsub2_reg).
Adding SRST signal on $procdff$2131 ($dff) from module softmax (D = $procmux$1491_Y, Q = \mode6_outp_logsub3_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2325 ($sdff) from module softmax (D = \mode6_outp_logsub3, Q = \mode6_outp_logsub3_reg).
Adding SRST signal on $procdff$2132 ($dff) from module softmax (D = $procmux$1526_Y, Q = \mode6_outp_presub0_reg_0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2327 ($sdff) from module softmax (D = \mode6_outp_presub0_reg_1, Q = \mode6_outp_presub0_reg_0).
Adding SRST signal on $procdff$2133 ($dff) from module softmax (D = $procmux$1521_Y, Q = \mode6_outp_presub1_reg_0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2329 ($sdff) from module softmax (D = \mode6_outp_presub1_reg_1, Q = \mode6_outp_presub1_reg_0).
Adding SRST signal on $procdff$2134 ($dff) from module softmax (D = $procmux$1516_Y, Q = \mode6_outp_presub2_reg_0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2331 ($sdff) from module softmax (D = \mode6_outp_presub2_reg_1, Q = \mode6_outp_presub2_reg_0).
Adding SRST signal on $procdff$2135 ($dff) from module softmax (D = $procmux$1511_Y, Q = \mode6_outp_presub3_reg_0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2333 ($sdff) from module softmax (D = \mode6_outp_presub3_reg_1, Q = \mode6_outp_presub3_reg_0).
Adding SRST signal on $procdff$2136 ($dff) from module softmax (D = $procmux$1546_Y, Q = \mode6_outp_presub0_reg_1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2335 ($sdff) from module softmax (D = \mode6_outp_presub0_reg_2, Q = \mode6_outp_presub0_reg_1).
Adding SRST signal on $procdff$2137 ($dff) from module softmax (D = $procmux$1541_Y, Q = \mode6_outp_presub1_reg_1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2337 ($sdff) from module softmax (D = \mode6_outp_presub1_reg_2, Q = \mode6_outp_presub1_reg_1).
Adding SRST signal on $procdff$2138 ($dff) from module softmax (D = $procmux$1536_Y, Q = \mode6_outp_presub2_reg_1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2339 ($sdff) from module softmax (D = \mode6_outp_presub2_reg_2, Q = \mode6_outp_presub2_reg_1).
Adding SRST signal on $procdff$2139 ($dff) from module softmax (D = $procmux$1531_Y, Q = \mode6_outp_presub3_reg_1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2341 ($sdff) from module softmax (D = \mode6_outp_presub3_reg_2, Q = \mode6_outp_presub3_reg_1).
Adding SRST signal on $procdff$2140 ($dff) from module softmax (D = $procmux$1566_Y, Q = \mode6_outp_presub0_reg_2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2343 ($sdff) from module softmax (D = \mode6_outp_presub0_reg_3, Q = \mode6_outp_presub0_reg_2).
Adding SRST signal on $procdff$2141 ($dff) from module softmax (D = $procmux$1561_Y, Q = \mode6_outp_presub1_reg_2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2345 ($sdff) from module softmax (D = \mode6_outp_presub1_reg_3, Q = \mode6_outp_presub1_reg_2).
Adding SRST signal on $procdff$2142 ($dff) from module softmax (D = $procmux$1556_Y, Q = \mode6_outp_presub2_reg_2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2347 ($sdff) from module softmax (D = \mode6_outp_presub2_reg_3, Q = \mode6_outp_presub2_reg_2).
Adding SRST signal on $procdff$2143 ($dff) from module softmax (D = $procmux$1551_Y, Q = \mode6_outp_presub3_reg_2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2349 ($sdff) from module softmax (D = \mode6_outp_presub3_reg_3, Q = \mode6_outp_presub3_reg_2).
Adding SRST signal on $procdff$2144 ($dff) from module softmax (D = $procmux$1586_Y, Q = \mode6_outp_presub0_reg_3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2351 ($sdff) from module softmax (D = \mode6_outp_presub0, Q = \mode6_outp_presub0_reg_3).
Adding SRST signal on $procdff$2145 ($dff) from module softmax (D = $procmux$1581_Y, Q = \mode6_outp_presub1_reg_3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2353 ($sdff) from module softmax (D = \mode6_outp_presub1, Q = \mode6_outp_presub1_reg_3).
Adding SRST signal on $procdff$2146 ($dff) from module softmax (D = $procmux$1576_Y, Q = \mode6_outp_presub2_reg_3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2355 ($sdff) from module softmax (D = \mode6_outp_presub2, Q = \mode6_outp_presub2_reg_3).
Adding SRST signal on $procdff$2147 ($dff) from module softmax (D = $procmux$1571_Y, Q = \mode6_outp_presub3_reg_3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2357 ($sdff) from module softmax (D = \mode6_outp_presub3, Q = \mode6_outp_presub3_reg_3).
Adding SRST signal on $procdff$2148 ($dff) from module softmax (D = $procmux$1591_Y, Q = \mode5_outp_log_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2359 ($sdff) from module softmax (D = \mode5_outp_log, Q = \mode5_outp_log_reg).
Adding SRST signal on $procdff$2149 ($dff) from module softmax (D = $procmux$1611_Y, Q = \mode3_outp_exp0_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2361 ($sdff) from module softmax (D = \mode3_outp_exp0, Q = \mode3_outp_exp0_reg).
Adding SRST signal on $procdff$2150 ($dff) from module softmax (D = $procmux$1606_Y, Q = \mode3_outp_exp1_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2363 ($sdff) from module softmax (D = \mode3_outp_exp1, Q = \mode3_outp_exp1_reg).
Adding SRST signal on $procdff$2151 ($dff) from module softmax (D = $procmux$1601_Y, Q = \mode3_outp_exp2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2365 ($sdff) from module softmax (D = \mode3_outp_exp2, Q = \mode3_outp_exp2_reg).
Adding SRST signal on $procdff$2152 ($dff) from module softmax (D = $procmux$1596_Y, Q = \mode3_outp_exp3_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2367 ($sdff) from module softmax (D = \mode3_outp_exp3, Q = \mode3_outp_exp3_reg).
Adding SRST signal on $procdff$2153 ($dff) from module softmax (D = $procmux$1631_Y, Q = \mode2_outp_sub0_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2369 ($sdff) from module softmax (D = \mode2_outp_sub0, Q = \mode2_outp_sub0_reg).
Adding SRST signal on $procdff$2154 ($dff) from module softmax (D = $procmux$1626_Y, Q = \mode2_outp_sub1_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2371 ($sdff) from module softmax (D = \mode2_outp_sub1, Q = \mode2_outp_sub1_reg).
Adding SRST signal on $procdff$2155 ($dff) from module softmax (D = $procmux$1621_Y, Q = \mode2_outp_sub2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2373 ($sdff) from module softmax (D = \mode2_outp_sub2, Q = \mode2_outp_sub2_reg).
Adding SRST signal on $procdff$2156 ($dff) from module softmax (D = $procmux$1616_Y, Q = \mode2_outp_sub3_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2375 ($sdff) from module softmax (D = \mode2_outp_sub3, Q = \mode2_outp_sub3_reg).
Adding SRST signal on $procdff$2157 ($dff) from module softmax (D = $procmux$1637_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$2158 ($dff) from module softmax (D = $procmux$1643_Y, Q = \mode7_run, rval = 1'0).
Adding SRST signal on $procdff$2159 ($dff) from module softmax (D = $procmux$1649_Y, Q = \mode7_stage_run, rval = 1'0).
Adding SRST signal on $procdff$2160 ($dff) from module softmax (D = $procmux$1655_Y, Q = \mode7_stage_run2, rval = 1'0).
Adding SRST signal on $procdff$2161 ($dff) from module softmax (D = $procmux$1661_Y, Q = \mode6_run, rval = 1'0).
Adding SRST signal on $procdff$2162 ($dff) from module softmax (D = $procmux$1667_Y, Q = \presub_run_0, rval = 1'0).
Adding SRST signal on $procdff$2163 ($dff) from module softmax (D = $procmux$1673_Y, Q = \presub_run_1, rval = 1'0).
Adding SRST signal on $procdff$2164 ($dff) from module softmax (D = $procmux$1679_Y, Q = \presub_run_2, rval = 1'0).
Adding SRST signal on $procdff$2165 ($dff) from module softmax (D = $procmux$1723_Y, Q = \sub1_inp_addr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2385 ($sdff) from module softmax (D = $procmux$1723_Y, Q = \sub1_inp_addr).
Adding SRST signal on $procdff$2166 ($dff) from module softmax (D = $procmux$1712_Y, Q = \sub1_inp_reg, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2389 ($sdff) from module softmax (D = $procmux$1712_Y, Q = \sub1_inp_reg).
Adding SRST signal on $procdff$2167 ($dff) from module softmax (D = $procmux$1701_Y, Q = \presub_start, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2393 ($sdff) from module softmax (D = $procmux$1701_Y, Q = \presub_start).
Adding SRST signal on $procdff$2168 ($dff) from module softmax (D = $procmux$1690_Y, Q = \presub_run, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2401 ($sdff) from module softmax (D = $procmux$1687_Y, Q = \presub_run).
Adding SRST signal on $procdff$2169 ($dff) from module softmax (D = $procmux$1729_Y, Q = \mode5_stage0_run, rval = 1'0).
Adding SRST signal on $procdff$2170 ($dff) from module softmax (D = $procmux$1735_Y, Q = \mode5_stage1_run, rval = 1'0).
Adding SRST signal on $procdff$2171 ($dff) from module softmax (D = $procmux$1741_Y, Q = \mode5_stage2_run, rval = 1'0).
Adding SRST signal on $procdff$2172 ($dff) from module softmax (D = $procmux$1749_Y, Q = \mode5_run, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2412 ($sdff) from module softmax (D = $procmux$1749_Y, Q = \mode5_run).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparator..
Finding unused cells or wires in module \mode1_max_tree..
Finding unused cells or wires in module \mode2_sub..
Finding unused cells or wires in module \mode3_exp..
Finding unused cells or wires in module \mode4_adder_tree..
Finding unused cells or wires in module \align..
Finding unused cells or wires in module \lzc..
Finding unused cells or wires in module \sub..
Finding unused cells or wires in module \sub2..
Finding unused cells or wires in module \am_shift..
Finding unused cells or wires in module \exception..
Finding unused cells or wires in module \final_out..
Finding unused cells or wires in module \int_to_float_fp16..
Finding unused cells or wires in module \FPLUT1..
Finding unused cells or wires in module \FP8LUT2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \align_t..
Finding unused cells or wires in module \sub_t..
Finding unused cells or wires in module \am_shift_t..
Finding unused cells or wires in module \two_comp_t..
Finding unused cells or wires in module \final_out_t..
Finding unused cells or wires in module \float_to_int_fp16..
Finding unused cells or wires in module \logunit..
Finding unused cells or wires in module \mode5_ln..
Finding unused cells or wires in module \fixed_point_addsub..
Finding unused cells or wires in module \mode6_sub..
Finding unused cells or wires in module \ExpLUT..
Finding unused cells or wires in module \expunit..
Finding unused cells or wires in module \mode7_exp..
Finding unused cells or wires in module \softmax..
Removed 145 unused cells and 1145 unused wires.
<suppressed ~184 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ExpLUT.
Optimizing module FP8LUT2.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPLUT1.
Optimizing module align.
Optimizing module align_t.
Optimizing module am_shift.
Optimizing module am_shift_t.
Optimizing module comparator.
Optimizing module exception.
Optimizing module expunit.
Optimizing module final_out.
Optimizing module final_out_t.
Optimizing module fixed_point_addsub.
Optimizing module float_to_int_fp16.
Optimizing module int_to_float_fp16.
Optimizing module logunit.
Optimizing module lzc.
Optimizing module mode1_max_tree.
Optimizing module mode2_sub.
Optimizing module mode3_exp.
Optimizing module mode4_adder_tree.
<suppressed ~4 debug messages>
Optimizing module mode5_ln.
Optimizing module mode6_sub.
Optimizing module mode7_exp.
Optimizing module softmax.
<suppressed ~10 debug messages>
Optimizing module sub.
Optimizing module sub2.
Optimizing module sub_t.
Optimizing module two_comp_t.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ExpLUT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FP8LUT2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPLUT1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \align..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \align_t..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \am_shift..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \am_shift_t..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \comparator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exception..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \expunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \final_out..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \final_out_t..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fixed_point_addsub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \float_to_int_fp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \int_to_float_fp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logunit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lzc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode1_max_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode2_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode3_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode4_adder_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode5_ln..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode6_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode7_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softmax..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_t..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \two_comp_t..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ExpLUT.
  Optimizing cells in module \FP8LUT2.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPLUT1.
  Optimizing cells in module \align.
  Optimizing cells in module \align_t.
  Optimizing cells in module \am_shift.
  Optimizing cells in module \am_shift_t.
  Optimizing cells in module \comparator.
  Optimizing cells in module \exception.
  Optimizing cells in module \expunit.
  Optimizing cells in module \final_out.
  Optimizing cells in module \final_out_t.
  Optimizing cells in module \fixed_point_addsub.
  Optimizing cells in module \float_to_int_fp16.
  Optimizing cells in module \int_to_float_fp16.
  Optimizing cells in module \logunit.
  Optimizing cells in module \lzc.
  Optimizing cells in module \mode1_max_tree.
  Optimizing cells in module \mode2_sub.
  Optimizing cells in module \mode3_exp.
  Optimizing cells in module \mode4_adder_tree.
  Optimizing cells in module \mode5_ln.
  Optimizing cells in module \mode6_sub.
  Optimizing cells in module \mode7_exp.
  Optimizing cells in module \softmax.
  Optimizing cells in module \sub.
  Optimizing cells in module \sub2.
  Optimizing cells in module \sub_t.
  Optimizing cells in module \two_comp_t.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ExpLUT'.
Finding identical cells in module `\FP8LUT2'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPLUT1'.
Finding identical cells in module `\align'.
Finding identical cells in module `\align_t'.
Finding identical cells in module `\am_shift'.
Finding identical cells in module `\am_shift_t'.
Finding identical cells in module `\comparator'.
Finding identical cells in module `\exception'.
Finding identical cells in module `\expunit'.
Finding identical cells in module `\final_out'.
Finding identical cells in module `\final_out_t'.
Finding identical cells in module `\fixed_point_addsub'.
Finding identical cells in module `\float_to_int_fp16'.
Finding identical cells in module `\int_to_float_fp16'.
Finding identical cells in module `\logunit'.
Finding identical cells in module `\lzc'.
Finding identical cells in module `\mode1_max_tree'.
Finding identical cells in module `\mode2_sub'.
Finding identical cells in module `\mode3_exp'.
Finding identical cells in module `\mode4_adder_tree'.
<suppressed ~12 debug messages>
Finding identical cells in module `\mode5_ln'.
Finding identical cells in module `\mode6_sub'.
Finding identical cells in module `\mode7_exp'.
Finding identical cells in module `\softmax'.
<suppressed ~27 debug messages>
Finding identical cells in module `\sub'.
Finding identical cells in module `\sub2'.
Finding identical cells in module `\sub_t'.
Finding identical cells in module `\two_comp_t'.
Removed a total of 13 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ExpLUT..
Finding unused cells or wires in module \FP8LUT2..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPLUT1..
Finding unused cells or wires in module \align..
Finding unused cells or wires in module \align_t..
Finding unused cells or wires in module \am_shift..
Finding unused cells or wires in module \am_shift_t..
Finding unused cells or wires in module \comparator..
Finding unused cells or wires in module \exception..
Finding unused cells or wires in module \expunit..
Finding unused cells or wires in module \final_out..
Finding unused cells or wires in module \final_out_t..
Finding unused cells or wires in module \fixed_point_addsub..
Finding unused cells or wires in module \float_to_int_fp16..
Finding unused cells or wires in module \int_to_float_fp16..
Finding unused cells or wires in module \logunit..
Finding unused cells or wires in module \lzc..
Finding unused cells or wires in module \mode1_max_tree..
Finding unused cells or wires in module \mode2_sub..
Finding unused cells or wires in module \mode3_exp..
Finding unused cells or wires in module \mode4_adder_tree..
Finding unused cells or wires in module \mode5_ln..
Finding unused cells or wires in module \mode6_sub..
Finding unused cells or wires in module \mode7_exp..
Finding unused cells or wires in module \softmax..
Finding unused cells or wires in module \sub..
Finding unused cells or wires in module \sub2..
Finding unused cells or wires in module \sub_t..
Finding unused cells or wires in module \two_comp_t..
Removed 0 unused cells and 13 unused wires.
<suppressed ~2 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ExpLUT.
Optimizing module FP8LUT2.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPLUT1.
Optimizing module align.
Optimizing module align_t.
Optimizing module am_shift.
Optimizing module am_shift_t.
Optimizing module comparator.
Optimizing module exception.
Optimizing module expunit.
Optimizing module final_out.
Optimizing module final_out_t.
Optimizing module fixed_point_addsub.
Optimizing module float_to_int_fp16.
Optimizing module int_to_float_fp16.
Optimizing module logunit.
Optimizing module lzc.
Optimizing module mode1_max_tree.
Optimizing module mode2_sub.
Optimizing module mode3_exp.
Optimizing module mode4_adder_tree.
Optimizing module mode5_ln.
Optimizing module mode6_sub.
Optimizing module mode7_exp.
Optimizing module softmax.
Optimizing module sub.
Optimizing module sub2.
Optimizing module sub_t.
Optimizing module two_comp_t.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ExpLUT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FP8LUT2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPLUT1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \align..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \align_t..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \am_shift..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \am_shift_t..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \comparator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exception..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \expunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \final_out..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \final_out_t..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fixed_point_addsub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \float_to_int_fp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \int_to_float_fp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \logunit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lzc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode1_max_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode2_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode3_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode4_adder_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode5_ln..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode6_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode7_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softmax..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sub_t..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \two_comp_t..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ExpLUT.
  Optimizing cells in module \FP8LUT2.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPLUT1.
  Optimizing cells in module \align.
  Optimizing cells in module \align_t.
  Optimizing cells in module \am_shift.
  Optimizing cells in module \am_shift_t.
  Optimizing cells in module \comparator.
  Optimizing cells in module \exception.
  Optimizing cells in module \expunit.
  Optimizing cells in module \final_out.
  Optimizing cells in module \final_out_t.
  Optimizing cells in module \fixed_point_addsub.
  Optimizing cells in module \float_to_int_fp16.
  Optimizing cells in module \int_to_float_fp16.
  Optimizing cells in module \logunit.
  Optimizing cells in module \lzc.
  Optimizing cells in module \mode1_max_tree.
  Optimizing cells in module \mode2_sub.
  Optimizing cells in module \mode3_exp.
  Optimizing cells in module \mode4_adder_tree.
  Optimizing cells in module \mode5_ln.
  Optimizing cells in module \mode6_sub.
  Optimizing cells in module \mode7_exp.
  Optimizing cells in module \softmax.
  Optimizing cells in module \sub.
  Optimizing cells in module \sub2.
  Optimizing cells in module \sub_t.
  Optimizing cells in module \two_comp_t.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ExpLUT'.
Finding identical cells in module `\FP8LUT2'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPLUT1'.
Finding identical cells in module `\align'.
Finding identical cells in module `\align_t'.
Finding identical cells in module `\am_shift'.
Finding identical cells in module `\am_shift_t'.
Finding identical cells in module `\comparator'.
Finding identical cells in module `\exception'.
Finding identical cells in module `\expunit'.
Finding identical cells in module `\final_out'.
Finding identical cells in module `\final_out_t'.
Finding identical cells in module `\fixed_point_addsub'.
Finding identical cells in module `\float_to_int_fp16'.
Finding identical cells in module `\int_to_float_fp16'.
Finding identical cells in module `\logunit'.
Finding identical cells in module `\lzc'.
Finding identical cells in module `\mode1_max_tree'.
Finding identical cells in module `\mode2_sub'.
Finding identical cells in module `\mode3_exp'.
Finding identical cells in module `\mode4_adder_tree'.
Finding identical cells in module `\mode5_ln'.
Finding identical cells in module `\mode6_sub'.
Finding identical cells in module `\mode7_exp'.
Finding identical cells in module `\softmax'.
Finding identical cells in module `\sub'.
Finding identical cells in module `\sub2'.
Finding identical cells in module `\sub_t'.
Finding identical cells in module `\two_comp_t'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ExpLUT..
Finding unused cells or wires in module \FP8LUT2..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPLUT1..
Finding unused cells or wires in module \align..
Finding unused cells or wires in module \align_t..
Finding unused cells or wires in module \am_shift..
Finding unused cells or wires in module \am_shift_t..
Finding unused cells or wires in module \comparator..
Finding unused cells or wires in module \exception..
Finding unused cells or wires in module \expunit..
Finding unused cells or wires in module \final_out..
Finding unused cells or wires in module \final_out_t..
Finding unused cells or wires in module \fixed_point_addsub..
Finding unused cells or wires in module \float_to_int_fp16..
Finding unused cells or wires in module \int_to_float_fp16..
Finding unused cells or wires in module \logunit..
Finding unused cells or wires in module \lzc..
Finding unused cells or wires in module \mode1_max_tree..
Finding unused cells or wires in module \mode2_sub..
Finding unused cells or wires in module \mode3_exp..
Finding unused cells or wires in module \mode4_adder_tree..
Finding unused cells or wires in module \mode5_ln..
Finding unused cells or wires in module \mode6_sub..
Finding unused cells or wires in module \mode7_exp..
Finding unused cells or wires in module \softmax..
Finding unused cells or wires in module \sub..
Finding unused cells or wires in module \sub2..
Finding unused cells or wires in module \sub_t..
Finding unused cells or wires in module \two_comp_t..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ExpLUT.
Optimizing module FP8LUT2.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPLUT1.
Optimizing module align.
Optimizing module align_t.
Optimizing module am_shift.
Optimizing module am_shift_t.
Optimizing module comparator.
Optimizing module exception.
Optimizing module expunit.
Optimizing module final_out.
Optimizing module final_out_t.
Optimizing module fixed_point_addsub.
Optimizing module float_to_int_fp16.
Optimizing module int_to_float_fp16.
Optimizing module logunit.
Optimizing module lzc.
Optimizing module mode1_max_tree.
Optimizing module mode2_sub.
Optimizing module mode3_exp.
Optimizing module mode4_adder_tree.
Optimizing module mode5_ln.
Optimizing module mode6_sub.
Optimizing module mode7_exp.
Optimizing module softmax.
Optimizing module sub.
Optimizing module sub2.
Optimizing module sub_t.
Optimizing module two_comp_t.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== ExpLUT ===

   Number of wires:                131
   Number of wire bits:            168
   Number of public wires:           2
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     $eq                           889
     $logic_not                      7
     $pmux                          32
     $reduce_or                      2

=== FP8LUT2 ===

   Number of wires:                258
   Number of wire bits:            280
   Number of public wires:           2
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     $eq                          2040
     $logic_not                      8
     $pmux                          16

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            590
   Number of public wires:          45
   Number of public wire bits:     590
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdff                         157

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 11
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mux                           11
     $not                            1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 13
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 26
   Number of wire bits:            175
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $and                            3
     $dlatch                        13
     $eq                            12
     $logic_not                      4
     $mux                            8
     $not                            3
     $pmux                          21
     $reduce_or                     10

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 36
   Number of wire bits:            130
   Number of public wires:          20
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPLUT1 ===

   Number of wires:                 34
   Number of wire bits:             53
   Number of public wires:           2
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $eq                           155
     $logic_not                      5
     $pmux                          16

=== align ===

   Number of wires:                  4
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux                           16
     $neg                           16

=== align_t ===

   Number of wires:                  6
   Number of wire bits:             87
   Number of public wires:           5
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sub                           32

=== am_shift ===

   Number of wires:                  3
   Number of wire bits:             37
   Number of public wires:           3
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shl                           16

=== am_shift_t ===

   Number of wires:                  8
   Number of wire bits:             87
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $ge                            32
     $le                            32
     $logic_and                      1
     $mux                           28
     $shr                           28

=== comparator ===

   Number of wires:                 63
   Number of wire bits:            247
   Number of public wires:          14
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     $add                           64
     $and                            9
     $dlatch                         3
     $gt                            32
     $logic_and                      4
     $lt                            32
     $mux                           21
     $ne                            16
     $not                           71
     $or                             2

=== exception ===

   Number of wires:                 15
   Number of wire bits:            124
   Number of public wires:           8
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $add                           64
     $eq                            11
     $logic_and                      1
     $logic_or                       2
     $mux                           21
     $reduce_bool                    3

=== expunit ===

   Number of wires:                 21
   Number of wire bits:            365
   Number of public wires:          17
   Number of public wire bits:     284
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add                           64
     $eq                             4
     $mul                           32
     $mux                           16
     $not                           48
     $sdffe                        144

=== final_out ===

   Number of wires:                  7
   Number of wire bits:             58
   Number of public wires:           5
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            8
     $logic_not                     16
     $mux                           16

=== final_out_t ===

   Number of wires:                 10
   Number of wire bits:            111
   Number of public wires:           4
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             5
     $gt                             5
     $logic_and                      2
     $mux                           56
     $not                            1

=== fixed_point_addsub ===

   Number of wires:                 17
   Number of wire bits:            206
   Number of public wires:           9
   Number of public wire bits:      89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $add                           66
     $logic_and                      2
     $mux                           49
     $not                           33

=== float_to_int_fp16 ===

   Number of wires:                  8
   Number of wire bits:            117
   Number of public wires:           8
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5

=== int_to_float_fp16 ===

   Number of wires:                 10
   Number of wire bits:             96
   Number of public wires:          10
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7

=== logunit ===

   Number of wires:                 16
   Number of wire bits:            173
   Number of public wires:          16
   Number of public wire bits:     173
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $dffe                          64

=== lzc ===

   Number of wires:                  9
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $logic_not                     30
     $mux                           18
     $not                            2

=== mode1_max_tree ===

   Number of wires:                 50
   Number of wire bits:            215
   Number of public wires:          44
   Number of public wire bits:     209
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $logic_and                      3
     $mux                           48
     $not                            2
     $reduce_and                     2
     $sdffe                         64

=== mode2_sub ===

   Number of wires:                 15
   Number of wire bits:            166
   Number of public wires:          15
   Number of public wire bits:     166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4

=== mode3_exp ===

   Number of wires:                 12
   Number of wire bits:            132
   Number of public wires:          12
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4

=== mode4_adder_tree ===

   Number of wires:                 35
   Number of wire bits:            306
   Number of public wires:          23
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $dffe                          64
     $logic_and                      3
     $mux                           80
     $not                            1
     $reduce_bool                    6

=== mode5_ln ===

   Number of wires:                  7
   Number of wire bits:             37
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== mode6_sub ===

   Number of wires:                 15
   Number of wire bits:            166
   Number of public wires:          15
   Number of public wire bits:     166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4

=== mode7_exp ===

   Number of wires:                 12
   Number of wire bits:            132
   Number of public wires:          12
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4

=== softmax ===

   Number of wires:                191
   Number of wire bits:           1799
   Number of public wires:         101
   Number of public wire bits:    1271
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $add                           96
     $and                            3
     $dff                            3
     $eq                            12
     $logic_and                      4
     $lt                            12
     $mux                          393
     $ne                            10
     $not                            8
     $reduce_and                    15
     $reduce_bool                   17
     $sdff                          19
     $sdffe                        675

=== sub ===

   Number of wires:                  2
   Number of wire bits:             10
   Number of public wires:           2
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== sub2 ===

   Number of wires:                  3
   Number of wire bits:             42
   Number of public wires:           2
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sub                           32

=== sub_t ===

   Number of wires:                  3
   Number of wire bits:             44
   Number of public wires:           2
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sub                           32

=== two_comp_t ===

   Number of wires:                  4
   Number of wire bits:             85
   Number of public wires:           3
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux                           28
     $neg                           28

=== design hierarchy ===

   softmax                           1
     mode1_max_tree                  0
       comparator                    0
     mode2_sub                       0
       fixed_point_addsub            0
     mode3_exp                       0
       expunit                       0
         ExpLUT                      0
     mode4_adder_tree                0
       fixed_point_addsub            0
     mode5_ln                        0
       logunit                       0
         FP8LUT2                     0
         FPAddSub                    0
           FPAddSub_AlignModule      0
           FPAddSub_AlignShift1      0
           FPAddSub_AlignShift2      0
           FPAddSub_ExceptionModule      0
           FPAddSub_ExecutionModule      0
           FPAddSub_NormalizeModule      0
           FPAddSub_NormalizeShift1      0
           FPAddSub_NormalizeShift2      0
           FPAddSub_PrealignModule      0
           FPAddSub_RoundModule      0
         FPLUT1                      0
         float_to_int_fp16           0
           align_t                   0
           am_shift_t                0
           final_out_t               0
           sub_t                     0
           two_comp_t                0
         int_to_float_fp16           0
           align                     0
           am_shift                  0
           exception                 0
           final_out                 0
           lzc                       0
           sub                       0
           sub2                      0
     mode6_sub                       0
       fixed_point_addsub            0
     mode7_exp                       0
       expunit                       0
         ExpLUT                      0

   Number of wires:                191
   Number of wire bits:           1799
   Number of public wires:         101
   Number of public wire bits:    1271
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $add                           96
     $and                            3
     $dff                            3
     $eq                            12
     $logic_and                      4
     $lt                            12
     $mux                          393
     $ne                            10
     $not                            8
     $reduce_and                    15
     $reduce_bool                   17
     $sdff                          19
     $sdffe                        675

Warnings: 2 unique messages, 96 total
End of script. Logfile hash: 133fba2d27, CPU: user 1.03s system 0.01s, MEM: 25.77 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 22% 5x opt_expr (0 sec), 15% 3x opt_reduce (0 sec), ...
