	component lab7soc is
		port (
			button_wire_export             : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			clk_clk                        : in    std_logic                     := 'X';             -- clk
			debug_debug1                   : out   std_logic_vector(7 downto 0);                     -- debug1
			debug_debug2                   : out   std_logic_vector(7 downto 0);                     -- debug2
			hex_wire_export                : out   std_logic_vector(15 downto 0);                    -- export
			i2c_sda_in                     : in    std_logic                     := 'X';             -- sda_in
			i2c_scl_in                     : in    std_logic                     := 'X';             -- scl_in
			i2c_sda_oe                     : out   std_logic;                                        -- sda_oe
			i2c_scl_oe                     : out   std_logic;                                        -- scl_oe
			keycode_wire_export            : out   std_logic_vector(7 downto 0);                     -- export
			led_external_connection_export : out   std_logic_vector(13 downto 0);                    -- export
			reset_reset_n                  : in    std_logic                     := 'X';             -- reset_n
			sdram_pll_c1_clk               : out   std_logic;                                        -- clk
			sdram_wire_addr                : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                  : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n               : out   std_logic;                                        -- cas_n
			sdram_wire_cke                 : out   std_logic;                                        -- cke
			sdram_wire_cs_n                : out   std_logic;                                        -- cs_n
			sdram_wire_dq                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                 : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n               : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                : out   std_logic;                                        -- we_n
			spi_0_MISO                     : in    std_logic                     := 'X';             -- MISO
			spi_0_MOSI                     : out   std_logic;                                        -- MOSI
			spi_0_SCLK                     : out   std_logic;                                        -- SCLK
			spi_0_SS_n                     : out   std_logic;                                        -- SS_n
			switch_wire_export             : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			usb_gpx_wire_export            : in    std_logic                     := 'X';             -- export
			usb_irq_wire_export            : in    std_logic                     := 'X';             -- export
			usb_rst_wire_export            : out   std_logic;                                        -- export
			vga_blue                       : out   std_logic_vector(3 downto 0);                     -- blue
			vga_green                      : out   std_logic_vector(3 downto 0);                     -- green
			vga_red                        : out   std_logic_vector(3 downto 0);                     -- red
			vga_hs                         : out   std_logic;                                        -- hs
			vga_vs                         : out   std_logic                                         -- vs
		);
	end component lab7soc;

