Fitter report for GfxVga
Wed Dec 25 21:42:16 2024
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Pin-Out File
  5. Fitter Resource Usage Summary
  6. Input Pins
  7. Output Pins
  8. Bidir Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Other Routing Usage Summary
 18. LAB External Interconnect
 19. LAB Macrocells
 20. Parallel Expander
 21. Shareable Expander
 22. Logic Cell Interconnection
 23. Fitter Device Options
 24. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Fitter Summary                                                              ;
+---------------------------+-------------------------------------------------+
; Fitter Status             ; Successful - Wed Dec 25 21:42:16 2024           ;
; Quartus II 32-bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name             ; GfxVga                                          ;
; Top-level Entity Name     ; GfxVga                                          ;
; Family                    ; MAX7000S                                        ;
; Device                    ; EPM7128SLC84-15                                 ;
; Timing Models             ; Final                                           ;
; Total macrocells          ; 122 / 128 ( 95 % )                              ;
; Total pins                ; 62 / 68 ( 91 % )                                ;
+---------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Optimize Multi-Corner Timing                                               ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal          ; Normal        ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Fitter Effort                                                              ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/quartus/GfxVga/output_files/GfxVga.pin.


+---------------------------------------------------+
; Fitter Resource Usage Summary                     ;
+------------------------------+--------------------+
; Resource                     ; Usage              ;
+------------------------------+--------------------+
; Logic cells                  ; 122 / 128 ( 95 % ) ;
; Registers                    ; 48 / 128 ( 38 % )  ;
; Number of pterms used        ; 437                ;
; I/O pins                     ; 62 / 68 ( 91 % )   ;
;     -- Clock pins            ; 2 / 2 ( 100 % )    ;
;     -- Dedicated input pins  ; 1 / 2 ( 50 % )     ;
;                              ;                    ;
; Global signals               ; 2                  ;
; Shareable expanders          ; 52 / 128 ( 41 % )  ;
; Parallel expanders           ; 26 / 120 ( 22 % )  ;
; Cells using turbo bit        ; 122 / 128 ( 95 % ) ;
; Maximum fan-out              ; 63                 ;
; Highest non-global fan-out   ; 63                 ;
; Total fan-out                ; 1211               ;
; Average fan-out              ; 5.13               ;
+------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                           ;
+----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name           ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; i_clk          ; 83    ; --       ; --  ; 29                    ; 0                  ; yes    ; no             ; TTL          ; User                 ;
; i_ctrl_addr[0] ; 39    ; --       ; 4   ; 28                    ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; i_ctrl_addr[1] ; 5     ; --       ; 1   ; 28                    ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; i_ctrl_ce_b    ; 4     ; --       ; 1   ; 21                    ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; i_ctrl_re_b    ; 80    ; --       ; 8   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; i_ctrl_we_b    ; 2     ; --       ; --  ; 21                    ; 0                  ; yes    ; no             ; TTL          ; Fitter               ;
; i_vdata[0]     ; 16    ; --       ; 2   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; i_vdata[1]     ; 54    ; --       ; 6   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; i_vdata[2]     ; 51    ; --       ; 5   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; i_vdata[3]     ; 50    ; --       ; 5   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; i_vdata[4]     ; 12    ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; i_vdata[5]     ; 46    ; --       ; 5   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; i_vdata[6]     ; 81    ; --       ; 8   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; i_vdata[7]     ; 24    ; --       ; 3   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
+----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                            ;
+--------------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; o_enabled_b        ; 60    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_frame_end_b      ; 6     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_frame_progress_b ; 11    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_frame_start_b    ; 10    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_free_vbus        ; 8     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_hsync            ; 44    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_palette[0]       ; 36    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_palette[1]       ; 57    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_pixel_data[0]    ; 49    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_pixel_data[1]    ; 18    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_pixel_data[2]    ; 33    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_pixel_data[3]    ; 15    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_pixel_data[4]    ; 52    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_pixel_data[5]    ; 22    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_pixel_data[6]    ; 45    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_pixel_data[7]    ; 17    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[0]         ; 69    ; --       ; 7   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[10]        ; 28    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[11]        ; 27    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[12]        ; 25    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[13]        ; 61    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[14]        ; 30    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[15]        ; 58    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[1]         ; 76    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[2]         ; 77    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[3]         ; 65    ; --       ; 7   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[4]         ; 34    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[5]         ; 79    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[6]         ; 73    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[7]         ; 37    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[8]         ; 31    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vaddr[9]         ; 29    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vga_latch        ; 35    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vga_out_b        ; 48    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; o_vsync            ; 9     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
+--------------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                 ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Slow Slew Rate ; Open Drain ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+
; io_ctrl_data[0] ; 75    ; --       ; 8   ; 4                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; Fitter               ; 10 pF ; io_ctrl_data~54      ; -                   ;
; io_ctrl_data[1] ; 64    ; --       ; 7   ; 4                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; Fitter               ; 10 pF ; io_ctrl_data~54      ; -                   ;
; io_ctrl_data[2] ; 70    ; --       ; 7   ; 2                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; Fitter               ; 10 pF ; io_ctrl_data~54      ; -                   ;
; io_ctrl_data[3] ; 68    ; --       ; 7   ; 2                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; Fitter               ; 10 pF ; io_ctrl_data~54      ; -                   ;
; io_ctrl_data[4] ; 74    ; --       ; 8   ; 2                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; Fitter               ; 10 pF ; io_ctrl_data~54      ; -                   ;
; io_ctrl_data[5] ; 56    ; --       ; 6   ; 2                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; Fitter               ; 10 pF ; io_ctrl_data~54      ; -                   ;
; io_ctrl_data[6] ; 55    ; --       ; 6   ; 2                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; Fitter               ; 10 pF ; io_ctrl_data~54      ; -                   ;
; io_ctrl_data[7] ; 40    ; --       ; 4   ; 2                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; Fitter               ; 10 pF ; io_ctrl_data~54      ; -                   ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                          ;
+----------+------------+----------+--------------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage     ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+--------------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+               ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; i_ctrl_we_b        ; input  ; TTL          ;         ; N               ;
; 3        ; 2          ; --       ; VCCINT             ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; i_ctrl_ce_b        ; input  ; TTL          ;         ; N               ;
; 5        ; 4          ; --       ; i_ctrl_addr[1]     ; input  ; TTL          ;         ; N               ;
; 6        ; 5          ; --       ; o_frame_end_b      ; output ; TTL          ;         ; N               ;
; 7        ; 6          ; --       ; GND                ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; o_free_vbus        ; output ; TTL          ;         ; N               ;
; 9        ; 8          ; --       ; o_vsync            ; output ; TTL          ;         ; N               ;
; 10       ; 9          ; --       ; o_frame_start_b    ; output ; TTL          ;         ; N               ;
; 11       ; 10         ; --       ; o_frame_progress_b ; output ; TTL          ;         ; N               ;
; 12       ; 11         ; --       ; i_vdata[4]         ; input  ; TTL          ;         ; N               ;
; 13       ; 12         ; --       ; VCCIO              ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI                ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; o_pixel_data[3]    ; output ; TTL          ;         ; N               ;
; 16       ; 15         ; --       ; i_vdata[0]         ; input  ; TTL          ;         ; N               ;
; 17       ; 16         ; --       ; o_pixel_data[7]    ; output ; TTL          ;         ; N               ;
; 18       ; 17         ; --       ; o_pixel_data[1]    ; output ; TTL          ;         ; N               ;
; 19       ; 18         ; --       ; GND                ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; RESERVED           ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; RESERVED           ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; o_pixel_data[5]    ; output ; TTL          ;         ; N               ;
; 23       ; 22         ; --       ; TMS                ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; i_vdata[7]         ; input  ; TTL          ;         ; N               ;
; 25       ; 24         ; --       ; o_vaddr[12]        ; output ; TTL          ;         ; N               ;
; 26       ; 25         ; --       ; VCCIO              ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; o_vaddr[11]        ; output ; TTL          ;         ; N               ;
; 28       ; 27         ; --       ; o_vaddr[10]        ; output ; TTL          ;         ; N               ;
; 29       ; 28         ; --       ; o_vaddr[9]         ; output ; TTL          ;         ; N               ;
; 30       ; 29         ; --       ; o_vaddr[14]        ; output ; TTL          ;         ; N               ;
; 31       ; 30         ; --       ; o_vaddr[8]         ; output ; TTL          ;         ; N               ;
; 32       ; 31         ; --       ; GND                ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; o_pixel_data[2]    ; output ; TTL          ;         ; N               ;
; 34       ; 33         ; --       ; o_vaddr[4]         ; output ; TTL          ;         ; N               ;
; 35       ; 34         ; --       ; o_vga_latch        ; output ; TTL          ;         ; N               ;
; 36       ; 35         ; --       ; o_palette[0]       ; output ; TTL          ;         ; N               ;
; 37       ; 36         ; --       ; o_vaddr[7]         ; output ; TTL          ;         ; N               ;
; 38       ; 37         ; --       ; VCCIO              ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; i_ctrl_addr[0]     ; input  ; TTL          ;         ; N               ;
; 40       ; 39         ; --       ; io_ctrl_data[7]    ; bidir  ; TTL          ;         ; N               ;
; 41       ; 40         ; --       ; RESERVED           ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND                ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT             ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; o_hsync            ; output ; TTL          ;         ; N               ;
; 45       ; 44         ; --       ; o_pixel_data[6]    ; output ; TTL          ;         ; N               ;
; 46       ; 45         ; --       ; i_vdata[5]         ; input  ; TTL          ;         ; N               ;
; 47       ; 46         ; --       ; GND                ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; o_vga_out_b        ; output ; TTL          ;         ; N               ;
; 49       ; 48         ; --       ; o_pixel_data[0]    ; output ; TTL          ;         ; N               ;
; 50       ; 49         ; --       ; i_vdata[3]         ; input  ; TTL          ;         ; N               ;
; 51       ; 50         ; --       ; i_vdata[2]         ; input  ; TTL          ;         ; N               ;
; 52       ; 51         ; --       ; o_pixel_data[4]    ; output ; TTL          ;         ; N               ;
; 53       ; 52         ; --       ; VCCIO              ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; i_vdata[1]         ; input  ; TTL          ;         ; N               ;
; 55       ; 54         ; --       ; io_ctrl_data[6]    ; bidir  ; TTL          ;         ; N               ;
; 56       ; 55         ; --       ; io_ctrl_data[5]    ; bidir  ; TTL          ;         ; N               ;
; 57       ; 56         ; --       ; o_palette[1]       ; output ; TTL          ;         ; N               ;
; 58       ; 57         ; --       ; o_vaddr[15]        ; output ; TTL          ;         ; N               ;
; 59       ; 58         ; --       ; GND                ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; o_enabled_b        ; output ; TTL          ;         ; N               ;
; 61       ; 60         ; --       ; o_vaddr[13]        ; output ; TTL          ;         ; N               ;
; 62       ; 61         ; --       ; TCK                ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; RESERVED           ;        ;              ;         ;                 ;
; 64       ; 63         ; --       ; io_ctrl_data[1]    ; bidir  ; TTL          ;         ; N               ;
; 65       ; 64         ; --       ; o_vaddr[3]         ; output ; TTL          ;         ; N               ;
; 66       ; 65         ; --       ; VCCIO              ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; RESERVED           ;        ;              ;         ;                 ;
; 68       ; 67         ; --       ; io_ctrl_data[3]    ; bidir  ; TTL          ;         ; N               ;
; 69       ; 68         ; --       ; o_vaddr[0]         ; output ; TTL          ;         ; N               ;
; 70       ; 69         ; --       ; io_ctrl_data[2]    ; bidir  ; TTL          ;         ; N               ;
; 71       ; 70         ; --       ; TDO                ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND                ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; o_vaddr[6]         ; output ; TTL          ;         ; N               ;
; 74       ; 73         ; --       ; io_ctrl_data[4]    ; bidir  ; TTL          ;         ; N               ;
; 75       ; 74         ; --       ; io_ctrl_data[0]    ; bidir  ; TTL          ;         ; N               ;
; 76       ; 75         ; --       ; o_vaddr[1]         ; output ; TTL          ;         ; N               ;
; 77       ; 76         ; --       ; o_vaddr[2]         ; output ; TTL          ;         ; N               ;
; 78       ; 77         ; --       ; VCCIO              ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; o_vaddr[5]         ; output ; TTL          ;         ; N               ;
; 80       ; 79         ; --       ; i_ctrl_re_b        ; input  ; TTL          ;         ; N               ;
; 81       ; 80         ; --       ; i_vdata[6]         ; input  ; TTL          ;         ; N               ;
; 82       ; 81         ; --       ; GND                ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; i_clk              ; input  ; TTL          ;         ; Y               ;
; 84       ; 83         ; --       ; user_reserve_1     ; input  ; TTL          ;         ; Y               ;
+----------+------------+----------+--------------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 2                    ; 0                 ; 0                 ; 2     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+---------------------------------------------------------------------------+
; Dedicated Inputs I/O                                                      ;
+-------------+-------+-------+-------+--------------+------------+---------+
; Name        ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+-------------+-------+-------+-------+--------------+------------+---------+
; i_clk       ; 83    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
; i_ctrl_we_b ; 2     ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+-------------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                           ;
+----------------------------------+------------+------+-------------------------------------------+--------------+
; Compilation Hierarchy Node       ; Macrocells ; Pins ; Full Hierarchy Name                       ; Library Name ;
+----------------------------------+------------+------+-------------------------------------------+--------------+
; |GfxVga                          ; 122        ; 62   ; |GfxVga                                   ; work         ;
;    |lpm_add_sub:Add1|            ; 12         ; 0    ; |GfxVga|lpm_add_sub:Add1                  ; work         ;
;       |addcore:adder[0]|         ; 12         ; 0    ; |GfxVga|lpm_add_sub:Add1|addcore:adder[0] ; work         ;
;    |lpm_add_sub:Add2|            ; 19         ; 0    ; |GfxVga|lpm_add_sub:Add2                  ; work         ;
;       |addcore:adder[0]|         ; 18         ; 0    ; |GfxVga|lpm_add_sub:Add2|addcore:adder[0] ; work         ;
;    |lpm_counter:reg_h_cnt_rtl_0| ; 10         ; 0    ; |GfxVga|lpm_counter:reg_h_cnt_rtl_0       ; work         ;
+----------------------------------+------------+------+-------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                            ;
+-------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                                ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+-------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; i_clk                               ; PIN_83   ; 29      ; Clock        ; yes    ; On                   ; --               ;
; i_ctrl_addr[0]                      ; PIN_39   ; 28      ; Clock enable ; no     ; --                   ; --               ;
; i_ctrl_addr[1]                      ; PIN_5    ; 28      ; Clock enable ; no     ; --                   ; --               ;
; i_ctrl_ce_b                         ; PIN_4    ; 21      ; Clock enable ; no     ; --                   ; --               ;
; i_ctrl_we_b                         ; PIN_2    ; 21      ; Clock        ; yes    ; On                   ; --               ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[0] ; LC47     ; 49      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[1] ; LC42     ; 36      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[2] ; LC87     ; 39      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[3] ; LC44     ; 40      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[4] ; LC48     ; 41      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[5] ; LC66     ; 42      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[6] ; LC46     ; 63      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[7] ; LC41     ; 50      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[8] ; LC71     ; 46      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[9] ; LC95     ; 46      ; Clock enable ; no     ; --                   ; --               ;
+-------------------------------------+----------+---------+--------------+--------+----------------------+------------------+


+----------------------------------------------------------------------------+
; Global & Other Fast Signals                                                ;
+-------------+----------+---------+----------------------+------------------+
; Name        ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------------+----------+---------+----------------------+------------------+
; i_clk       ; PIN_83   ; 29      ; On                   ; --               ;
; i_ctrl_we_b ; PIN_2    ; 21      ; On                   ; --               ;
+-------------+----------+---------+----------------------+------------------+


+-------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                   ;
+---------------------------------------------------------+---------+
; Name                                                    ; Fan-Out ;
+---------------------------------------------------------+---------+
; lpm_counter:reg_h_cnt_rtl_0|dffs[6]                     ; 63      ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[7]                     ; 50      ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[0]                     ; 49      ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[9]                     ; 46      ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[8]                     ; 46      ;
; reg_ctrl_status[1]                                      ; 44      ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[5]                     ; 42      ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[4]                     ; 41      ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[3]                     ; 40      ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[2]                     ; 39      ;
; lpm_counter:reg_h_cnt_rtl_0|dffs[1]                     ; 36      ;
; i_ctrl_addr[1]                                          ; 28      ;
; i_ctrl_addr[0]                                          ; 28      ;
; reg_v_cnt[5]                                            ; 27      ;
; reg_v_cnt[6]                                            ; 26      ;
; reg_v_cnt[7]                                            ; 24      ;
; reg_ctrl_status[0]                                      ; 24      ;
; reg_v_cnt[1]                                            ; 23      ;
; reg_v_cnt[2]                                            ; 22      ;
; i_ctrl_ce_b                                             ; 21      ;
; reg_v_cnt[3]                                            ; 21      ;
; reg_v_cnt[4]                                            ; 20      ;
; reg_v_cnt[8]                                            ; 18      ;
; reg_v_cnt[9]                                            ; 17      ;
; reg_v_cnt[0]                                            ; 15      ;
; lpm_add_sub:Add2|addcore:adder[0]|g4~12                 ; 12      ;
; reg_ctrl_x_shift[5]                                     ; 12      ;
; reg_ctrl_x_shift[4]                                     ; 12      ;
; reg_ctrl_x_shift[2]                                     ; 11      ;
; reg_ctrl_x_shift[1]                                     ; 11      ;
; reg_ctrl_y_shift[1]                                     ; 10      ;
; reg_ctrl_y_shift[0]                                     ; 10      ;
; reg_ctrl_x_shift[6]                                     ; 8       ;
; reg_ctrl_x_shift[3]                                     ; 8       ;
; reg_ctrl_y_shift[2]                                     ; 8       ;
; io_ctrl_data~54                                         ; 8       ;
; reg_ctrl_x_shift[0]                                     ; 7       ;
; reg_ctrl_y_shift[5]                                     ; 7       ;
; reg_ctrl_y_shift[4]                                     ; 7       ;
; reg_ctrl_y_shift[3]                                     ; 7       ;
; reg_ctrl_y_shift[6]                                     ; 6       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~12  ; 5       ;
; io_ctrl_data[1]~1                                       ; 4       ;
; io_ctrl_data[0]~0                                       ; 4       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~22  ; 4       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~20  ; 4       ;
; reg_vdata[7]                                            ; 3       ;
; reg_vdata[6]                                            ; 3       ;
; reg_vdata[2]                                            ; 3       ;
; reg_vdata[3]                                            ; 3       ;
; reg_vdata[4]                                            ; 3       ;
; reg_vdata[5]                                            ; 3       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~33  ; 3       ;
; reg_ctrl_x_shift[7]                                     ; 3       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~69  ; 2       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~125 ; 2       ;
; io_ctrl_data[7]~7                                       ; 2       ;
; io_ctrl_data[6]~6                                       ; 2       ;
; io_ctrl_data[5]~5                                       ; 2       ;
; io_ctrl_data[4]~4                                       ; 2       ;
; io_ctrl_data[3]~3                                       ; 2       ;
; io_ctrl_data[2]~2                                       ; 2       ;
; lpm_add_sub:Add2|datab_node[7]~29                       ; 2       ;
; reg_vdata[0]                                            ; 2       ;
; reg_vdata[1]                                            ; 2       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~46  ; 2       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~21  ; 2       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~11  ; 2       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[5]~50  ; 2       ;
; lpm_add_sub:Add2|addcore:adder[0]|g4~3                  ; 2       ;
; lpm_add_sub:Add2|addcore:adder[0]|g4~2                  ; 2       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~30  ; 2       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~29  ; 2       ;
; reg_ctrl_y_shift[7]                                     ; 2       ;
; reg_ctrl_palette[1]                                     ; 2       ;
; reg_ctrl_palette[0]                                     ; 2       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~70  ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~68  ; 1       ;
; i_vdata[7]                                              ; 1       ;
; i_vdata[6]                                              ; 1       ;
; i_vdata[5]                                              ; 1       ;
; i_vdata[4]                                              ; 1       ;
; i_vdata[3]                                              ; 1       ;
; i_vdata[2]                                              ; 1       ;
; i_vdata[1]                                              ; 1       ;
; i_vdata[0]                                              ; 1       ;
; i_ctrl_re_b                                             ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|g2c[2]~7sexp3         ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|g2c[2]~7sexp2         ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~119 ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~113 ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~108 ; 1       ;
; reg_vdata~160                                           ; 1       ;
; reg_vdata~156                                           ; 1       ;
; reg_vdata~150                                           ; 1       ;
; reg_vdata~146                                           ; 1       ;
; reg_vdata~140                                           ; 1       ;
; reg_vdata~136                                           ; 1       ;
; reg_vdata~130                                           ; 1       ;
; reg_vdata~126                                           ; 1       ;
; reg_vdata~120                                           ; 1       ;
; reg_vdata~116                                           ; 1       ;
; reg_vdata~110                                           ; 1       ;
; reg_vdata~106                                           ; 1       ;
; reg_vdata~100                                           ; 1       ;
; reg_vdata~96                                            ; 1       ;
; reg_vdata~90                                            ; 1       ;
; reg_vdata~86                                            ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~13             ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~65  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~104 ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~98  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|g4~13                 ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~94  ; 1       ;
; reg_v_cnt~41                                            ; 1       ;
; o_pixel_data~43                                         ; 1       ;
; o_pixel_data~37                                         ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~87  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~86  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~85  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~84  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~81  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~80  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~79  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~78  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~77  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~76  ; 1       ;
; o_pixel_data~31                                         ; 1       ;
; o_pixel_data~29                                         ; 1       ;
; o_pixel_data~27                                         ; 1       ;
; o_pixel_data~25                                         ; 1       ;
; o_pixel_data~23                                         ; 1       ;
; o_pixel_data~21                                         ; 1       ;
; o_frame_end_b~3                                         ; 1       ;
; o_frame_progress_b~2                                    ; 1       ;
; o_frame_start_b~1                                       ; 1       ;
; o_vsync~1                                               ; 1       ;
; o_free_vbus~8                                           ; 1       ;
; o_free_vbus~3                                           ; 1       ;
; o_free_vbus~2                                           ; 1       ;
; o_free_vbus~1                                           ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~60  ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~12             ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~4              ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~3              ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~53  ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~52  ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~51  ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~41  ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9     ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~34  ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~32  ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~23  ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~13  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~69  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~68  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~61  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~60  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~58  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[5]~51  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|tot_cin_node[4]~5     ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[1]~6   ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[4]~43  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|g4~1                  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~36  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~35  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~34  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~33  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~32  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~28  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~21  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~20  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~19  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~18  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~17  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~16  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~15  ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~8   ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~7   ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~6   ; 1       ;
; lpm_add_sub:Add2|addcore:adder[0]|_~6                   ; 1       ;
; o_vga_out_b~2                                           ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|_~4                   ; 1       ;
; o_hsync~3                                               ; 1       ;
; o_vga_latch~5                                           ; 1       ;
; reg_ctrl_status[0]~1                                    ; 1       ;
; io_ctrl_data~78                                         ; 1       ;
; io_ctrl_data~75                                         ; 1       ;
; io_ctrl_data~72                                         ; 1       ;
; io_ctrl_data~69                                         ; 1       ;
; io_ctrl_data~66                                         ; 1       ;
; io_ctrl_data~63                                         ; 1       ;
; io_ctrl_data~60                                         ; 1       ;
; io_ctrl_data~53                                         ; 1       ;
+---------------------------------------------------------+---------+


+--------------------------------------------------+
; Other Routing Usage Summary                      ;
+-----------------------------+--------------------+
; Other Routing Resource Type ; Usage              ;
+-----------------------------+--------------------+
; Output enables              ; 1 / 6 ( 17 % )     ;
; PIA buffers                 ; 161 / 288 ( 56 % ) ;
; PIAs                        ; 193 / 288 ( 67 % ) ;
+-----------------------------+--------------------+


+-----------------------------------------------------------------------------+
; LAB External Interconnect                                                   ;
+-----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 24.13) ; Number of LABs  (Total = 8) ;
+-----------------------------------------------+-----------------------------+
; 0 - 2                                         ; 0                           ;
; 3 - 5                                         ; 0                           ;
; 6 - 8                                         ; 0                           ;
; 9 - 11                                        ; 0                           ;
; 12 - 14                                       ; 0                           ;
; 15 - 17                                       ; 0                           ;
; 18 - 20                                       ; 1                           ;
; 21 - 23                                       ; 2                           ;
; 24 - 26                                       ; 4                           ;
; 27 - 29                                       ; 0                           ;
; 30 - 32                                       ; 1                           ;
+-----------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 15.25) ; Number of LABs  (Total = 8) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 0                           ;
; 5                                       ; 0                           ;
; 6                                       ; 0                           ;
; 7                                       ; 0                           ;
; 8                                       ; 0                           ;
; 9                                       ; 0                           ;
; 10                                      ; 1                           ;
; 11                                      ; 0                           ;
; 12                                      ; 0                           ;
; 13                                      ; 0                           ;
; 14                                      ; 0                           ;
; 15                                      ; 0                           ;
; 16                                      ; 7                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 7                            ;
; 2                        ; 8                            ;
; 3                        ; 1                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 6.50) ; Number of LABs  (Total = 6) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 2                           ;
; 1                                               ; 0                           ;
; 2                                               ; 0                           ;
; 3                                               ; 1                           ;
; 4                                               ; 0                           ;
; 5                                               ; 1                           ;
; 6                                               ; 0                           ;
; 7                                               ; 0                           ;
; 8                                               ; 0                           ;
; 9                                               ; 1                           ;
; 10                                              ; 0                           ;
; 11                                              ; 1                           ;
; 12                                              ; 2                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC1        ; i_clk, reg_v_cnt[4], reg_v_cnt[3], reg_v_cnt[2], reg_v_cnt[0], reg_v_cnt[1], reg_v_cnt[5], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6]                                                                                                                                                                                       ; reg_v_cnt[2], reg_v_cnt[3], reg_v_cnt[5], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~32, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~33, reg_v_cnt[6], lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9, reg_v_cnt[7], reg_v_cnt[8], lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~12, reg_v_cnt[9], o_free_vbus~8, o_vsync~1, reg_v_cnt[0], reg_vdata[5], reg_vdata[4], reg_vdata[3], reg_vdata[2], reg_vdata[1], reg_vdata[0], reg_vdata[6], reg_vdata[7], o_frame_start_b~1, o_frame_end_b~3, reg_v_cnt~41, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~65, lpm_add_sub:Add1|addcore:adder[0]|g2c[2]~7sexp3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC8        ; reg_v_cnt[1], reg_v_cnt[3], reg_v_cnt[9], reg_v_cnt[5], reg_v_cnt[8], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[2], reg_v_cnt[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; o_vsync                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  A  ; LC16       ; i_clk, reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[2], reg_v_cnt[3], reg_v_cnt[0], reg_v_cnt[1], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6]                                                                                                                                                           ; reg_v_cnt[1], reg_v_cnt[2], reg_v_cnt[3], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~60, reg_v_cnt[9], o_free_vbus~8, o_vsync~1, reg_v_cnt[0], reg_vdata[5], reg_vdata[4], reg_vdata[3], reg_vdata[2], reg_vdata[1], reg_vdata[0], reg_vdata[6], reg_vdata[7], o_frame_start_b~1, o_frame_end_b~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC13       ; reg_v_cnt[9], reg_v_cnt[5], reg_v_cnt[8], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[2], reg_v_cnt[4], reg_ctrl_status[0], reg_v_cnt[0], reg_v_cnt[1], reg_v_cnt[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; o_frame_end_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC5        ; reg_ctrl_status[0], reg_v_cnt[0], reg_v_cnt[1], reg_v_cnt[3], reg_v_cnt[2], reg_v_cnt[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; o_frame_progress_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC6        ; reg_v_cnt[2], reg_v_cnt[9], reg_ctrl_status[0], reg_v_cnt[0], reg_v_cnt[1], reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; o_frame_start_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC2        ; reg_v_cnt[9], reg_v_cnt[0], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6]                                                                                                                                                                                                            ; reg_v_cnt[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC3        ; i_clk, reg_v_cnt~41, reg_v_cnt[7], reg_v_cnt[0], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], reg_v_cnt[8], reg_v_cnt[2], reg_v_cnt[3], reg_v_cnt[1]                                                                                                                                                                         ; reg_v_cnt[1], lpm_add_sub:Add1|addcore:adder[0]|_~4, reg_v_cnt[2], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[1]~6, reg_v_cnt[3], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~13, reg_v_cnt[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~23, reg_v_cnt[5], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~34, reg_v_cnt[6], lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9, reg_v_cnt[7], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~53, reg_v_cnt[8], lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~3, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~4, reg_v_cnt[9], o_vsync~1, reg_v_cnt[0], o_frame_start_b~1, o_frame_progress_b~2, o_frame_end_b~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC12       ; i_clk, reg_v_cnt[0], reg_v_cnt[8], reg_v_cnt[1], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[2], reg_v_cnt[9], reg_v_cnt[3], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6]                                                                                                                               ; reg_v_cnt[2], reg_v_cnt[3], reg_v_cnt[9], o_free_vbus~3, o_vsync~1, reg_v_cnt[0], reg_vdata[5], reg_vdata[4], reg_vdata[3], reg_vdata[2], reg_vdata[1], reg_vdata[0], reg_vdata[6], reg_vdata[7], o_frame_start_b~1, o_frame_end_b~3, reg_v_cnt~41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC4        ; i_clk, reg_v_cnt[3], reg_v_cnt[2], reg_v_cnt[0], reg_v_cnt[1], reg_v_cnt[4], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6]                                                                                                                                                                                                     ; reg_v_cnt[2], reg_v_cnt[3], reg_v_cnt[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~21, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~22, reg_v_cnt[5], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~34, reg_v_cnt[6], lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9, reg_v_cnt[7], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~53, reg_v_cnt[8], lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~12, reg_v_cnt[9], o_vsync~1, reg_v_cnt[0], o_frame_start_b~1, o_frame_progress_b~2, o_frame_end_b~3, reg_v_cnt~41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC11       ; lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[9], reg_v_cnt[5], reg_v_cnt[8], reg_v_cnt[6], reg_v_cnt[7], o_free_vbus~1, o_free_vbus~2, o_free_vbus~3                                                                                                                                                                                                                                                                                                                                                                                                           ; o_free_vbus                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC14       ; i_clk, reg_v_cnt[9], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[3], reg_v_cnt[0], reg_v_cnt[1], reg_v_cnt[2], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6]                                                                                                                               ; reg_v_cnt[1], reg_v_cnt[2], reg_v_cnt[3], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~11, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~12, reg_v_cnt[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~23, reg_v_cnt[5], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~34, reg_v_cnt[6], lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9, reg_v_cnt[7], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~53, reg_v_cnt[8], lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~12, reg_v_cnt[9], o_vsync~1, reg_v_cnt[0], o_frame_start_b~1, o_frame_progress_b~2, o_frame_end_b~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC7        ; i_clk, reg_v_cnt[5], reg_v_cnt[4], reg_v_cnt[3], reg_v_cnt[2], reg_v_cnt[0], reg_v_cnt[1], reg_v_cnt[6], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6]                                                                                                                                                                         ; reg_v_cnt[2], reg_v_cnt[3], reg_v_cnt[6], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~41, reg_v_cnt[7], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~46, reg_v_cnt[8], reg_v_cnt[9], o_free_vbus~8, o_vsync~1, reg_v_cnt[0], reg_vdata[5], reg_vdata[4], reg_vdata[3], reg_vdata[2], reg_vdata[1], reg_vdata[0], reg_vdata[6], reg_vdata[7], o_frame_start_b~1, o_frame_end_b~3, reg_v_cnt~41, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~65, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~13, lpm_add_sub:Add1|addcore:adder[0]|g2c[2]~7sexp2, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC9        ; i_clk, reg_v_cnt[6], reg_v_cnt[5], reg_v_cnt[4], reg_v_cnt[3], reg_v_cnt[2], reg_v_cnt[0], reg_v_cnt[1], reg_v_cnt[7], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6]                                                                                                                                                           ; reg_v_cnt[1], reg_v_cnt[2], reg_v_cnt[3], reg_v_cnt[7], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~51, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~52, reg_v_cnt[8], reg_v_cnt[9], o_free_vbus~8, o_vsync~1, reg_v_cnt[0], reg_vdata[5], reg_vdata[4], reg_vdata[3], reg_vdata[2], reg_vdata[1], reg_vdata[0], reg_vdata[6], reg_vdata[7], o_frame_start_b~1, o_frame_end_b~3, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~13, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~68, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC10       ; i_clk, reg_v_cnt[1], reg_v_cnt[9], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[2], reg_v_cnt[3], reg_v_cnt[0], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6]                                                                                                                               ; reg_v_cnt[1], reg_v_cnt[2], reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[9], reg_v_cnt[0], o_frame_start_b~1, o_frame_progress_b~2, o_frame_end_b~3, lpm_add_sub:Add2|datab_node[7]~29, reg_v_cnt~41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC15       ; i_clk, reg_v_cnt[9], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[3], reg_v_cnt[0], reg_v_cnt[1], reg_v_cnt[2], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6]                                                                                                                               ; reg_v_cnt[1], reg_v_cnt[2], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[1]~6, reg_v_cnt[3], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~13, reg_v_cnt[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~20, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~23, reg_v_cnt[5], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~34, reg_v_cnt[6], lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9, reg_v_cnt[7], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~53, reg_v_cnt[8], lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~12, reg_v_cnt[9], o_vsync~1, reg_v_cnt[0], o_frame_start_b~1, o_frame_progress_b~2, o_frame_end_b~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC30       ; lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata~110                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC19       ; reg_vdata~86, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], i_vdata[5]                                                                                                                                                                                                                                                                                                                                                                       ; reg_vdata[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC18       ; lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata~90                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC28       ; i_clk, reg_vdata~130, reg_v_cnt[5], reg_v_cnt[8], reg_v_cnt[6], reg_v_cnt[7], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], reg_vdata[1], reg_ctrl_status[0], reg_v_cnt[9]                                                                                                                                                                                                                                                                                                                                             ; reg_vdata[1], o_pixel_data~43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC31       ; reg_vdata~106, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], i_vdata[3]                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC26       ; lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata~130                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC24       ; reg_vdata[1], reg_ctrl_status[1], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], reg_vdata[3], reg_vdata[5], reg_vdata[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; o_pixel_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC17       ; reg_vdata[5], reg_ctrl_status[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; o_pixel_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC27       ; reg_vdata~126, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], i_vdata[1]                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC21       ; lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata~160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC22       ; reg_vdata~156, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], i_vdata[7]                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC25       ; reg_vdata[7], reg_ctrl_status[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; o_pixel_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC29       ; reg_vdata[3], reg_ctrl_status[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; o_pixel_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC23       ; i_clk, reg_vdata~160, reg_v_cnt[5], reg_v_cnt[8], reg_v_cnt[6], reg_v_cnt[7], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], reg_vdata[7], reg_ctrl_status[0], reg_v_cnt[9]                                                                                                                                                                                                                                                                                                                                             ; reg_vdata[7], o_pixel_data~31, o_pixel_data~43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC32       ; i_clk, reg_vdata~110, reg_v_cnt[5], reg_v_cnt[8], reg_v_cnt[6], reg_v_cnt[7], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], reg_vdata[3], reg_ctrl_status[0], reg_v_cnt[9]                                                                                                                                                                                                                                                                                                                                             ; reg_vdata[3], o_pixel_data~23, o_pixel_data~43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC20       ; i_clk, reg_vdata~90, reg_v_cnt[5], reg_v_cnt[8], reg_v_cnt[6], reg_v_cnt[7], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], reg_vdata[5], reg_ctrl_status[0], reg_v_cnt[9]                                                                                                                                                                                                                                                                                                                                              ; reg_vdata[5], o_pixel_data~27, o_pixel_data~43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  C  ; LC33       ; reg_v_cnt[7], reg_ctrl_y_shift[6], reg_v_cnt[6], reg_ctrl_y_shift[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC36       ; reg_v_cnt[6], reg_ctrl_y_shift[5], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~46, reg_v_cnt[5], reg_ctrl_y_shift[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  C  ; LC40       ; reg_v_cnt[2], reg_ctrl_y_shift[1], reg_v_cnt[1], reg_ctrl_y_shift[0], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~11, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; o_vaddr[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC34       ; lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~13, reg_v_cnt[5], reg_ctrl_y_shift[4], reg_ctrl_y_shift[3], reg_v_cnt[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~21, reg_v_cnt[3], reg_ctrl_y_shift[2], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~11, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~3, reg_v_cnt[2], lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~4, reg_ctrl_y_shift[1]                                                                                                                                                                                                                                                                   ; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~60                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  C  ; LC47       ; i_clk, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[0], reg_ctrl_status[0]                                                                                                                                                                                                                                                       ; lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], o_vga_latch~5, lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_v_cnt[1], reg_v_cnt[2], reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[9], o_free_vbus~3, reg_v_cnt[0], reg_vdata[5], reg_vdata[4], reg_vdata[3], reg_vdata[2], reg_vdata[1], reg_vdata[0], reg_vdata[6], reg_vdata[7], o_pixel_data~37, o_pixel_data~43, reg_v_cnt~41, reg_vdata~86, reg_vdata~90, reg_vdata~96, reg_vdata~100, reg_vdata~106, reg_vdata~110, reg_vdata~116, reg_vdata~120, reg_vdata~126, reg_vdata~130, reg_vdata~136, reg_vdata~140, reg_vdata~146, reg_vdata~150, reg_vdata~156, reg_vdata~160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC35       ; reg_v_cnt[1], reg_ctrl_y_shift[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; o_vaddr[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  C  ; LC43       ; reg_v_cnt[3], reg_ctrl_y_shift[2], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~12, reg_v_cnt[2], reg_ctrl_y_shift[1], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~20, reg_v_cnt[1], reg_ctrl_y_shift[0], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~21, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~22                                                                                                                                                                                                                                                                                                                           ; o_vaddr[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC37       ; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~65, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~46, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~33, reg_ctrl_y_shift[3], reg_v_cnt[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~22, reg_v_cnt[3], reg_ctrl_y_shift[2], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~12, reg_v_cnt[2], reg_ctrl_y_shift[1], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~20, reg_v_cnt[1], reg_ctrl_y_shift[0], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~51, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~52                                                        ; o_vaddr[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC39       ; reg_v_cnt[5], reg_ctrl_y_shift[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~33, reg_ctrl_y_shift[3], reg_v_cnt[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~22, reg_v_cnt[3], reg_ctrl_y_shift[2], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~12, reg_v_cnt[2], reg_ctrl_y_shift[1], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~20, reg_v_cnt[1], reg_ctrl_y_shift[0]                                                                                                                                                                                                                                                     ; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  C  ; LC38       ; reg_v_cnt[2], reg_ctrl_y_shift[1], reg_v_cnt[1], reg_ctrl_y_shift[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; o_vaddr[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  C  ; LC45       ; reg_ctrl_y_shift[3], reg_v_cnt[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~22, reg_v_cnt[3], reg_ctrl_y_shift[2], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~12, reg_v_cnt[2], reg_ctrl_y_shift[1], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~20, reg_v_cnt[1], reg_ctrl_y_shift[0], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~32, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~33                                                                                                                                                                                                                                ; o_vaddr[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC44       ; i_clk, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[3], reg_ctrl_status[0]                                                                                                                                                                                                                                                       ; lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_v_cnt[1], o_vga_out_b~2, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~8, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~17, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~20, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~21, reg_v_cnt[2], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~29, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~30, lpm_add_sub:Add2|addcore:adder[0]|g4~12, reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[9], o_free_vbus~1, reg_v_cnt[0], reg_v_cnt~41, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~94, lpm_add_sub:Add2|addcore:adder[0]|g4~13, reg_vdata~86, reg_vdata~96, reg_vdata~106, reg_vdata~116, reg_vdata~126, reg_vdata~136, reg_vdata~146, reg_vdata~156                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC48       ; i_clk, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[4], reg_ctrl_status[0]                                                                                                                                                                                                                                                       ; lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[9], o_hsync~3, lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_v_cnt[1], o_vga_out_b~2, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~18, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~19, reg_v_cnt[2], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~32, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~35, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~36, lpm_add_sub:Add2|addcore:adder[0]|g4~2, lpm_add_sub:Add2|addcore:adder[0]|g4~3, reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[9], o_free_vbus~1, reg_v_cnt[0], reg_v_cnt~41, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~94, lpm_add_sub:Add2|addcore:adder[0]|g4~13, reg_vdata~90, reg_vdata~100, reg_vdata~110, reg_vdata~120, reg_vdata~130, reg_vdata~140, reg_vdata~150, reg_vdata~160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC42       ; i_clk, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], reg_ctrl_status[0]                                                                                                                                                                                                                                                       ; lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_v_cnt[1], lpm_add_sub:Add2|addcore:adder[0]|_~6, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~6, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~21, reg_v_cnt[2], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~36, lpm_add_sub:Add2|addcore:adder[0]|g4~12, reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[9], reg_v_cnt[0], o_pixel_data~37, o_pixel_data~43, reg_v_cnt~41, reg_vdata~86, reg_vdata~96, reg_vdata~106, reg_vdata~116, reg_vdata~126, reg_vdata~136, reg_vdata~146, reg_vdata~156                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC46       ; i_clk, lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_ctrl_status[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[9], o_hsync~3, lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_v_cnt[1], o_vga_out_b~2, reg_v_cnt[2], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[4]~43, lpm_add_sub:Add2|addcore:adder[0]|tot_cin_node[4]~5, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[5]~51, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~58, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~61, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~68, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~69, reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[9], o_free_vbus~8, reg_v_cnt[0], reg_vdata[5], reg_vdata[4], reg_vdata[3], reg_vdata[2], reg_vdata[1], reg_vdata[0], reg_vdata[6], reg_vdata[7], lpm_add_sub:Add2|datab_node[7]~29, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~76, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~77, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~78, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~87, reg_v_cnt~41, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~98, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~104, reg_vdata~86, reg_vdata~90, reg_vdata~96, reg_vdata~100, reg_vdata~106, reg_vdata~110, reg_vdata~116, reg_vdata~120, reg_vdata~126, reg_vdata~130, reg_vdata~136, reg_vdata~140, reg_vdata~146, reg_vdata~150, reg_vdata~156, reg_vdata~160, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~108, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~119                                                                                                                                                                                                                                           ;
;  C  ; LC41       ; i_clk, lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_ctrl_status[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[5]                                                                                                                                                                                                                                                                                                                                                                      ; lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[9], o_hsync~3, lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_v_cnt[1], o_vga_out_b~2, reg_v_cnt[2], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[5]~50, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[5]~51, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~68, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~69, reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[9], o_free_vbus~2, o_free_vbus~8, reg_v_cnt[0], reg_vdata[5], reg_vdata[4], reg_vdata[3], reg_vdata[2], reg_vdata[1], reg_vdata[0], reg_vdata[6], reg_vdata[7], lpm_add_sub:Add2|datab_node[7]~29, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~87, reg_v_cnt~41, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~98, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~104, reg_vdata~86, reg_vdata~96, reg_vdata~106, reg_vdata~116, reg_vdata~126, reg_vdata~136, reg_vdata~146, reg_vdata~156, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~108, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~113, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  D  ; LC49       ; lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[7], reg_ctrl_x_shift[6], reg_ctrl_status[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~68                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC57       ; i_ctrl_we_b, io_ctrl_data[0], i_ctrl_ce_b, i_ctrl_addr[0], i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~53, o_palette[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  D  ; LC56       ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~119, reg_ctrl_x_shift[6], reg_ctrl_status[1], lpm_add_sub:Add2|addcore:adder[0]|g4~12, lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], reg_ctrl_x_shift[5], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~84, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~81, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~85, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~86                                                                                                                                                     ; o_vaddr[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC52       ; i_ctrl_we_b, io_ctrl_data[0], i_ctrl_addr[0], i_ctrl_ce_b, i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~53, reg_ctrl_status[0]~1, lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[2], o_vga_out_b~2, reg_vdata[5], reg_vdata[4], reg_vdata[3], reg_vdata[2], reg_vdata[1], reg_vdata[0], reg_vdata[6], reg_vdata[7], o_frame_start_b~1, o_frame_progress_b~2, o_frame_end_b~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  D  ; LC62       ; i_ctrl_we_b, io_ctrl_data[0], i_ctrl_addr[0], i_ctrl_ce_b, i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~53, lpm_add_sub:Add2|addcore:adder[0]|_~6, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~8, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~15, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~21, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~36, lpm_add_sub:Add2|addcore:adder[0]|g4~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  D  ; LC59       ; reg_ctrl_status[1], i_clk, lpm_counter:reg_h_cnt_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; o_vga_latch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  D  ; LC64       ; reg_vdata[2], reg_ctrl_status[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; o_pixel_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC51       ; reg_ctrl_x_shift[7], i_ctrl_addr[0], i_ctrl_addr[1], reg_ctrl_y_shift[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; io_ctrl_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC55       ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~113, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~79, reg_ctrl_x_shift[6], reg_ctrl_status[1], reg_ctrl_x_shift[5], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~80, lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], reg_ctrl_x_shift[4], lpm_counter:reg_h_cnt_rtl_0|dffs[8]                                                                                                                                                                                                                                                    ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~87                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC63       ; i_ctrl_we_b, io_ctrl_data[0], i_ctrl_addr[1], i_ctrl_ce_b, i_ctrl_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~53, lpm_add_sub:Add1|addcore:adder[0]|_~4, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[1]~6, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~13, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~23, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~34, lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~53, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~3, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC61       ; reg_ctrl_status[1], lpm_counter:reg_h_cnt_rtl_0|dffs[6], reg_ctrl_x_shift[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_add_sub:Add2|addcore:adder[0]|g4~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; o_vaddr[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC60       ; reg_ctrl_x_shift[4], lpm_counter:reg_h_cnt_rtl_0|dffs[6], reg_ctrl_status[1], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_add_sub:Add2|addcore:adder[0]|g4~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[5]~51                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC58       ; reg_v_cnt[0], reg_ctrl_status[1], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~85, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~86                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  D  ; LC50       ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~98, lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[7], reg_ctrl_x_shift[6], reg_ctrl_status[1], lpm_counter:reg_h_cnt_rtl_0|dffs[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC53       ; reg_ctrl_x_shift[6], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[6], reg_ctrl_status[1], reg_ctrl_x_shift[4], lpm_add_sub:Add2|addcore:adder[0]|g4~12, reg_ctrl_x_shift[5], lpm_counter:reg_h_cnt_rtl_0|dffs[7]                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~113                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  D  ; LC54       ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~108, reg_ctrl_x_shift[6], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[8], reg_ctrl_status[1], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~76, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~77, reg_ctrl_x_shift[5], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~78                                                                                                                                                                                                                                                                                           ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  E  ; LC80       ; reg_vdata[4], reg_ctrl_status[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; o_pixel_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  E  ; LC67       ; reg_vdata[6], reg_ctrl_status[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; o_pixel_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  E  ; LC73       ; reg_vdata[0], reg_ctrl_status[1], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], reg_vdata[2], reg_vdata[4], reg_vdata[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; o_pixel_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  E  ; LC77       ; lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata~100                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  E  ; LC66       ; i_clk, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_ctrl_status[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[5]                                                                                                                                                                                                                                                       ; lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[9], o_hsync~3, lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_v_cnt[1], o_vga_out_b~2, reg_v_cnt[2], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~33, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~34, lpm_add_sub:Add2|addcore:adder[0]|g4~12, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[4]~43, lpm_add_sub:Add2|addcore:adder[0]|tot_cin_node[4]~5, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~69, reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[9], o_free_vbus~1, reg_v_cnt[0], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~80, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~87, reg_v_cnt~41, lpm_add_sub:Add2|addcore:adder[0]|g4~13, reg_vdata~90, reg_vdata~100, reg_vdata~110, reg_vdata~120, reg_vdata~130, reg_vdata~140, reg_vdata~150, reg_vdata~160, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  E  ; LC74       ; lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata~120                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  E  ; LC75       ; reg_vdata~116, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], i_vdata[2]                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  E  ; LC71       ; i_clk, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[8], reg_ctrl_status[0]                                                                                                                                                                                                                                                       ; lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[9], o_hsync~3, lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_v_cnt[1], o_vga_out_b~2, reg_v_cnt[2], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~68, reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[9], o_free_vbus~2, o_free_vbus~8, reg_v_cnt[0], reg_vdata[5], reg_vdata[4], reg_vdata[3], reg_vdata[2], reg_vdata[1], reg_vdata[0], reg_vdata[6], reg_vdata[7], lpm_add_sub:Add2|datab_node[7]~29, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~81, reg_v_cnt~41, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~98, reg_vdata~90, reg_vdata~100, reg_vdata~110, reg_vdata~120, reg_vdata~130, reg_vdata~140, reg_vdata~150, reg_vdata~160, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~108, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~113, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  E  ; LC65       ; lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[7]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; o_hsync                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  E  ; LC68       ; lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata~140                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  E  ; LC69       ; reg_vdata~136, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], i_vdata[0]                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  E  ; LC72       ; reg_ctrl_status[0], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4]                                                                                                                                                                                                                                                                                                                                        ; o_vga_out_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC79       ; i_clk, reg_vdata~100, reg_v_cnt[5], reg_v_cnt[8], reg_v_cnt[6], reg_v_cnt[7], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], reg_vdata[4], reg_ctrl_status[0], reg_v_cnt[9]                                                                                                                                                                                                                                                                                                                                             ; reg_vdata[4], o_pixel_data~25, o_pixel_data~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC76       ; i_clk, reg_vdata~120, reg_v_cnt[5], reg_v_cnt[8], reg_v_cnt[6], reg_v_cnt[7], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], reg_vdata[2], reg_ctrl_status[0], reg_v_cnt[9]                                                                                                                                                                                                                                                                                                                                             ; reg_vdata[2], o_pixel_data~21, o_pixel_data~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC70       ; i_clk, reg_vdata~140, reg_v_cnt[5], reg_v_cnt[8], reg_v_cnt[6], reg_v_cnt[7], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], reg_vdata[0], reg_ctrl_status[0], reg_v_cnt[9]                                                                                                                                                                                                                                                                                                                                             ; reg_vdata[0], o_pixel_data~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  E  ; LC78       ; reg_vdata~96, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], i_vdata[4]                                                                                                                                                                                                                                                                                                                                                                       ; reg_vdata[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  F  ; LC94       ; reg_v_cnt[6], reg_ctrl_y_shift[5], lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; o_vaddr[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  F  ; LC83       ; i_clk, reg_vdata~150, reg_v_cnt[5], reg_v_cnt[8], reg_v_cnt[6], reg_v_cnt[7], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], reg_vdata[6], reg_ctrl_status[0], reg_v_cnt[9]                                                                                                                                                                                                                                                                                                                                             ; reg_vdata[6], o_pixel_data~29, o_pixel_data~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  F  ; LC90       ; i_ctrl_we_b, io_ctrl_data[2], i_ctrl_addr[0], i_ctrl_ce_b, i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~63, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~17, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~18, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~19, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~20, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~29, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~36, lpm_add_sub:Add2|addcore:adder[0]|g4~1, lpm_add_sub:Add2|addcore:adder[0]|g4~2, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~94, lpm_add_sub:Add2|addcore:adder[0]|g4~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  F  ; LC93       ; reg_ctrl_status[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; o_enabled_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  F  ; LC86       ; reg_ctrl_x_shift[5], i_ctrl_addr[0], i_ctrl_addr[1], reg_ctrl_y_shift[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; io_ctrl_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  F  ; LC84       ; i_ctrl_we_b, io_ctrl_data[1], i_ctrl_addr[0], i_ctrl_ce_b, i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~60, o_vga_latch~5, lpm_add_sub:Add2|addcore:adder[0]|_~6, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~6, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~7, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~8, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~15, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~17, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~18, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~19, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~20, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~21, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~28, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~32, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~33, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~34, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~35, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~36, lpm_add_sub:Add2|addcore:adder[0]|g4~1, lpm_add_sub:Add2|addcore:adder[0]|g4~12, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[4]~43, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[5]~50, lpm_add_sub:Add2|addcore:adder[0]|tot_cin_node[4]~5, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[5]~51, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~68, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~69, o_pixel_data~21, o_pixel_data~23, o_pixel_data~25, o_pixel_data~27, o_pixel_data~29, o_pixel_data~31, lpm_add_sub:Add2|datab_node[7]~29, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~81, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~87, o_pixel_data~37, o_pixel_data~43, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~94, lpm_add_sub:Add2|addcore:adder[0]|g4~13, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~98, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~104, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~108, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~113, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~119 ;
;  F  ; LC87       ; i_clk, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_ctrl_status[0]                                                                                                                                                                                                                                                       ; lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_v_cnt[1], o_vga_out_b~2, lpm_add_sub:Add2|addcore:adder[0]|_~6, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~7, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~8, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~16, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~21, reg_v_cnt[2], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~36, lpm_add_sub:Add2|addcore:adder[0]|g4~12, reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[9], o_free_vbus~1, reg_v_cnt[0], reg_v_cnt~41, reg_vdata~90, reg_vdata~100, reg_vdata~110, reg_vdata~120, reg_vdata~130, reg_vdata~140, reg_vdata~150, reg_vdata~160, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~125                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  F  ; LC91       ; reg_v_cnt[8], reg_ctrl_y_shift[7], lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~12, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~68, lpm_add_sub:Add1|addcore:adder[0]|g2c[2]~7sexp2, lpm_add_sub:Add1|addcore:adder[0]|g2c[2]~7sexp3                                                                                                                                                                                                                                                                                                                                                                                                                          ; o_vaddr[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  F  ; LC95       ; i_clk, lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[9], reg_ctrl_status[0]                                                                                                                                                                                                                                                       ; lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[9], o_hsync~3, lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_v_cnt[1], o_vga_out_b~2, reg_v_cnt[2], reg_v_cnt[3], reg_v_cnt[4], reg_v_cnt[5], reg_v_cnt[6], reg_v_cnt[7], reg_v_cnt[8], reg_v_cnt[9], o_free_vbus~8, reg_v_cnt[0], reg_vdata[5], reg_vdata[4], reg_vdata[3], reg_vdata[2], reg_vdata[1], reg_vdata[0], reg_vdata[6], reg_vdata[7], reg_v_cnt~41, reg_vdata~86, reg_vdata~90, reg_vdata~96, reg_vdata~100, reg_vdata~106, reg_vdata~110, reg_vdata~116, reg_vdata~120, reg_vdata~126, reg_vdata~130, reg_vdata~136, reg_vdata~140, reg_vdata~146, reg_vdata~150, reg_vdata~156, reg_vdata~160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  F  ; LC81       ; lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[0], lpm_counter:reg_h_cnt_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata~150                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  F  ; LC82       ; reg_vdata~146, lpm_counter:reg_h_cnt_rtl_0|dffs[9], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_counter:reg_h_cnt_rtl_0|dffs[8], lpm_counter:reg_h_cnt_rtl_0|dffs[0], i_vdata[6]                                                                                                                                                                                                                                                                                                                                                                      ; reg_vdata[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  F  ; LC89       ; i_ctrl_we_b, io_ctrl_data[1], i_ctrl_addr[1], i_ctrl_ce_b, i_ctrl_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~60, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[1]~6, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~13, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~20, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~23, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~34, lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~53, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~3, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  F  ; LC96       ; i_ctrl_we_b, io_ctrl_data[1], i_ctrl_addr[0], i_ctrl_ce_b, i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~60, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~8, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~16, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~21, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~28, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~30, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~36, lpm_add_sub:Add2|addcore:adder[0]|g4~12, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~94, lpm_add_sub:Add2|addcore:adder[0]|g4~13, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~125                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  F  ; LC88       ; i_ctrl_we_b, io_ctrl_data[1], i_ctrl_ce_b, i_ctrl_addr[0], i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~60, o_palette[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  F  ; LC92       ; i_ctrl_we_b, io_ctrl_data[2], i_ctrl_addr[1], i_ctrl_ce_b, i_ctrl_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~63, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~11, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[2]~12, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~23, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~34, lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~53, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  F  ; LC85       ; reg_ctrl_x_shift[6], i_ctrl_addr[0], i_ctrl_addr[1], reg_ctrl_y_shift[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; io_ctrl_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  G  ; LC108      ; i_ctrl_we_b, io_ctrl_data[5], i_ctrl_addr[1], i_ctrl_ce_b, i_ctrl_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~72, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~41, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~46, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~65, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~13, lpm_add_sub:Add1|addcore:adder[0]|g2c[2]~7sexp2, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  G  ; LC103      ; i_ctrl_we_b, io_ctrl_data[4], i_ctrl_addr[1], i_ctrl_ce_b, i_ctrl_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~69, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~32, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~33, lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~12, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~65, lpm_add_sub:Add1|addcore:adder[0]|g2c[2]~7sexp3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  G  ; LC98       ; lpm_add_sub:Add2|addcore:adder[0]|g4~13, lpm_add_sub:Add2|addcore:adder[0]|g4~2, reg_ctrl_x_shift[3], reg_ctrl_x_shift[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~30, reg_ctrl_status[1], lpm_counter:reg_h_cnt_rtl_0|dffs[5], reg_ctrl_x_shift[0], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_add_sub:Add2|addcore:adder[0]|g4~3, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~29, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~125, lpm_counter:reg_h_cnt_rtl_0|dffs[1]                                                                                                                           ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[4]~43, lpm_add_sub:Add2|addcore:adder[0]|tot_cin_node[4]~5, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~58, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~60, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~76, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~77, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~79, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~80, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~87, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~104, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~108, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  G  ; LC104      ; i_ctrl_we_b, io_ctrl_data[3], i_ctrl_addr[1], i_ctrl_ce_b, i_ctrl_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~66, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~21, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~22, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[4]~34, lpm_add_sub:Add1|addcore:adder[0]|tot_cin_node[4]~9, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~53, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  G  ; LC101      ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~94, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~29, reg_ctrl_x_shift[1], reg_ctrl_status[1], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~30, reg_ctrl_x_shift[2], reg_ctrl_x_shift[0], lpm_counter:reg_h_cnt_rtl_0|dffs[4], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~125, lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~32, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~33, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~34, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~35 ; o_vaddr[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  G  ; LC100      ; lpm_counter:reg_h_cnt_rtl_0|dffs[4], reg_ctrl_x_shift[2], reg_ctrl_status[1], reg_ctrl_x_shift[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~28                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  G  ; LC97       ; reg_ctrl_status[1], lpm_counter:reg_h_cnt_rtl_0|dffs[5], reg_ctrl_x_shift[3], lpm_counter:reg_h_cnt_rtl_0|dffs[4], reg_ctrl_x_shift[2], lpm_add_sub:Add2|addcore:adder[0]|g4~1, lpm_add_sub:Add2|addcore:adder[0]|g4~2, reg_ctrl_x_shift[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], lpm_add_sub:Add2|addcore:adder[0]|g4~3                                                                                                                                                                                                                                                                                                                                          ; lpm_add_sub:Add2|addcore:adder[0]|g4~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  G  ; LC109      ; reg_ctrl_x_shift[2], i_ctrl_addr[0], i_ctrl_addr[1], reg_ctrl_y_shift[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; io_ctrl_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  G  ; LC107      ; reg_ctrl_status[1], reg_ctrl_x_shift[0], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_counter:reg_h_cnt_rtl_0|dffs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; o_vaddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  G  ; LC99       ; reg_ctrl_status[1], i_ctrl_addr[0], i_ctrl_addr[1], reg_ctrl_y_shift[1], reg_ctrl_x_shift[1], reg_ctrl_palette[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; io_ctrl_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  G  ; LC111      ; i_ctrl_we_b, io_ctrl_data[6], i_ctrl_addr[0], i_ctrl_ce_b, i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~75, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~68, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~84, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~87, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~98, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~108, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~113, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  G  ; LC105      ; reg_ctrl_x_shift[3], i_ctrl_addr[0], i_ctrl_addr[1], reg_ctrl_y_shift[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; io_ctrl_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  G  ; LC112      ; i_ctrl_we_b, io_ctrl_data[6], i_ctrl_addr[1], i_ctrl_ce_b, i_ctrl_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~75, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~51, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~52, lpm_add_sub:Add1|addcore:adder[0]|p2c[2]~13, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~68, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  G  ; LC102      ; i_ctrl_we_b, io_ctrl_data[5], i_ctrl_addr[0], i_ctrl_ce_b, i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~72, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[5]~51, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~61, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~69, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~76, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~78, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~84, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~87, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~104, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~108, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~113, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  G  ; LC110      ; i_ctrl_we_b, io_ctrl_data[4], i_ctrl_addr[0], i_ctrl_ce_b, i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~69, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[4]~43, lpm_add_sub:Add2|addcore:adder[0]|tot_cin_node[4]~5, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~58, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~60, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~69, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~76, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~77, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~79, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~104, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~108, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  G  ; LC106      ; i_ctrl_we_b, io_ctrl_data[3], i_ctrl_addr[0], i_ctrl_ce_b, i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~66, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~32, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~33, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~34, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[3]~35, lpm_add_sub:Add2|addcore:adder[0]|g4~3, lpm_add_sub:Add2|addcore:adder[0]|g4~12, lpm_add_sub:Add2|addcore:adder[0]|g4~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  H  ; LC113      ; i_ctrl_we_b, io_ctrl_data[7], i_ctrl_addr[1], i_ctrl_ce_b, i_ctrl_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~78, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~60                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  H  ; LC125      ; reg_ctrl_status[1], lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], reg_ctrl_x_shift[5], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[5]~50, lpm_add_sub:Add2|addcore:adder[0]|tot_cin_node[4]~5                                                                                                                                                                                                                                                                                                                                                                                                                                    ; o_vaddr[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  H  ; LC117      ; reg_ctrl_x_shift[4], i_ctrl_addr[0], i_ctrl_addr[1], reg_ctrl_y_shift[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; io_ctrl_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  H  ; LC114      ; reg_ctrl_x_shift[5], reg_ctrl_x_shift[4], lpm_add_sub:Add2|addcore:adder[0]|g4~12, lpm_counter:reg_h_cnt_rtl_0|dffs[7], lpm_counter:reg_h_cnt_rtl_0|dffs[6], reg_ctrl_status[1], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~58                                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  H  ; LC128      ; i_ctrl_ce_b, i_ctrl_re_b, i_ctrl_we_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; io_ctrl_data[0], io_ctrl_data[1], io_ctrl_data[2], io_ctrl_data[3], io_ctrl_data[4], io_ctrl_data[5], io_ctrl_data[6], io_ctrl_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  H  ; LC123      ; lpm_counter:reg_h_cnt_rtl_0|dffs[3], reg_ctrl_x_shift[1], reg_ctrl_status[1], reg_ctrl_x_shift[0], lpm_counter:reg_h_cnt_rtl_0|dffs[2], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~15, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~16, lpm_counter:reg_h_cnt_rtl_0|dffs[1], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~17, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~18, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~19, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[2]~20                                                                                                                                       ; o_vaddr[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  H  ; LC118      ; reg_ctrl_status[0], i_ctrl_addr[0], i_ctrl_addr[1], reg_ctrl_y_shift[0], reg_ctrl_x_shift[0], reg_ctrl_palette[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; io_ctrl_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  H  ; LC121      ; i_ctrl_we_b, io_ctrl_data[7], i_ctrl_addr[0], i_ctrl_ce_b, i_ctrl_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; io_ctrl_data~78, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~85, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~86                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  H  ; LC120      ; reg_ctrl_status[1], lpm_counter:reg_h_cnt_rtl_0|dffs[3], reg_ctrl_x_shift[1], lpm_counter:reg_h_cnt_rtl_0|dffs[2], reg_ctrl_x_shift[0], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~6, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[1]~7                                                                                                                                                                                                                                                                                                                                                                                                              ; o_vaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  H  ; LC115      ; lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~104, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[5]~50, reg_ctrl_x_shift[5], lpm_counter:reg_h_cnt_rtl_0|dffs[6], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~60, lpm_counter:reg_h_cnt_rtl_0|dffs[7], reg_ctrl_status[1], reg_ctrl_x_shift[4], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~61, lpm_counter:reg_h_cnt_rtl_0|dffs[5], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[6]~68, lpm_add_sub:Add2|addcore:adder[0]|g4~12                                                                                                                                                     ; o_vaddr[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EPM7128SLC84-15 for design "GfxVga"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "user_reserve_1" is assigned to location or region, but does not exist in design
Info: Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 287 megabytes
    Info: Processing ended: Wed Dec 25 21:42:16 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


