#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sun Feb  2 14:09:48 2020
# Process ID: 14480
# Current directory: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1
# Command line: vivado.exe -log simple_processor_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source simple_processor_wrapper.tcl -notrace
# Log file: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1/simple_processor_wrapper.vdi
# Journal file: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source simple_processor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.cache/ip 
Command: link_design -top simple_processor_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_2_0/simple_processor_axi_gpio_2_0.dcp' for cell 'simple_processor_i/AXI_fibo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_0_0/simple_processor_axi_gpio_0_0.dcp' for cell 'simple_processor_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_1_1/simple_processor_axi_gpio_1_1.dcp' for cell 'simple_processor_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_slice_app_module_0_0/simple_processor_slice_app_module_0_0.dcp' for cell 'simple_processor_i/fibo_ap_ctrl'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_fibonacci_0_0/simple_processor_fibonacci_0_0.dcp' for cell 'simple_processor_i/fibonacci_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_processing_system7_0_0/simple_processor_processing_system7_0_0.dcp' for cell 'simple_processor_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_rst_ps7_0_100M_0/simple_processor_rst_ps7_0_100M_0.dcp' for cell 'simple_processor_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_xbar_0/simple_processor_xbar_0.dcp' for cell 'simple_processor_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_auto_pc_0/simple_processor_auto_pc_0.dcp' for cell 'simple_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_processing_system7_0_0/simple_processor_processing_system7_0_0.xdc] for cell 'simple_processor_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_processing_system7_0_0/simple_processor_processing_system7_0_0.xdc] for cell 'simple_processor_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_0_0/simple_processor_axi_gpio_0_0_board.xdc] for cell 'simple_processor_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_0_0/simple_processor_axi_gpio_0_0_board.xdc] for cell 'simple_processor_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_0_0/simple_processor_axi_gpio_0_0.xdc] for cell 'simple_processor_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_0_0/simple_processor_axi_gpio_0_0.xdc] for cell 'simple_processor_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_1_1/simple_processor_axi_gpio_1_1_board.xdc] for cell 'simple_processor_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_1_1/simple_processor_axi_gpio_1_1_board.xdc] for cell 'simple_processor_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_1_1/simple_processor_axi_gpio_1_1.xdc] for cell 'simple_processor_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_1_1/simple_processor_axi_gpio_1_1.xdc] for cell 'simple_processor_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_rst_ps7_0_100M_0/simple_processor_rst_ps7_0_100M_0_board.xdc] for cell 'simple_processor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_rst_ps7_0_100M_0/simple_processor_rst_ps7_0_100M_0_board.xdc] for cell 'simple_processor_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_rst_ps7_0_100M_0/simple_processor_rst_ps7_0_100M_0.xdc] for cell 'simple_processor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_rst_ps7_0_100M_0/simple_processor_rst_ps7_0_100M_0.xdc] for cell 'simple_processor_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_2_0/simple_processor_axi_gpio_2_0_board.xdc] for cell 'simple_processor_i/AXI_fibo/U0'
Finished Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_2_0/simple_processor_axi_gpio_2_0_board.xdc] for cell 'simple_processor_i/AXI_fibo/U0'
Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_2_0/simple_processor_axi_gpio_2_0.xdc] for cell 'simple_processor_i/AXI_fibo/U0'
Finished Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_axi_gpio_2_0/simple_processor_axi_gpio_2_0.xdc] for cell 'simple_processor_i/AXI_fibo/U0'
Parsing XDC File [C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 834.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 834.098 ; gain = 432.008
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.989 . Memory (MB): peak = 853.152 ; gain = 19.055

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 29e843acb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1398.813 ; gain = 545.660

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 171a5a356

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1533.512 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 58 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 171a5a356

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1533.512 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 194570a7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1533.512 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 205 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 194570a7a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1533.512 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 194570a7a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1533.512 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22cda48f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1533.512 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              58  |                                             13  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |             205  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1533.512 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a6febf67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1533.512 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a6febf67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1533.512 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a6febf67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1533.512 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1533.512 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a6febf67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1533.512 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1533.512 ; gain = 699.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1533.512 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1533.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1/simple_processor_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file simple_processor_wrapper_drc_opted.rpt -pb simple_processor_wrapper_drc_opted.pb -rpx simple_processor_wrapper_drc_opted.rpx
Command: report_drc -file simple_processor_wrapper_drc_opted.rpt -pb simple_processor_wrapper_drc_opted.pb -rpx simple_processor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1/simple_processor_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1533.512 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 100c4c3e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1533.512 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9592f2e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10a97bbc4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10a97bbc4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1533.512 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10a97bbc4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 126438644

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1533.512 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c6a79f36

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1533.512 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 123b7f3bf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1533.512 ; gain = 0.000
Phase 2 Global Placement | Checksum: 123b7f3bf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14bfe040c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 204be8e0d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ca9d36af

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c0593d6d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d2018397

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19aca8617

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a4fe9ae1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1533.512 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a4fe9ae1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1533.512 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 115dfb92a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 115dfb92a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1553.637 ; gain = 20.125
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.115. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b003c81f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1553.637 ; gain = 20.125
Phase 4.1 Post Commit Optimization | Checksum: b003c81f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1553.637 ; gain = 20.125

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b003c81f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1553.637 ; gain = 20.125

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b003c81f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1553.637 ; gain = 20.125

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1553.637 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 11d90de76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1553.637 ; gain = 20.125
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11d90de76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1553.637 ; gain = 20.125
Ending Placer Task | Checksum: c21558cd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1553.637 ; gain = 20.125
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1553.637 ; gain = 20.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1553.637 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.430 . Memory (MB): peak = 1554.652 ; gain = 1.016
INFO: [Common 17-1381] The checkpoint 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1/simple_processor_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file simple_processor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1554.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file simple_processor_wrapper_utilization_placed.rpt -pb simple_processor_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file simple_processor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1554.652 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 26f410a2 ConstDB: 0 ShapeSum: 9b21482b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7717125b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.605 ; gain = 105.918
Post Restoration Checksum: NetGraph: 545b7006 NumContArr: 22bba255 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7717125b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1705.879 ; gain = 138.191

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7717125b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1713.504 ; gain = 145.816

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7717125b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1713.504 ; gain = 145.816
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fc243ccf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1737.352 ; gain = 169.664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.220  | TNS=0.000  | WHS=-0.240 | THS=-48.716|

Phase 2 Router Initialization | Checksum: de2fa342

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 1737.352 ; gain = 169.664

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2437
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2437
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9947a70c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1737.352 ; gain = 169.664

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.642  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d1106486

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1737.352 ; gain = 169.664

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.642  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14c45354c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664
Phase 4 Rip-up And Reroute | Checksum: 14c45354c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13fd104a3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.656  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13fd104a3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13fd104a3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664
Phase 5 Delay and Skew Optimization | Checksum: 13fd104a3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1de4f436f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.656  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 196f7103f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664
Phase 6 Post Hold Fix | Checksum: 196f7103f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.309982 %
  Global Horizontal Routing Utilization  = 0.406356 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d04a4f3d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d04a4f3d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a05f40af

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.656  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a05f40af

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1737.352 ; gain = 169.664

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1737.352 ; gain = 182.699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1737.352 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.526 . Memory (MB): peak = 1742.430 ; gain = 5.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1/simple_processor_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file simple_processor_wrapper_drc_routed.rpt -pb simple_processor_wrapper_drc_routed.pb -rpx simple_processor_wrapper_drc_routed.rpx
Command: report_drc -file simple_processor_wrapper_drc_routed.rpt -pb simple_processor_wrapper_drc_routed.pb -rpx simple_processor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1/simple_processor_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file simple_processor_wrapper_methodology_drc_routed.rpt -pb simple_processor_wrapper_methodology_drc_routed.pb -rpx simple_processor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file simple_processor_wrapper_methodology_drc_routed.rpt -pb simple_processor_wrapper_methodology_drc_routed.pb -rpx simple_processor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1/simple_processor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file simple_processor_wrapper_power_routed.rpt -pb simple_processor_wrapper_power_summary_routed.pb -rpx simple_processor_wrapper_power_routed.rpx
Command: report_power -file simple_processor_wrapper_power_routed.rpt -pb simple_processor_wrapper_power_summary_routed.pb -rpx simple_processor_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file simple_processor_wrapper_route_status.rpt -pb simple_processor_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file simple_processor_wrapper_timing_summary_routed.rpt -pb simple_processor_wrapper_timing_summary_routed.pb -rpx simple_processor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file simple_processor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file simple_processor_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file simple_processor_wrapper_bus_skew_routed.rpt -pb simple_processor_wrapper_bus_skew_routed.pb -rpx simple_processor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 14:11:49 2020...
#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sun Feb  2 14:12:11 2020
# Process ID: 11236
# Current directory: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1
# Command line: vivado.exe -log simple_processor_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source simple_processor_wrapper.tcl -notrace
# Log file: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1/simple_processor_wrapper.vdi
# Journal file: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source simple_processor_wrapper.tcl -notrace
Command: open_checkpoint simple_processor_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 299.238 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.693 . Memory (MB): peak = 1358.191 ; gain = 2.984
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.693 . Memory (MB): peak = 1358.191 ; gain = 2.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1358.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1.3 (64-bit) build 2644227
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1358.191 ; gain = 1058.953
Command: write_bitstream -force simple_processor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./simple_processor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Feb  2 14:13:08 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1844.758 ; gain = 486.566
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 14:13:08 2020...
