
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 5
FID:  path (prevtimestamp, timestamp)
17       /home/mwp8699/CE387-Assignments/final_project/sv/divide.sv (N/A, 2024-03-05 19:35:00)
0        /home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv (2024-03-05 19:11:57, N/A)
15       /home/mwp8699/CE387-Assignments/final_project/sv/gain.sv (2024-03-05 19:11:57, N/A)
16       /home/mwp8699/CE387-Assignments/final_project/sv/gain_top.sv (2024-03-05 19:33:20, N/A)
1        /home/mwp8699/CE387-Assignments/final_project/sv/globals.sv (2024-03-05 19:11:57, N/A)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
5        work.divide.verilog may have changed because the following files changed:
                        /home/mwp8699/CE387-Assignments/final_project/sv/divide.sv (N/A, 2024-03-05 19:35:00) <-- (module definition)

*******************************************************************
Unmodified files: 11
FID:  path (timestamp)
4        /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.xmr (2024-03-05 19:31:48)
5        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (2018-11-27 23:10:11)
6        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (2018-11-27 23:10:39)
7        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (2018-11-27 23:10:39)
8        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (2018-11-27 23:10:39)
9        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v (2018-11-27 23:10:40)
10       /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (2018-11-27 23:12:11)
11       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (2018-11-27 23:17:48)
12       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (2018-11-27 23:17:48)
13       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (2018-11-27 23:17:48)
14       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (2018-08-08 02:43:25)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
