(assume nst281.0 (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)))
(assume t45 (or (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0) (not (or (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)))))
(assume t121 (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0))
(assume t180 (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)))
(assume t277 (not (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0))))
(assume t280 (or (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)))
(step t45' (cl (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0) (not (or (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)))) :rule or :premises (t45))
(step st281 (cl (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)) :rule resolution :premises (t45' t121 t180 t277 t280))
(step t.end (cl) :rule resolution :premises (nst281.0 st281))
