//===------------------------------------------------------------*- C++ -*-===//
//
// This file is distributed under BSD License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
// 
// Copyright (c) 2015-2016 University of Kaiserslautern.

#include "./analysis/DisassemblyCFG.h"
#include "ElfDisassembler.h"
#include "RawInstWrapper.h"
#include <inttypes.h>
#include <algorithm>

namespace disasm {

ElfDisassembler::ElfDisassembler() : m_valid{false} { }

ElfDisassembler::ElfDisassembler(const elf::elf &elf_file) :
    m_valid{true},
    m_elf_file{&elf_file} {
    m_analyzer.setISA(getElfMachineArch());

}

void
printHex(unsigned char *str, size_t len) {
    unsigned char *c;

    printf("Code: ");
    for (c = str; c < str + len; c++) {
        printf("0x%02x ", *c & 0xff);
    }
    printf("\n");
}

SectionDisassemblyARM ElfDisassembler::disassembleSectionUsingSymbols
    (const elf::section &sec) const {

    // a type_mismatch exception would thrown in case symbol table was not found.
    // We assume that symbols are ordered by their address.
    auto symbols = getCodeSymbolsOfSection(sec);

//    printf("Symbols size is %lu \n", symbols.size());
//
//    for (auto& symbol : symbols) {
//        printf("Type %d, Addrd, 0x%#x \n", symbol.second, symbol.first);
//    }

    size_t start_addr = sec.get_hdr().addr;
    size_t last_addr = start_addr + sec.get_hdr().size;

    MCParser parser{};
    parser.initialize(CS_ARCH_ARM, CS_MODE_THUMB, last_addr);

    const uint8_t *code_ptr;

    RawInstWrapper inst;
    cs_insn *inst_ptr = inst.rawPtr();

    printf("Section Name: %s\n", sec.get_name().c_str());

    size_t index = 0;
    size_t address = 0;
    size_t size = 0;
    MaximalBlockBuilder max_block_builder;
    SectionDisassemblyARM result{&sec};
    result.reserve(sec.size() / 10);

    for (auto &symbol : symbols) {
        index++;
        if (symbol.second == ARMCodeSymbolType::kData) {
            continue;
        }
        address = symbol.first & ~1;
        if ( (address < start_addr) || (address >= last_addr) ) {
            continue;
        }
        if (index < symbols.size())
            size = symbols[index].first - symbol.first;
        else
            size = last_addr - symbol.first;

        code_ptr = (const uint8_t *) sec.data();
        code_ptr += address - start_addr;

        if (symbol.second == ARMCodeSymbolType::kARM) {
            parser.changeModeTo(CS_MODE_ARM);
        } else {
            // We assume that the value of code symbol type is strictly
            // either Data, ARM, or Thumb.
            parser.changeModeTo(CS_MODE_THUMB);
        }
        while (parser.disasm2(&code_ptr, &size, &address, inst_ptr)) {
            if (m_analyzer.isBranch(inst_ptr)) {
                max_block_builder.appendBranch(inst_ptr);
                result.add(max_block_builder.build());
            } else {
                max_block_builder.append(inst_ptr);
            }
        }
    }
    return result;
}

SectionDisassemblyARM ElfDisassembler::disassembleSectionbyName
    (std::string sec_name) const {
    for (auto &sec : m_elf_file->sections()) {
        if (sec.get_name() == sec_name) {
            return disassembleSectionUsingSymbols(sec);
        }
    }
    return SectionDisassemblyARM();
}

SectionDisassemblyARM ElfDisassembler::disassembleSectionbyNameSpeculative
    (std::string sec_name) const {
    for (auto &sec : m_elf_file->sections()) {
        if (sec.get_name() == sec_name) {
            return disassembleSectionSpeculative(sec);
        }
    }
    return SectionDisassemblyARM();
}

void ElfDisassembler::disassembleCodeUsingSymbols() const {
    for (auto &sec : m_elf_file->sections()) {
        if (sec.is_alloc() && sec.is_exec()) {
            disassembleSectionUsingSymbols(sec);
        }
    }
}

SectionDisassemblyARM ElfDisassembler::disassembleSectionSpeculative
    (const elf::section &sec) const {
    printf("Section Name: %s\n", sec.get_name().c_str());
    size_t current_addr = sec.get_hdr().addr;
    size_t last_addr = sec.get_hdr().addr + sec.get_hdr().size;
    const uint8_t *code_ptr = (const uint8_t *) sec.data();

    MCParser parser;
    parser.initialize(CS_ARCH_ARM, CS_MODE_THUMB, last_addr);

    RawInstWrapper inst;
    cs_insn *inst_ptr = inst.rawPtr();

    MaximalBlockBuilder mb_builder;
    SectionDisassemblyARM result{&sec};
    // Empirical data suggests that average size of a maximal block is 14 bytes.
    // we try to pre-allocate more MBs to avoid reallocating the vector.
    result.reserve(sec.size() / 10);
    std::vector<RawInstWrapper> it_block_insts;
    it_block_insts.resize(4);
    while (current_addr < last_addr) {
        if (parser.disasm(code_ptr, 4, current_addr, inst_ptr)) {
            // Fix IT condition code due to speculative disassembly
            if (inst_ptr->id == ARM_INS_IT) {
                mb_builder.append(inst_ptr);
                current_addr += 2;
                code_ptr += 2;
                auto it_block_size = strlen(inst_ptr->mnemonic) - 1;
                auto it_current_addr = current_addr;
                auto it_code_ptr = code_ptr;
                for (int i = 0; i < it_block_size; ++i) {
                    auto it_inst_ptr = it_block_insts[i].rawPtr();
                    size_t buf = 4;
                    parser.disasm2(&it_code_ptr,
                                   &buf,
                                   &it_current_addr,
                                   it_inst_ptr);
                    // XXX branch instructions can only appear last in
                    // an IT block. Instructions setting condition codes
                    // can appear in IT block.
                    // Branch instructions that writes to PC can appear.
                    // XXX We can't do much here since we can't control the
                    // IT state inside Capstone.
                }
                for (int i = 0; i < it_block_size; ++i) {
                    auto it_inst_ptr = it_block_insts[i].rawPtr();
                    if (m_analyzer.isBranch(it_inst_ptr)) {
                        mb_builder.appendBranch(it_inst_ptr);
                        result.add(mb_builder.build());
                    } else {
                        mb_builder.append(it_inst_ptr);
                    }
                    if (it_inst_ptr->size == 4) {
                        current_addr += 2;
                        code_ptr += 2;
                        if (parser.disasm
                            (code_ptr, 4, current_addr, it_inst_ptr)
                            && m_analyzer.isValid(it_inst_ptr)) {
                            if (m_analyzer.isBranch(it_inst_ptr)) {
                                mb_builder.appendBranch(it_inst_ptr);
                                result.add(mb_builder.build());
                            } else {
                                mb_builder.append(it_inst_ptr);
                            }
                        }
                    }
                    current_addr += 2;
                    code_ptr += 2;
                }
                continue;
            } else {
                if (m_analyzer.isValid(inst_ptr)) {
                    if (m_analyzer.isBranch(inst_ptr)) {
                        mb_builder.appendBranch(inst_ptr);
                        result.add(mb_builder.build());
//                        printf("MB id: %lu at: %lx \n", result.back().id(), result.back().addrOfFirstInst());
                    } else {
                        mb_builder.append(inst_ptr);
                    }
                }
            }
        }
        current_addr += 2;
        code_ptr += 2;
    }
    return result;
}

std::vector<SectionDisassemblyARM>
ElfDisassembler::disassembleCodeSpeculative() const {
    std::vector<SectionDisassemblyARM> result;
    for (auto &sec : m_elf_file->sections()) {
        if (sec.is_alloc() && sec.is_exec()) {
            result.emplace_back(disassembleSectionSpeculative(sec));
        }
    }
    return result;
}

std::vector<std::pair<size_t, ARMCodeSymbolType>>
ElfDisassembler::getCodeSymbolsOfSection(const elf::section &sec) const {

    std::vector<std::pair<size_t, ARMCodeSymbolType>> result;
    // Check for symbol table, if none was found then
    // the instance is invalid.
    elf::section sym_sec = m_elf_file->get_section(".symtab");
    // Returning a valid section means that there was no symbol table
    //  provided in ELF file.
    if (!sym_sec.valid())
        return result;

    size_t start_addr = sec.get_hdr().addr;
    size_t end_addr = start_addr + sec.get_hdr().size;

    // The following can throw a type_mismatch exception in case
    // of corrupted symbol table in ELF.

    for (auto symbol: sym_sec.as_symtab()) {
        size_t value = symbol.get_data().value;
        // we assume that the start addr of each section is available in
        // code symbols.
        if ((start_addr <= value) && (value < end_addr)) {
            if (symbol.get_name() == ARMCodeSymbolVal::kThumb()) {
                result.emplace_back
                    (std::make_pair(value, ARMCodeSymbolType::kThumb));
            } else if (symbol.get_name() == ARMCodeSymbolVal::kARM()) {
                result.emplace_back
                    (std::make_pair(value, ARMCodeSymbolType::kARM));
            } else if (symbol.get_name() == ARMCodeSymbolVal::kData()) {
                result.emplace_back
                    (std::make_pair(value, ARMCodeSymbolType::kData));
            }
        }
    }
    // Symbols are not necessary sorted, this step is required to
    // avoid potential SEGEV.
    std::sort(result.begin(), result.end());
    return result;
}

bool
ElfDisassembler::isSymbolTableAvailable() {
    elf::section sym_sec = m_elf_file->get_section(".symtab");
    // Returning a invalid section means that there was no symbol table
    //  provided in ELF file.

    return sym_sec.valid();
}

ISAType ElfDisassembler::getInitialMode() const {
    if (m_elf_file->get_hdr().entry & 1) return ISAType::kThumb;
    else return ISAType::kARM;
}

const std::pair<addr_t, addr_t>
ElfDisassembler::getExecutableRegion() {
    addr_t start_addr = UINT64_MAX;
    addr_t end_addr = 0;
    for (auto &sec : m_elf_file->sections()) {
        if (sec.is_alloc() && sec.is_exec()) {
            if (sec.get_hdr().addr < start_addr) {
                start_addr = sec.get_hdr().addr;
            }
            if (end_addr < sec.get_hdr().addr + sec.get_hdr().size) {
                end_addr = sec.get_hdr().addr + sec.get_hdr().size;
            }
        }
    }
    return std::pair<disasm::addr_t, disasm::addr_t>(start_addr, end_addr);
}

ISAType
ElfDisassembler::getElfMachineArch() const {
    switch (m_elf_file->get_hdr().machine) {
        case EM_ARM :
            return getInitialMode();
        default:
            return ISAType::kUnknown;
    }
}
void ElfDisassembler::prettyPrintCapstoneInst
    (const csh &handle, cs_insn *inst, bool details_enabled) const {

    cs_detail *detail;
    int n;
    printf("0x%" PRIx64 ":\t%s\t\t%s // insn-ID: %u, insn-mnem: %s\n",
           inst->address, inst->mnemonic, inst->op_str,
           inst->id, cs_insn_name(handle, inst->id));

    if (!details_enabled) {
        return;
    }
    // print implicit registers used by this instruction
    detail = inst->detail;
    if (detail == NULL) return;

    if (detail->regs_read_count > 0) {
        printf("\tImplicit registers read: ");
        for (n = 0; n < detail->regs_read_count; n++) {
            printf("%s ", cs_reg_name(handle, detail->regs_read[n]));
        }
        printf("\n");
    }

    // print implicit registers modified by this instruction
    if (detail->regs_write_count > 0) {
        printf("\tImplicit registers modified: ");
        for (n = 0; n < detail->regs_write_count; n++) {
            printf("%s ", cs_reg_name(handle, detail->regs_write[n]));
        }
        printf("\n");
    }

    // print the groups this instruction belong to
    if (detail->groups_count > 0) {
        printf("\tThis instruction belongs to groups: ");
        for (n = 0; n < detail->groups_count; n++) {
            printf("%s ", cs_group_name(handle, detail->groups[n]));
        }
        printf("\n");
    }
}

void ElfDisassembler::prettyPrintMaximalBlock
    (const MaximalBlock *mblock) const {
    printf("**************************************\n");
    printf("MB No. %lu. Starts at %#6x",
           mblock->id(),
           static_cast<unsigned> (mblock->addrOfFirstInst()));
    printf(" / BB count. %lu, Total inst count %lu: \n",
           mblock->getBasicBlocksCount(), mblock->instructionsCount());

    for (const auto &block :mblock->getBasicBlocks()) {
        printf("Basic Block Id %lu, inst count %lu\n / ",
               block.id(), block.instructionCount());
        for (auto addr : mblock->getInstructionAddressesOf(block)) {
            printf(" Inst Addr: %#6x", static_cast<unsigned>(addr));
        }
        printf("\n");
    }
    for (const auto &inst :mblock->getInstructions()) {
        printf("0x%" PRIx64 ":\t%s\t\t%s ",
               inst.addr(), inst.mnemonic().c_str(), inst.operands().c_str());
        if (inst.condition() != ARM_CC_AL) {
            printf("/ condition: %s",
                   m_analyzer.conditionCodeToString(inst.condition()).c_str());
        }
        printf("\n");
    }
    printf("Direct branch: %d, Conditional: %d",
           mblock->branchInfo().isDirect(),
           mblock->branchInfo().isConditional());
    if (mblock->branchInfo().isDirect()) {
        printf(", Target: 0x%x",
               static_cast<unsigned>(mblock->branchInfo().target()));
    }
    printf("\n");
}

void ElfDisassembler::prettyPrintCFGNode
    (const CFGNode *cfg_node) const {
    auto mblock = cfg_node->maximalBlock();
    printf("**************************************\n");
    printf("MB No. %lu, Type: %u. Starts at %#6x",
           mblock->id(), cfg_node->getType(),
           static_cast<unsigned> (mblock->addrOfFirstInst()));
    printf(" / BB count. %lu, Total inst count %lu: \n",
           mblock->getBasicBlocksCount(), mblock->instructionsCount());

    for (auto &block :mblock->getBasicBlocks()) {
        printf("Basic Block Id %lu, inst count %lu\n / ",
               block.id(), block.instructionCount());
        for (auto addr : mblock->getInstructionAddressesOf(block)) {
            printf(" Inst Addr: %#6x", static_cast<unsigned>(addr));
        }
        printf("\n");
    }
    for (auto &inst :mblock->getInstructions()) {
        printf("0x%" PRIx64 ":\t%s\t\t%s ",
               inst.addr(), inst.mnemonic().c_str(), inst.operands().c_str());
        if (inst.condition() != ARM_CC_AL) {
            printf("/ condition: %s",
                   m_analyzer.conditionCodeToString(inst.condition()).c_str());
        }
        printf("\n");
    }
    printf("Direct branch: %d, Conditional: %d",
           mblock->branchInfo().isDirect(),
           mblock->branchInfo().isConditional());
    if (mblock->branchInfo().isDirect()) {
        printf(", Target: 0x%x",
               static_cast<unsigned>(mblock->branchInfo().target()));
    }
    printf("\n");
}

void ElfDisassembler::prettyPrintValidCFGNode
    (const CFGNode *cfg_node, const PrettyPrintConfig config) const {
    if (cfg_node->getType() == CFGNodeType::kData &&
        config == PrettyPrintConfig::kHideDataNodes) {
        return;
    }
    if (cfg_node->isCandidateStartAddressSet()) {
        auto max_block = cfg_node->maximalBlock();
        printf("**************************************\n");
        printf("MB No. %lu, Type: %u. Starts at %#6x",
               cfg_node->id(), cfg_node->getType(),
               static_cast<unsigned >(max_block->addrOfFirstInst()));
        printf(" / BB count. %lu, Total inst count %lu: \n",
               max_block->getBasicBlocksCount(),
               max_block->instructionsCount());
        printf("Direct succ: %lu",
               (cfg_node->immediateSuccessor() != nullptr)
               ? cfg_node->immediateSuccessor()->id() : 0);
        printf(" /Remote succ: %lu\n",
               (cfg_node->remoteSuccessor() != nullptr)
               ? cfg_node->remoteSuccessor()->id() : 0);
        printf("Indirect succ: ");
        for (const auto &indirect_succ : cfg_node->getIndirectSuccessors()) {
            printf("%lu ", indirect_succ.node()->id());
        }
        printf("\n");
        printf("Direct pred: ");
        for (const auto &direct_pred : cfg_node->getDirectPredecessors()) {
            printf("%lu ", direct_pred.node()->id());
        }
        printf(" /Indirect pred: ");
        for (const auto &indirect_pred : cfg_node->getIndirectPredecessors()) {
            printf("%lu ", indirect_pred.node()->id());
        }
        printf("\n");
        for (const auto inst : cfg_node->getCandidateInstructions()) {
            printf("0x%" PRIx64 ":\t%s\t\t%s ",
                   inst->addr(),
                   inst->mnemonic().c_str(),
                   inst->operands().c_str());
//            if (inst->condition() != ARM_CC_AL) {
//                printf("/ condition: %s",
//                       m_analyzer.conditionCodeToString(inst->condition()).c_str());
//            }
            printf("\n");
        }
        printf("Direct branch: %d, Conditional: %d",
               max_block->branchInfo().isDirect(),
               max_block->branchInfo().isConditional());
        if (max_block->branchInfo().isDirect()) {
            printf(", Target: 0x%x",
                   static_cast<unsigned>(max_block->branchInfo().target()));
        }
        printf("\n");
    } else {
        prettyPrintCFGNode(cfg_node);
    }
}

void ElfDisassembler::prettyPrintSectionDisassembly
    (const SectionDisassemblyARM *sec_disasm) const {
    for (auto it = sec_disasm->cbegin(); it < sec_disasm->cend(); ++it) {
        prettyPrintMaximalBlock(&(*it));
    }
}

void ElfDisassembler::prettyPrintSectionCFG
    (const DisassemblyCFG *sec_cfg, const PrettyPrintConfig config) const {
    for (auto &node :sec_cfg->getCFG()) {
        prettyPrintValidCFGNode(&node, config);
    }
}

void ElfDisassembler::prettyPrintSwitchTables(const DisassemblyCFG *sec_cfg) const {
    size_t count = 0;
    for (const auto &node :sec_cfg->getCFG()) {
        if (node.isSwitchStatement()) {
            printf("0x%lx: switch (%lu cases)\n",
                   node.maximalBlock()->branchInstruction()->addr(),
                   node.getIndirectSuccessors().size());
            for (const auto &edge : node.getIndirectSuccessors()) {
                printf("0x%lx\n", edge.targetAddr());
            }
            count++;
        }
    }
    printf("Total switches in .text: %lu\n", count);
}

const RawInstAnalyzer *ElfDisassembler::getMCAnalyzer() const {
    return &m_analyzer;
}
}
