#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec  1 14:48:42 2023
# Process ID: 34592
# Current directory: E:/DigitalCircuit-Verilog-Base-Learning/lab9/lab9.runs/synth_1
# Command line: vivado.exe -log Reversible_counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Reversible_counter.tcl
# Log file: E:/DigitalCircuit-Verilog-Base-Learning/lab9/lab9.runs/synth_1/Reversible_counter.vds
# Journal file: E:/DigitalCircuit-Verilog-Base-Learning/lab9/lab9.runs/synth_1\vivado.jou
# Running On: Raphaetop, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16781 MB
#-----------------------------------------------------------
source Reversible_counter.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 466.379 ; gain = 182.758
Command: synth_design -top Reversible_counter -part xc7k70tlfbg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70tl'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56540
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 912.891 ; gain = 442.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Reversible_counter' [E:/DigitalCircuit-Verilog-Base-Learning/lab9/lab9.srcs/sources_1/new/Reversible_counter.v:23]
ERROR: [Synth 8-27] use of clock signal in expression not supported [E:/DigitalCircuit-Verilog-Base-Learning/lab9/lab9.srcs/sources_1/new/Reversible_counter.v:60]
ERROR: [Synth 8-6156] failed synthesizing module 'Reversible_counter' [E:/DigitalCircuit-Verilog-Base-Learning/lab9/lab9.srcs/sources_1/new/Reversible_counter.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.293 ; gain = 548.930
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 14:48:54 2023...
