{'cdSel': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['cdIn', 'tcAddr']],
           'DLines': ['225:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9e05bc2290>]},
 'cuSel': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['cuIn', 'tcAddr']],
           'DLines': ['224:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9e05bda210>]},
 'dnSel': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['dnIn', 'tcAddr']],
           'DLines': ['222:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9e05bbee50>]},
 'tcLoadOut': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['cdSel', 'cuSel', 'ttSel', 'dnSel']],
               'DLines': ['227:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9e05bc2610>]},
 'ttSel': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['ttIn', 'tcAddr']],
           'DLines': ['223:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9e05bc8c50>]}}
