// Seed: 575959811
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  assign id_2 = module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_5 = 32'd26
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  parameter id_4 = 1;
  logic [-1  ==  1 : id_1] _id_5, id_6;
  generate
    assign id_6[id_5-1] = 1 ? id_4 : (id_5 < (1));
  endgenerate
  assign id_5 = id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_2
  );
endmodule
