
NRF_and_LoRa_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000710c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000918  08007218  08007218  00017218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b30  08007b30  000200ac  2**0
                  CONTENTS
  4 .ARM          00000000  08007b30  08007b30  000200ac  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b30  08007b30  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b30  08007b30  00017b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b34  08007b34  00017b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  08007b38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000824  200000ac  08007be4  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008d0  08007be4  000208d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   000179f1  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003030  00000000  00000000  00037ac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  0003aaf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001260  00000000  00000000  0003be60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199f4  00000000  00000000  0003d0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001801e  00000000  00000000  00056ab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009046f  00000000  00000000  0006ead2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fef41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005618  00000000  00000000  000fef94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000ac 	.word	0x200000ac
 8000128:	00000000 	.word	0x00000000
 800012c:	08007200 	.word	0x08007200

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b0 	.word	0x200000b0
 8000148:	08007200 	.word	0x08007200

0800014c <LoRa_RX>:
extern bool flag_command_received;		// Flag show status receive data (completed/not completed)
extern char uart_rx_data[50];			// Main rx buffer data

//----------------------------------------------------------------------------------------
void LoRa_RX(bool flag)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	static bool flag_first_time = true;		// Trigger variable

	if((flag_first_time == true) && (flag == true))
 8000156:	4b3e      	ldr	r3, [pc, #248]	; (8000250 <LoRa_RX+0x104>)
 8000158:	781b      	ldrb	r3, [r3, #0]
 800015a:	2b00      	cmp	r3, #0
 800015c:	d029      	beq.n	80001b2 <LoRa_RX+0x66>
 800015e:	79fb      	ldrb	r3, [r7, #7]
 8000160:	2b00      	cmp	r3, #0
 8000162:	d026      	beq.n	80001b2 <LoRa_RX+0x66>
	{
		// state_machine
		HAL_Delay(100);
 8000164:	2064      	movs	r0, #100	; 0x64
 8000166:	f003 f8e1 	bl	800332c <HAL_Delay>
		init_lora_RX();
 800016a:	f000 fa0b 	bl	8000584 <init_lora_RX>
		HAL_Delay(500);
 800016e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000172:	f003 f8db 	bl	800332c <HAL_Delay>

		ssd1306_SetCursor(0, 16);
 8000176:	2110      	movs	r1, #16
 8000178:	2000      	movs	r0, #0
 800017a:	f001 f9f5 	bl	8001568 <ssd1306_SetCursor>
		strcpy(test_main, "RX data: ");
 800017e:	4b35      	ldr	r3, [pc, #212]	; (8000254 <LoRa_RX+0x108>)
 8000180:	4a35      	ldr	r2, [pc, #212]	; (8000258 <LoRa_RX+0x10c>)
 8000182:	ca07      	ldmia	r2, {r0, r1, r2}
 8000184:	c303      	stmia	r3!, {r0, r1}
 8000186:	801a      	strh	r2, [r3, #0]
		ssd1306_WriteString(test_main,  Font_7x10, White);
 8000188:	4a34      	ldr	r2, [pc, #208]	; (800025c <LoRa_RX+0x110>)
 800018a:	2301      	movs	r3, #1
 800018c:	ca06      	ldmia	r2, {r1, r2}
 800018e:	4831      	ldr	r0, [pc, #196]	; (8000254 <LoRa_RX+0x108>)
 8000190:	f001 f9c4 	bl	800151c <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000194:	f001 f8b2 	bl	80012fc <ssd1306_UpdateScreen>

		HAL_UART_Receive_IT(&huart1, str, 1);
 8000198:	2201      	movs	r2, #1
 800019a:	4931      	ldr	r1, [pc, #196]	; (8000260 <LoRa_RX+0x114>)
 800019c:	4831      	ldr	r0, [pc, #196]	; (8000264 <LoRa_RX+0x118>)
 800019e:	f005 ff2e 	bl	8005ffe <HAL_UART_Receive_IT>
		memset(test_main, 0, sizeof(test_main));
 80001a2:	2214      	movs	r2, #20
 80001a4:	2100      	movs	r1, #0
 80001a6:	482b      	ldr	r0, [pc, #172]	; (8000254 <LoRa_RX+0x108>)
 80001a8:	f006 fb8a 	bl	80068c0 <memset>
		flag_first_time = false;
 80001ac:	4b28      	ldr	r3, [pc, #160]	; (8000250 <LoRa_RX+0x104>)
 80001ae:	2200      	movs	r2, #0
 80001b0:	701a      	strb	r2, [r3, #0]
	}
	if((flag_first_time == false) && (flag == true))
 80001b2:	4b27      	ldr	r3, [pc, #156]	; (8000250 <LoRa_RX+0x104>)
 80001b4:	781b      	ldrb	r3, [r3, #0]
 80001b6:	f083 0301 	eor.w	r3, r3, #1
 80001ba:	b2db      	uxtb	r3, r3
 80001bc:	2b00      	cmp	r3, #0
 80001be:	d039      	beq.n	8000234 <LoRa_RX+0xe8>
 80001c0:	79fb      	ldrb	r3, [r7, #7]
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d036      	beq.n	8000234 <LoRa_RX+0xe8>
	{
		if(flag_command_received == true)			// If data is ready
 80001c6:	4b28      	ldr	r3, [pc, #160]	; (8000268 <LoRa_RX+0x11c>)
 80001c8:	781b      	ldrb	r3, [r3, #0]
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d032      	beq.n	8000234 <LoRa_RX+0xe8>
		{
			// Data received

			//   Print on OLED
			char clearn_array[10] = "         ";
 80001ce:	4a27      	ldr	r2, [pc, #156]	; (800026c <LoRa_RX+0x120>)
 80001d0:	f107 030c 	add.w	r3, r7, #12
 80001d4:	ca07      	ldmia	r2, {r0, r1, r2}
 80001d6:	c303      	stmia	r3!, {r0, r1}
 80001d8:	801a      	strh	r2, [r3, #0]
			ssd1306_SetCursor(60, 16);
 80001da:	2110      	movs	r1, #16
 80001dc:	203c      	movs	r0, #60	; 0x3c
 80001de:	f001 f9c3 	bl	8001568 <ssd1306_SetCursor>

			ssd1306_WriteString(clearn_array,  Font_7x10, White);
 80001e2:	4a1e      	ldr	r2, [pc, #120]	; (800025c <LoRa_RX+0x110>)
 80001e4:	f107 000c 	add.w	r0, r7, #12
 80001e8:	2301      	movs	r3, #1
 80001ea:	ca06      	ldmia	r2, {r1, r2}
 80001ec:	f001 f996 	bl	800151c <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 80001f0:	f001 f884 	bl	80012fc <ssd1306_UpdateScreen>

			ssd1306_SetCursor(60, 16);
 80001f4:	2110      	movs	r1, #16
 80001f6:	203c      	movs	r0, #60	; 0x3c
 80001f8:	f001 f9b6 	bl	8001568 <ssd1306_SetCursor>
			strcpy(test_main, uart_rx_data);
 80001fc:	491c      	ldr	r1, [pc, #112]	; (8000270 <LoRa_RX+0x124>)
 80001fe:	4815      	ldr	r0, [pc, #84]	; (8000254 <LoRa_RX+0x108>)
 8000200:	f006 fc4b 	bl	8006a9a <strcpy>

			ssd1306_WriteString(test_main,  Font_7x10, White);
 8000204:	4a15      	ldr	r2, [pc, #84]	; (800025c <LoRa_RX+0x110>)
 8000206:	2301      	movs	r3, #1
 8000208:	ca06      	ldmia	r2, {r1, r2}
 800020a:	4812      	ldr	r0, [pc, #72]	; (8000254 <LoRa_RX+0x108>)
 800020c:	f001 f986 	bl	800151c <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8000210:	f001 f874 	bl	80012fc <ssd1306_UpdateScreen>

			HAL_Delay(100);
 8000214:	2064      	movs	r0, #100	; 0x64
 8000216:	f003 f889 	bl	800332c <HAL_Delay>
			memset(uart_rx_data, 0, sizeof(uart_rx_data));
 800021a:	2232      	movs	r2, #50	; 0x32
 800021c:	2100      	movs	r1, #0
 800021e:	4814      	ldr	r0, [pc, #80]	; (8000270 <LoRa_RX+0x124>)
 8000220:	f006 fb4e 	bl	80068c0 <memset>
			flag_command_received = false;
 8000224:	4b10      	ldr	r3, [pc, #64]	; (8000268 <LoRa_RX+0x11c>)
 8000226:	2200      	movs	r2, #0
 8000228:	701a      	strb	r2, [r3, #0]

			HAL_UART_Receive_IT(&huart1, str, 1);		// Start interrupt again
 800022a:	2201      	movs	r2, #1
 800022c:	490c      	ldr	r1, [pc, #48]	; (8000260 <LoRa_RX+0x114>)
 800022e:	480d      	ldr	r0, [pc, #52]	; (8000264 <LoRa_RX+0x118>)
 8000230:	f005 fee5 	bl	8005ffe <HAL_UART_Receive_IT>
		}
	}
	if(flag == false)
 8000234:	79fb      	ldrb	r3, [r7, #7]
 8000236:	f083 0301 	eor.w	r3, r3, #1
 800023a:	b2db      	uxtb	r3, r3
 800023c:	2b00      	cmp	r3, #0
 800023e:	d002      	beq.n	8000246 <LoRa_RX+0xfa>
	{
		flag_first_time = true;
 8000240:	4b03      	ldr	r3, [pc, #12]	; (8000250 <LoRa_RX+0x104>)
 8000242:	2201      	movs	r2, #1
 8000244:	701a      	strb	r2, [r3, #0]
	}
}
 8000246:	bf00      	nop
 8000248:	3718      	adds	r7, #24
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	20000000 	.word	0x20000000
 8000254:	200000c8 	.word	0x200000c8
 8000258:	08007218 	.word	0x08007218
 800025c:	20000014 	.word	0x20000014
 8000260:	2000059c 	.word	0x2000059c
 8000264:	2000064c 	.word	0x2000064c
 8000268:	2000059d 	.word	0x2000059d
 800026c:	08007224 	.word	0x08007224
 8000270:	20000568 	.word	0x20000568

08000274 <LoRa_TX>:
//----------------------------------------------------------------------------------------
void LoRa_TX(bool flag)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b084      	sub	sp, #16
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	71fb      	strb	r3, [r7, #7]
	static bool flag_first_time = true;		// Trigger variable
	static int transmit_count = 0;			// Variable for transmit
	if((flag_first_time == true) && (flag == true))
 800027e:	4b34      	ldr	r3, [pc, #208]	; (8000350 <LoRa_TX+0xdc>)
 8000280:	781b      	ldrb	r3, [r3, #0]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d024      	beq.n	80002d0 <LoRa_TX+0x5c>
 8000286:	79fb      	ldrb	r3, [r7, #7]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d021      	beq.n	80002d0 <LoRa_TX+0x5c>
	{
		HAL_Delay(100);
 800028c:	2064      	movs	r0, #100	; 0x64
 800028e:	f003 f84d 	bl	800332c <HAL_Delay>
		init_lora_TX();
 8000292:	f000 f92f 	bl	80004f4 <init_lora_TX>
		HAL_Delay(500);
 8000296:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800029a:	f003 f847 	bl	800332c <HAL_Delay>

		ssd1306_SetCursor(0, 16);
 800029e:	2110      	movs	r1, #16
 80002a0:	2000      	movs	r0, #0
 80002a2:	f001 f961 	bl	8001568 <ssd1306_SetCursor>
		strcpy(test_main, "TX data: ");
 80002a6:	4b2b      	ldr	r3, [pc, #172]	; (8000354 <LoRa_TX+0xe0>)
 80002a8:	4a2b      	ldr	r2, [pc, #172]	; (8000358 <LoRa_TX+0xe4>)
 80002aa:	ca07      	ldmia	r2, {r0, r1, r2}
 80002ac:	c303      	stmia	r3!, {r0, r1}
 80002ae:	801a      	strh	r2, [r3, #0]
		ssd1306_WriteString(test_main,  Font_7x10, White);
 80002b0:	4a2a      	ldr	r2, [pc, #168]	; (800035c <LoRa_TX+0xe8>)
 80002b2:	2301      	movs	r3, #1
 80002b4:	ca06      	ldmia	r2, {r1, r2}
 80002b6:	4827      	ldr	r0, [pc, #156]	; (8000354 <LoRa_TX+0xe0>)
 80002b8:	f001 f930 	bl	800151c <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80002bc:	f001 f81e 	bl	80012fc <ssd1306_UpdateScreen>

		HAL_UART_Receive_IT(&huart1, str, 1);
 80002c0:	2201      	movs	r2, #1
 80002c2:	4927      	ldr	r1, [pc, #156]	; (8000360 <LoRa_TX+0xec>)
 80002c4:	4827      	ldr	r0, [pc, #156]	; (8000364 <LoRa_TX+0xf0>)
 80002c6:	f005 fe9a 	bl	8005ffe <HAL_UART_Receive_IT>
		flag_first_time = false;
 80002ca:	4b21      	ldr	r3, [pc, #132]	; (8000350 <LoRa_TX+0xdc>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	701a      	strb	r2, [r3, #0]
	}
	if((flag_first_time == false) && (flag == true))
 80002d0:	4b1f      	ldr	r3, [pc, #124]	; (8000350 <LoRa_TX+0xdc>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	f083 0301 	eor.w	r3, r3, #1
 80002d8:	b2db      	uxtb	r3, r3
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d027      	beq.n	800032e <LoRa_TX+0xba>
 80002de:	79fb      	ldrb	r3, [r7, #7]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d024      	beq.n	800032e <LoRa_TX+0xba>
	{
		int count = lora_transmit_data(transmit_count);
 80002e4:	4b20      	ldr	r3, [pc, #128]	; (8000368 <LoRa_TX+0xf4>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4618      	mov	r0, r3
 80002ea:	f000 f841 	bl	8000370 <lora_transmit_data>
 80002ee:	60f8      	str	r0, [r7, #12]
		transmit_count ++;
 80002f0:	4b1d      	ldr	r3, [pc, #116]	; (8000368 <LoRa_TX+0xf4>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	3301      	adds	r3, #1
 80002f6:	4a1c      	ldr	r2, [pc, #112]	; (8000368 <LoRa_TX+0xf4>)
 80002f8:	6013      	str	r3, [r2, #0]
		// Print transmeeting data
		memset(test_main, 0, sizeof(test_main));
 80002fa:	2214      	movs	r2, #20
 80002fc:	2100      	movs	r1, #0
 80002fe:	4815      	ldr	r0, [pc, #84]	; (8000354 <LoRa_TX+0xe0>)
 8000300:	f006 fade 	bl	80068c0 <memset>
		ssd1306_SetCursor(60, 16);
 8000304:	2110      	movs	r1, #16
 8000306:	203c      	movs	r0, #60	; 0x3c
 8000308:	f001 f92e 	bl	8001568 <ssd1306_SetCursor>
		sprintf(test_main, "%d", count);
 800030c:	68fa      	ldr	r2, [r7, #12]
 800030e:	4917      	ldr	r1, [pc, #92]	; (800036c <LoRa_TX+0xf8>)
 8000310:	4810      	ldr	r0, [pc, #64]	; (8000354 <LoRa_TX+0xe0>)
 8000312:	f006 fb93 	bl	8006a3c <siprintf>
		ssd1306_WriteString(test_main,  Font_7x10, White);
 8000316:	4a11      	ldr	r2, [pc, #68]	; (800035c <LoRa_TX+0xe8>)
 8000318:	2301      	movs	r3, #1
 800031a:	ca06      	ldmia	r2, {r1, r2}
 800031c:	480d      	ldr	r0, [pc, #52]	; (8000354 <LoRa_TX+0xe0>)
 800031e:	f001 f8fd 	bl	800151c <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000322:	f000 ffeb 	bl	80012fc <ssd1306_UpdateScreen>

		HAL_Delay(2000);			// Must be more than 1.5 sec
 8000326:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800032a:	f002 ffff 	bl	800332c <HAL_Delay>
	}
	if(flag == false)
 800032e:	79fb      	ldrb	r3, [r7, #7]
 8000330:	f083 0301 	eor.w	r3, r3, #1
 8000334:	b2db      	uxtb	r3, r3
 8000336:	2b00      	cmp	r3, #0
 8000338:	d005      	beq.n	8000346 <LoRa_TX+0xd2>
	{
		flag_first_time = true;
 800033a:	4b05      	ldr	r3, [pc, #20]	; (8000350 <LoRa_TX+0xdc>)
 800033c:	2201      	movs	r2, #1
 800033e:	701a      	strb	r2, [r3, #0]
		transmit_count = 0;
 8000340:	4b09      	ldr	r3, [pc, #36]	; (8000368 <LoRa_TX+0xf4>)
 8000342:	2200      	movs	r2, #0
 8000344:	601a      	str	r2, [r3, #0]
	}


}
 8000346:	bf00      	nop
 8000348:	3710      	adds	r7, #16
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	20000001 	.word	0x20000001
 8000354:	200000c8 	.word	0x200000c8
 8000358:	08007230 	.word	0x08007230
 800035c:	20000014 	.word	0x20000014
 8000360:	2000059c 	.word	0x2000059c
 8000364:	2000064c 	.word	0x2000064c
 8000368:	200000dc 	.word	0x200000dc
 800036c:	0800723c 	.word	0x0800723c

08000370 <lora_transmit_data>:
//----------------------------------------------------------------------------------------
int lora_transmit_data(int transmit_count)    // Rename
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
//	static int transmit_count = 0;			// Variable for transmit
	static uint8_t data[10] = {0};

	//transmit_count++;

	data[5] = '0' + transmit_count%10;
 8000378:	687a      	ldr	r2, [r7, #4]
 800037a:	4b48      	ldr	r3, [pc, #288]	; (800049c <lora_transmit_data+0x12c>)
 800037c:	fb83 1302 	smull	r1, r3, r3, r2
 8000380:	1099      	asrs	r1, r3, #2
 8000382:	17d3      	asrs	r3, r2, #31
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	460b      	mov	r3, r1
 8000388:	009b      	lsls	r3, r3, #2
 800038a:	440b      	add	r3, r1
 800038c:	005b      	lsls	r3, r3, #1
 800038e:	1ad1      	subs	r1, r2, r3
 8000390:	b2cb      	uxtb	r3, r1
 8000392:	3330      	adds	r3, #48	; 0x30
 8000394:	b2da      	uxtb	r2, r3
 8000396:	4b42      	ldr	r3, [pc, #264]	; (80004a0 <lora_transmit_data+0x130>)
 8000398:	715a      	strb	r2, [r3, #5]
	data[4] = '0' + (transmit_count/10) % 10;
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4a3f      	ldr	r2, [pc, #252]	; (800049c <lora_transmit_data+0x12c>)
 800039e:	fb82 1203 	smull	r1, r2, r2, r3
 80003a2:	1092      	asrs	r2, r2, #2
 80003a4:	17db      	asrs	r3, r3, #31
 80003a6:	1ad2      	subs	r2, r2, r3
 80003a8:	4b3c      	ldr	r3, [pc, #240]	; (800049c <lora_transmit_data+0x12c>)
 80003aa:	fb83 1302 	smull	r1, r3, r3, r2
 80003ae:	1099      	asrs	r1, r3, #2
 80003b0:	17d3      	asrs	r3, r2, #31
 80003b2:	1ac9      	subs	r1, r1, r3
 80003b4:	460b      	mov	r3, r1
 80003b6:	009b      	lsls	r3, r3, #2
 80003b8:	440b      	add	r3, r1
 80003ba:	005b      	lsls	r3, r3, #1
 80003bc:	1ad1      	subs	r1, r2, r3
 80003be:	b2cb      	uxtb	r3, r1
 80003c0:	3330      	adds	r3, #48	; 0x30
 80003c2:	b2da      	uxtb	r2, r3
 80003c4:	4b36      	ldr	r3, [pc, #216]	; (80004a0 <lora_transmit_data+0x130>)
 80003c6:	711a      	strb	r2, [r3, #4]
	data[3] = '0' + (transmit_count/100) % 10;
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	4a36      	ldr	r2, [pc, #216]	; (80004a4 <lora_transmit_data+0x134>)
 80003cc:	fb82 1203 	smull	r1, r2, r2, r3
 80003d0:	1152      	asrs	r2, r2, #5
 80003d2:	17db      	asrs	r3, r3, #31
 80003d4:	1ad2      	subs	r2, r2, r3
 80003d6:	4b31      	ldr	r3, [pc, #196]	; (800049c <lora_transmit_data+0x12c>)
 80003d8:	fb83 1302 	smull	r1, r3, r3, r2
 80003dc:	1099      	asrs	r1, r3, #2
 80003de:	17d3      	asrs	r3, r2, #31
 80003e0:	1ac9      	subs	r1, r1, r3
 80003e2:	460b      	mov	r3, r1
 80003e4:	009b      	lsls	r3, r3, #2
 80003e6:	440b      	add	r3, r1
 80003e8:	005b      	lsls	r3, r3, #1
 80003ea:	1ad1      	subs	r1, r2, r3
 80003ec:	b2cb      	uxtb	r3, r1
 80003ee:	3330      	adds	r3, #48	; 0x30
 80003f0:	b2da      	uxtb	r2, r3
 80003f2:	4b2b      	ldr	r3, [pc, #172]	; (80004a0 <lora_transmit_data+0x130>)
 80003f4:	70da      	strb	r2, [r3, #3]
	data[2] = '0' + (transmit_count/1000) % 10;
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	4a2b      	ldr	r2, [pc, #172]	; (80004a8 <lora_transmit_data+0x138>)
 80003fa:	fb82 1203 	smull	r1, r2, r2, r3
 80003fe:	1192      	asrs	r2, r2, #6
 8000400:	17db      	asrs	r3, r3, #31
 8000402:	1ad2      	subs	r2, r2, r3
 8000404:	4b25      	ldr	r3, [pc, #148]	; (800049c <lora_transmit_data+0x12c>)
 8000406:	fb83 1302 	smull	r1, r3, r3, r2
 800040a:	1099      	asrs	r1, r3, #2
 800040c:	17d3      	asrs	r3, r2, #31
 800040e:	1ac9      	subs	r1, r1, r3
 8000410:	460b      	mov	r3, r1
 8000412:	009b      	lsls	r3, r3, #2
 8000414:	440b      	add	r3, r1
 8000416:	005b      	lsls	r3, r3, #1
 8000418:	1ad1      	subs	r1, r2, r3
 800041a:	b2cb      	uxtb	r3, r1
 800041c:	3330      	adds	r3, #48	; 0x30
 800041e:	b2da      	uxtb	r2, r3
 8000420:	4b1f      	ldr	r3, [pc, #124]	; (80004a0 <lora_transmit_data+0x130>)
 8000422:	709a      	strb	r2, [r3, #2]
	data[1] = '0' + (transmit_count/10000) % 10;
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	4a21      	ldr	r2, [pc, #132]	; (80004ac <lora_transmit_data+0x13c>)
 8000428:	fb82 1203 	smull	r1, r2, r2, r3
 800042c:	1312      	asrs	r2, r2, #12
 800042e:	17db      	asrs	r3, r3, #31
 8000430:	1ad2      	subs	r2, r2, r3
 8000432:	4b1a      	ldr	r3, [pc, #104]	; (800049c <lora_transmit_data+0x12c>)
 8000434:	fb83 1302 	smull	r1, r3, r3, r2
 8000438:	1099      	asrs	r1, r3, #2
 800043a:	17d3      	asrs	r3, r2, #31
 800043c:	1ac9      	subs	r1, r1, r3
 800043e:	460b      	mov	r3, r1
 8000440:	009b      	lsls	r3, r3, #2
 8000442:	440b      	add	r3, r1
 8000444:	005b      	lsls	r3, r3, #1
 8000446:	1ad1      	subs	r1, r2, r3
 8000448:	b2cb      	uxtb	r3, r1
 800044a:	3330      	adds	r3, #48	; 0x30
 800044c:	b2da      	uxtb	r2, r3
 800044e:	4b14      	ldr	r3, [pc, #80]	; (80004a0 <lora_transmit_data+0x130>)
 8000450:	705a      	strb	r2, [r3, #1]
	data[0] = '0' + (transmit_count/100000) % 10;
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4a16      	ldr	r2, [pc, #88]	; (80004b0 <lora_transmit_data+0x140>)
 8000456:	fb82 1203 	smull	r1, r2, r2, r3
 800045a:	1352      	asrs	r2, r2, #13
 800045c:	17db      	asrs	r3, r3, #31
 800045e:	1ad2      	subs	r2, r2, r3
 8000460:	4b0e      	ldr	r3, [pc, #56]	; (800049c <lora_transmit_data+0x12c>)
 8000462:	fb83 1302 	smull	r1, r3, r3, r2
 8000466:	1099      	asrs	r1, r3, #2
 8000468:	17d3      	asrs	r3, r2, #31
 800046a:	1ac9      	subs	r1, r1, r3
 800046c:	460b      	mov	r3, r1
 800046e:	009b      	lsls	r3, r3, #2
 8000470:	440b      	add	r3, r1
 8000472:	005b      	lsls	r3, r3, #1
 8000474:	1ad1      	subs	r1, r2, r3
 8000476:	b2cb      	uxtb	r3, r1
 8000478:	3330      	adds	r3, #48	; 0x30
 800047a:	b2da      	uxtb	r2, r3
 800047c:	4b08      	ldr	r3, [pc, #32]	; (80004a0 <lora_transmit_data+0x130>)
 800047e:	701a      	strb	r2, [r3, #0]
	data[6] = '\0';
 8000480:	4b07      	ldr	r3, [pc, #28]	; (80004a0 <lora_transmit_data+0x130>)
 8000482:	2200      	movs	r2, #0
 8000484:	719a      	strb	r2, [r3, #6]

	HAL_UART_Transmit_IT(&huart1, data, 7);
 8000486:	2207      	movs	r2, #7
 8000488:	4905      	ldr	r1, [pc, #20]	; (80004a0 <lora_transmit_data+0x130>)
 800048a:	480a      	ldr	r0, [pc, #40]	; (80004b4 <lora_transmit_data+0x144>)
 800048c:	f005 fd73 	bl	8005f76 <HAL_UART_Transmit_IT>

	return transmit_count;
 8000490:	687b      	ldr	r3, [r7, #4]
}
 8000492:	4618      	mov	r0, r3
 8000494:	3708      	adds	r7, #8
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	66666667 	.word	0x66666667
 80004a0:	200000e0 	.word	0x200000e0
 80004a4:	51eb851f 	.word	0x51eb851f
 80004a8:	10624dd3 	.word	0x10624dd3
 80004ac:	68db8bad 	.word	0x68db8bad
 80004b0:	14f8b589 	.word	0x14f8b589
 80004b4:	2000064c 	.word	0x2000064c

080004b8 <read_all_settings_from_module>:
//-------------------------------------------------------------------------------------------------
void read_all_settings_from_module(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	// Turn on configuration mode
	set_config_deep_sleep_mode();
 80004bc:	f000 f8c8 	bl	8000650 <set_config_deep_sleep_mode>
	HAL_Delay(10);
 80004c0:	200a      	movs	r0, #10
 80004c2:	f002 ff33 	bl	800332c <HAL_Delay>

	static uint8_t data[10] = {0};
	// Read module address, serial port, and airspeed COMMAND
	data[0] = 0xC1;			// 0xC1 - Read register command
 80004c6:	4b09      	ldr	r3, [pc, #36]	; (80004ec <read_all_settings_from_module+0x34>)
 80004c8:	22c1      	movs	r2, #193	; 0xc1
 80004ca:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;			// Number of register for read
 80004cc:	4b07      	ldr	r3, [pc, #28]	; (80004ec <read_all_settings_from_module+0x34>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	705a      	strb	r2, [r3, #1]
	data[2] = 0x08;			// How many registers must be read
 80004d2:	4b06      	ldr	r3, [pc, #24]	; (80004ec <read_all_settings_from_module+0x34>)
 80004d4:	2208      	movs	r2, #8
 80004d6:	709a      	strb	r2, [r3, #2]

	HAL_UART_Transmit_IT(&huart1, data, 3);
 80004d8:	2203      	movs	r2, #3
 80004da:	4904      	ldr	r1, [pc, #16]	; (80004ec <read_all_settings_from_module+0x34>)
 80004dc:	4804      	ldr	r0, [pc, #16]	; (80004f0 <read_all_settings_from_module+0x38>)
 80004de:	f005 fd4a 	bl	8005f76 <HAL_UART_Transmit_IT>
	HAL_Delay(100);
 80004e2:	2064      	movs	r0, #100	; 0x64
 80004e4:	f002 ff22 	bl	800332c <HAL_Delay>

	// Return:
	// 0xC1 0x00 0x03 0x12 0x34 0x62
	// 0x12 0x34 - Adders 1234
	// 0x62 - 9600, 8n1 and 2,4 k air data rate
}
 80004e8:	bf00      	nop
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	200000ec 	.word	0x200000ec
 80004f0:	2000064c 	.word	0x2000064c

080004f4 <init_lora_TX>:
//----------------------------------------------------------------------------------------
bool init_lora_TX(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
	// з зчитаними даними конфіг регістрів. Якщо співпадає повністю, тоді записати в
	// глобальну змінну що модуль ініціалізований нормально

	static uint8_t data[10] = {0};

	set_config_deep_sleep_mode();
 80004f8:	f000 f8aa 	bl	8000650 <set_config_deep_sleep_mode>
	HAL_Delay(100);
 80004fc:	2064      	movs	r0, #100	; 0x64
 80004fe:	f002 ff15 	bl	800332c <HAL_Delay>

	// Init module
	// Descripe settings structure
	data[0] = 0xC0;		// 0xC0 - Set register command
 8000502:	4b1e      	ldr	r3, [pc, #120]	; (800057c <init_lora_TX+0x88>)
 8000504:	22c0      	movs	r2, #192	; 0xc0
 8000506:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;		// Starting address
 8000508:	4b1c      	ldr	r3, [pc, #112]	; (800057c <init_lora_TX+0x88>)
 800050a:	2200      	movs	r2, #0
 800050c:	705a      	strb	r2, [r3, #1]
	data[2] = 0x03;		// Length
 800050e:	4b1b      	ldr	r3, [pc, #108]	; (800057c <init_lora_TX+0x88>)
 8000510:	2203      	movs	r2, #3
 8000512:	709a      	strb	r2, [r3, #2]
	data[3] = 0x12;		// 00H ADD H
 8000514:	4b19      	ldr	r3, [pc, #100]	; (800057c <init_lora_TX+0x88>)
 8000516:	2212      	movs	r2, #18
 8000518:	70da      	strb	r2, [r3, #3]
	data[4] = 0x34;		// 01H ADD L
 800051a:	4b18      	ldr	r3, [pc, #96]	; (800057c <init_lora_TX+0x88>)
 800051c:	2234      	movs	r2, #52	; 0x34
 800051e:	711a      	strb	r2, [r3, #4]
	data[5] = 0x62;		// 02H register (see in Datasheet)
 8000520:	4b16      	ldr	r3, [pc, #88]	; (800057c <init_lora_TX+0x88>)
 8000522:	2262      	movs	r2, #98	; 0x62
 8000524:	715a      	strb	r2, [r3, #5]

	HAL_UART_Transmit_IT(&huart1, data, 6);
 8000526:	2206      	movs	r2, #6
 8000528:	4914      	ldr	r1, [pc, #80]	; (800057c <init_lora_TX+0x88>)
 800052a:	4815      	ldr	r0, [pc, #84]	; (8000580 <init_lora_TX+0x8c>)
 800052c:	f005 fd23 	bl	8005f76 <HAL_UART_Transmit_IT>
	HAL_Delay(10);
 8000530:	200a      	movs	r0, #10
 8000532:	f002 fefb 	bl	800332c <HAL_Delay>

	memset(data, 0, sizeof(data));
 8000536:	220a      	movs	r2, #10
 8000538:	2100      	movs	r1, #0
 800053a:	4810      	ldr	r0, [pc, #64]	; (800057c <init_lora_TX+0x88>)
 800053c:	f006 f9c0 	bl	80068c0 <memset>
	// Set WOR Cycle
	data[0] = 0xC0;		// 0xC0 - Set register command
 8000540:	4b0e      	ldr	r3, [pc, #56]	; (800057c <init_lora_TX+0x88>)
 8000542:	22c0      	movs	r2, #192	; 0xc0
 8000544:	701a      	strb	r2, [r3, #0]
	data[1] = 0x05;		// Starting address
 8000546:	4b0d      	ldr	r3, [pc, #52]	; (800057c <init_lora_TX+0x88>)
 8000548:	2205      	movs	r2, #5
 800054a:	705a      	strb	r2, [r3, #1]
	data[2] = 0x01;		// Length
 800054c:	4b0b      	ldr	r3, [pc, #44]	; (800057c <init_lora_TX+0x88>)
 800054e:	2201      	movs	r2, #1
 8000550:	709a      	strb	r2, [r3, #2]
	data[3] = 0x00;		// set WOR Cycle 500ms
 8000552:	4b0a      	ldr	r3, [pc, #40]	; (800057c <init_lora_TX+0x88>)
 8000554:	2200      	movs	r2, #0
 8000556:	70da      	strb	r2, [r3, #3]
	HAL_UART_Transmit_IT(&huart1, data, 4);
 8000558:	2204      	movs	r2, #4
 800055a:	4908      	ldr	r1, [pc, #32]	; (800057c <init_lora_TX+0x88>)
 800055c:	4808      	ldr	r0, [pc, #32]	; (8000580 <init_lora_TX+0x8c>)
 800055e:	f005 fd0a 	bl	8005f76 <HAL_UART_Transmit_IT>
	HAL_Delay(10);
 8000562:	200a      	movs	r0, #10
 8000564:	f002 fee2 	bl	800332c <HAL_Delay>
	///////////////

	read_all_settings_from_module();
 8000568:	f7ff ffa6 	bl	80004b8 <read_all_settings_from_module>
	set_WOR_TX_mode();
 800056c:	f000 f894 	bl	8000698 <set_WOR_TX_mode>
	HAL_Delay(100);
 8000570:	2064      	movs	r0, #100	; 0x64
 8000572:	f002 fedb 	bl	800332c <HAL_Delay>
}
 8000576:	bf00      	nop
 8000578:	4618      	mov	r0, r3
 800057a:	bd80      	pop	{r7, pc}
 800057c:	200000f8 	.word	0x200000f8
 8000580:	2000064c 	.word	0x2000064c

08000584 <init_lora_RX>:
//----------------------------------------------------------------------------------------
bool init_lora_RX(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	static uint8_t data[10] = {0};
	set_config_deep_sleep_mode();
 8000588:	f000 f862 	bl	8000650 <set_config_deep_sleep_mode>
	HAL_Delay(100);
 800058c:	2064      	movs	r0, #100	; 0x64
 800058e:	f002 fecd 	bl	800332c <HAL_Delay>

	data[0] = 0xC0;
 8000592:	4b1e      	ldr	r3, [pc, #120]	; (800060c <init_lora_RX+0x88>)
 8000594:	22c0      	movs	r2, #192	; 0xc0
 8000596:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;		// Starting address
 8000598:	4b1c      	ldr	r3, [pc, #112]	; (800060c <init_lora_RX+0x88>)
 800059a:	2200      	movs	r2, #0
 800059c:	705a      	strb	r2, [r3, #1]
	data[2] = 0x03;		// Length
 800059e:	4b1b      	ldr	r3, [pc, #108]	; (800060c <init_lora_RX+0x88>)
 80005a0:	2203      	movs	r2, #3
 80005a2:	709a      	strb	r2, [r3, #2]
	data[3] = 0x12;		// 00H ADD H
 80005a4:	4b19      	ldr	r3, [pc, #100]	; (800060c <init_lora_RX+0x88>)
 80005a6:	2212      	movs	r2, #18
 80005a8:	70da      	strb	r2, [r3, #3]
	data[4] = 0x34;		// 01H ADD L
 80005aa:	4b18      	ldr	r3, [pc, #96]	; (800060c <init_lora_RX+0x88>)
 80005ac:	2234      	movs	r2, #52	; 0x34
 80005ae:	711a      	strb	r2, [r3, #4]
	data[5] = 0x62;		// 02H register ()
 80005b0:	4b16      	ldr	r3, [pc, #88]	; (800060c <init_lora_RX+0x88>)
 80005b2:	2262      	movs	r2, #98	; 0x62
 80005b4:	715a      	strb	r2, [r3, #5]

	HAL_UART_Transmit_IT(&huart1, data, 6);
 80005b6:	2206      	movs	r2, #6
 80005b8:	4914      	ldr	r1, [pc, #80]	; (800060c <init_lora_RX+0x88>)
 80005ba:	4815      	ldr	r0, [pc, #84]	; (8000610 <init_lora_RX+0x8c>)
 80005bc:	f005 fcdb 	bl	8005f76 <HAL_UART_Transmit_IT>
	HAL_Delay(100);
 80005c0:	2064      	movs	r0, #100	; 0x64
 80005c2:	f002 feb3 	bl	800332c <HAL_Delay>

	memset(data, 0, sizeof(data));
 80005c6:	220a      	movs	r2, #10
 80005c8:	2100      	movs	r1, #0
 80005ca:	4810      	ldr	r0, [pc, #64]	; (800060c <init_lora_RX+0x88>)
 80005cc:	f006 f978 	bl	80068c0 <memset>
	// Set WOR Cycle
	data[0] = 0xC0;		// 0xC0 - Set register command
 80005d0:	4b0e      	ldr	r3, [pc, #56]	; (800060c <init_lora_RX+0x88>)
 80005d2:	22c0      	movs	r2, #192	; 0xc0
 80005d4:	701a      	strb	r2, [r3, #0]
	data[1] = 0x05;		// Starting address
 80005d6:	4b0d      	ldr	r3, [pc, #52]	; (800060c <init_lora_RX+0x88>)
 80005d8:	2205      	movs	r2, #5
 80005da:	705a      	strb	r2, [r3, #1]
	data[2] = 0x01;		// Length
 80005dc:	4b0b      	ldr	r3, [pc, #44]	; (800060c <init_lora_RX+0x88>)
 80005de:	2201      	movs	r2, #1
 80005e0:	709a      	strb	r2, [r3, #2]
	data[3] = 0x00;		// set WOR Cycle 500ms
 80005e2:	4b0a      	ldr	r3, [pc, #40]	; (800060c <init_lora_RX+0x88>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	70da      	strb	r2, [r3, #3]
	HAL_UART_Transmit_IT(&huart1, data, 4);
 80005e8:	2204      	movs	r2, #4
 80005ea:	4908      	ldr	r1, [pc, #32]	; (800060c <init_lora_RX+0x88>)
 80005ec:	4808      	ldr	r0, [pc, #32]	; (8000610 <init_lora_RX+0x8c>)
 80005ee:	f005 fcc2 	bl	8005f76 <HAL_UART_Transmit_IT>
	HAL_Delay(100);
 80005f2:	2064      	movs	r0, #100	; 0x64
 80005f4:	f002 fe9a 	bl	800332c <HAL_Delay>

	read_settings_from_module();
 80005f8:	f000 f80c 	bl	8000614 <read_settings_from_module>

	set_WOR_RX_mode();
 80005fc:	f000 f83a 	bl	8000674 <set_WOR_RX_mode>

	HAL_Delay(100);
 8000600:	2064      	movs	r0, #100	; 0x64
 8000602:	f002 fe93 	bl	800332c <HAL_Delay>
}
 8000606:	bf00      	nop
 8000608:	4618      	mov	r0, r3
 800060a:	bd80      	pop	{r7, pc}
 800060c:	20000104 	.word	0x20000104
 8000610:	2000064c 	.word	0x2000064c

08000614 <read_settings_from_module>:
//-------------------------------------------------------------------------------------------------
void read_settings_from_module(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
	// Turn on configuration mode
	set_config_deep_sleep_mode();
 8000618:	f000 f81a 	bl	8000650 <set_config_deep_sleep_mode>
	HAL_Delay(10);
 800061c:	200a      	movs	r0, #10
 800061e:	f002 fe85 	bl	800332c <HAL_Delay>

	static uint8_t data[10] = {0};
	// Read module address, serial port, and airspeed COMMAND
	data[0] = 0xC1;
 8000622:	4b09      	ldr	r3, [pc, #36]	; (8000648 <read_settings_from_module+0x34>)
 8000624:	22c1      	movs	r2, #193	; 0xc1
 8000626:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8000628:	4b07      	ldr	r3, [pc, #28]	; (8000648 <read_settings_from_module+0x34>)
 800062a:	2200      	movs	r2, #0
 800062c:	705a      	strb	r2, [r3, #1]
	data[2] = 0x08;
 800062e:	4b06      	ldr	r3, [pc, #24]	; (8000648 <read_settings_from_module+0x34>)
 8000630:	2208      	movs	r2, #8
 8000632:	709a      	strb	r2, [r3, #2]

	HAL_UART_Transmit_IT(&huart1, data, 3);
 8000634:	2203      	movs	r2, #3
 8000636:	4904      	ldr	r1, [pc, #16]	; (8000648 <read_settings_from_module+0x34>)
 8000638:	4804      	ldr	r0, [pc, #16]	; (800064c <read_settings_from_module+0x38>)
 800063a:	f005 fc9c 	bl	8005f76 <HAL_UART_Transmit_IT>
	HAL_Delay(100);
 800063e:	2064      	movs	r0, #100	; 0x64
 8000640:	f002 fe74 	bl	800332c <HAL_Delay>
	// Return:
	// 0xC1 0x00 0x03 0x12 0x34 0x62
	// 0x12 0x34 - Adders 1234
	// 0x62 - 9600, 8n1 and 2,4 k air data rate

	return true;
 8000644:	bf00      	nop
}
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000110 	.word	0x20000110
 800064c:	2000064c 	.word	0x2000064c

08000650 <set_config_deep_sleep_mode>:
//-------------------------------------------------------------------------------------------------
void set_config_deep_sleep_mode (void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
	// Function use for go to deep sleep and configuration mode
	// Set M0 and M1 PINs
	HAL_GPIO_WritePin(GPIOB, M0_Pin, GPIO_PIN_SET);
 8000654:	2201      	movs	r2, #1
 8000656:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800065a:	4805      	ldr	r0, [pc, #20]	; (8000670 <set_config_deep_sleep_mode+0x20>)
 800065c:	f003 f9e3 	bl	8003a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M1_Pin, GPIO_PIN_SET);
 8000660:	2201      	movs	r2, #1
 8000662:	2101      	movs	r1, #1
 8000664:	4802      	ldr	r0, [pc, #8]	; (8000670 <set_config_deep_sleep_mode+0x20>)
 8000666:	f003 f9de 	bl	8003a26 <HAL_GPIO_WritePin>
}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40010c00 	.word	0x40010c00

08000674 <set_WOR_RX_mode>:
//-------------------------------------------------------------------------------------------------
void set_WOR_RX_mode (void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
	// Set M0 and M1 PINs in WOR Receiving mode
	HAL_GPIO_WritePin(GPIOB, M0_Pin, GPIO_PIN_RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800067e:	4805      	ldr	r0, [pc, #20]	; (8000694 <set_WOR_RX_mode+0x20>)
 8000680:	f003 f9d1 	bl	8003a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M1_Pin, GPIO_PIN_SET);
 8000684:	2201      	movs	r2, #1
 8000686:	2101      	movs	r1, #1
 8000688:	4802      	ldr	r0, [pc, #8]	; (8000694 <set_WOR_RX_mode+0x20>)
 800068a:	f003 f9cc 	bl	8003a26 <HAL_GPIO_WritePin>
}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40010c00 	.word	0x40010c00

08000698 <set_WOR_TX_mode>:
//-------------------------------------------------------------------------------------------------
void set_WOR_TX_mode (void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
	// Set M0 and M1 PINs in WOR Transmitting mode
	HAL_GPIO_WritePin(GPIOB, M0_Pin, GPIO_PIN_SET);
 800069c:	2201      	movs	r2, #1
 800069e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006a2:	4805      	ldr	r0, [pc, #20]	; (80006b8 <set_WOR_TX_mode+0x20>)
 80006a4:	f003 f9bf 	bl	8003a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M1_Pin, GPIO_PIN_RESET);
 80006a8:	2200      	movs	r2, #0
 80006aa:	2101      	movs	r1, #1
 80006ac:	4802      	ldr	r0, [pc, #8]	; (80006b8 <set_WOR_TX_mode+0x20>)
 80006ae:	f003 f9ba 	bl	8003a26 <HAL_GPIO_WritePin>
}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	40010c00 	.word	0x40010c00

080006bc <NRF24L01_RX_Mode>:
		NRF24L01_Receive();
	}
}
//----------------------------------------------------------------------------------------
void NRF24L01_RX_Mode(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
  uint8_t regval=0x00;
 80006c2:	2300      	movs	r3, #0
 80006c4:	71fb      	strb	r3, [r7, #7]
  regval = NRF24_ReadReg(CONFIG);
 80006c6:	2000      	movs	r0, #0
 80006c8:	f000 fba0 	bl	8000e0c <NRF24_ReadReg>
 80006cc:	4603      	mov	r3, r0
 80006ce:	71fb      	strb	r3, [r7, #7]
  regval |= (1<<PWR_UP) | (1<<PRIM_RX);    	// Power up module. Write PWR_UP and PRIM_RX bits
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	f043 0303 	orr.w	r3, r3, #3
 80006d6:	71fb      	strb	r3, [r7, #7]
  NRF24_WriteReg(CONFIG,regval);
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	4619      	mov	r1, r3
 80006dc:	2000      	movs	r0, #0
 80006de:	f000 fbc9 	bl	8000e74 <NRF24_WriteReg>
  NRF24_WriteReg(CONFIG, 0x33);     		//  IRQ WORK  ~ 130 us
 80006e2:	2133      	movs	r1, #51	; 0x33
 80006e4:	2000      	movs	r0, #0
 80006e6:	f000 fbc5 	bl	8000e74 <NRF24_WriteReg>
  CE_SET;
 80006ea:	2201      	movs	r2, #1
 80006ec:	2108      	movs	r1, #8
 80006ee:	4807      	ldr	r0, [pc, #28]	; (800070c <NRF24L01_RX_Mode+0x50>)
 80006f0:	f003 f999 	bl	8003a26 <HAL_GPIO_WritePin>
  DelayMicro(150); // Delay 130 us
 80006f4:	2096      	movs	r0, #150	; 0x96
 80006f6:	f000 fb67 	bl	8000dc8 <DelayMicro>
  // Flush buffers
  NRF24_FlushRX();
 80006fa:	f000 fc6f 	bl	8000fdc <NRF24_FlushRX>
  NRF24_FlushTX();
 80006fe:	f000 fc8f 	bl	8001020 <NRF24_FlushTX>
}
 8000702:	bf00      	nop
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40010800 	.word	0x40010800

08000710 <NRF24L01_Receive>:
//----------------------------------------------------------------------------------------
// Function waite Low IRQ signal from NRF module
bool NRF24L01_Receive(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b088      	sub	sp, #32
 8000714:	af00      	add	r7, sp, #0
	if(rx_flag == 1)
 8000716:	4b29      	ldr	r3, [pc, #164]	; (80007bc <NRF24L01_Receive+0xac>)
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	b2db      	uxtb	r3, r3
 800071c:	2b01      	cmp	r3, #1
 800071e:	d148      	bne.n	80007b2 <NRF24L01_Receive+0xa2>
	{
		// Detect what's pipes data come from
		if(pipe == 0)
 8000720:	4b27      	ldr	r3, [pc, #156]	; (80007c0 <NRF24L01_Receive+0xb0>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d11f      	bne.n	8000768 <NRF24L01_Receive+0x58>
		{
			ssd1306_SetCursor(0, 16);
 8000728:	2110      	movs	r1, #16
 800072a:	2000      	movs	r0, #0
 800072c:	f000 ff1c 	bl	8001568 <ssd1306_SetCursor>
			char str_rx_oled_buffer_pipe_0[15] = {0};
 8000730:	2300      	movs	r3, #0
 8000732:	613b      	str	r3, [r7, #16]
 8000734:	f107 0314 	add.w	r3, r7, #20
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	f8c3 2007 	str.w	r2, [r3, #7]
			strcpy(str_rx_oled_buffer_pipe_0, "P0 data:");
 8000742:	f107 0310 	add.w	r3, r7, #16
 8000746:	4a1f      	ldr	r2, [pc, #124]	; (80007c4 <NRF24L01_Receive+0xb4>)
 8000748:	ca07      	ldmia	r2, {r0, r1, r2}
 800074a:	c303      	stmia	r3!, {r0, r1}
 800074c:	701a      	strb	r2, [r3, #0]
			strcat(str_rx_oled_buffer_pipe_0, RX_BUF);
 800074e:	f107 0310 	add.w	r3, r7, #16
 8000752:	491d      	ldr	r1, [pc, #116]	; (80007c8 <NRF24L01_Receive+0xb8>)
 8000754:	4618      	mov	r0, r3
 8000756:	f006 f991 	bl	8006a7c <strcat>
			ssd1306_WriteString(str_rx_oled_buffer_pipe_0,  Font_7x10, White);
 800075a:	4a1c      	ldr	r2, [pc, #112]	; (80007cc <NRF24L01_Receive+0xbc>)
 800075c:	f107 0010 	add.w	r0, r7, #16
 8000760:	2301      	movs	r3, #1
 8000762:	ca06      	ldmia	r2, {r1, r2}
 8000764:	f000 feda 	bl	800151c <ssd1306_WriteString>
		}
		if(pipe == 1)
 8000768:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <NRF24L01_Receive+0xb0>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d11b      	bne.n	80007a8 <NRF24L01_Receive+0x98>
		{
			ssd1306_SetCursor(0, 26);
 8000770:	211a      	movs	r1, #26
 8000772:	2000      	movs	r0, #0
 8000774:	f000 fef8 	bl	8001568 <ssd1306_SetCursor>
			char str_rx_oled_buffer_pipe_1[15] = {0};
 8000778:	2300      	movs	r3, #0
 800077a:	603b      	str	r3, [r7, #0]
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	f8c3 2007 	str.w	r2, [r3, #7]
			strcpy(str_rx_oled_buffer_pipe_1, "P1 data:");
 8000788:	463b      	mov	r3, r7
 800078a:	4a11      	ldr	r2, [pc, #68]	; (80007d0 <NRF24L01_Receive+0xc0>)
 800078c:	ca07      	ldmia	r2, {r0, r1, r2}
 800078e:	c303      	stmia	r3!, {r0, r1}
 8000790:	701a      	strb	r2, [r3, #0]
			strcat(str_rx_oled_buffer_pipe_1, RX_BUF);
 8000792:	463b      	mov	r3, r7
 8000794:	490c      	ldr	r1, [pc, #48]	; (80007c8 <NRF24L01_Receive+0xb8>)
 8000796:	4618      	mov	r0, r3
 8000798:	f006 f970 	bl	8006a7c <strcat>
			ssd1306_WriteString(str_rx_oled_buffer_pipe_1,  Font_7x10, White);
 800079c:	4a0b      	ldr	r2, [pc, #44]	; (80007cc <NRF24L01_Receive+0xbc>)
 800079e:	4638      	mov	r0, r7
 80007a0:	2301      	movs	r3, #1
 80007a2:	ca06      	ldmia	r2, {r1, r2}
 80007a4:	f000 feba 	bl	800151c <ssd1306_WriteString>
		}
		// Print RX data on OLED
		ssd1306_UpdateScreen();
 80007a8:	f000 fda8 	bl	80012fc <ssd1306_UpdateScreen>
		rx_flag = 0;
 80007ac:	4b03      	ldr	r3, [pc, #12]	; (80007bc <NRF24L01_Receive+0xac>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	701a      	strb	r2, [r3, #0]
	}
}
 80007b2:	bf00      	nop
 80007b4:	4618      	mov	r0, r3
 80007b6:	3720      	adds	r7, #32
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	20000126 	.word	0x20000126
 80007c0:	2000014c 	.word	0x2000014c
 80007c4:	08007240 	.word	0x08007240
 80007c8:	2000011c 	.word	0x2000011c
 80007cc:	20000014 	.word	0x20000014
 80007d0:	0800724c 	.word	0x0800724c

080007d4 <NRF24_init_RX_mode>:
//----------------------------------------------------------------------------------------
void NRF24_init_RX_mode(void)                  // RECEIVE
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
	reset_nrf24l01();	// <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
 80007d8:	f000 fc84 	bl	80010e4 <reset_nrf24l01>

	tx_or_rx_mode = rx_mode;		// For block interrupt HAL_GPIO_EXTI_Callback
 80007dc:	4b2a      	ldr	r3, [pc, #168]	; (8000888 <NRF24_init_RX_mode+0xb4>)
 80007de:	781a      	ldrb	r2, [r3, #0]
 80007e0:	4b2a      	ldr	r3, [pc, #168]	; (800088c <NRF24_init_RX_mode+0xb8>)
 80007e2:	701a      	strb	r2, [r3, #0]

	CE_RESET;
 80007e4:	2200      	movs	r2, #0
 80007e6:	2108      	movs	r1, #8
 80007e8:	4829      	ldr	r0, [pc, #164]	; (8000890 <NRF24_init_RX_mode+0xbc>)
 80007ea:	f003 f91c 	bl	8003a26 <HAL_GPIO_WritePin>
	DelayMicro(5000);
 80007ee:	f241 3088 	movw	r0, #5000	; 0x1388
 80007f2:	f000 fae9 	bl	8000dc8 <DelayMicro>

	NRF24_WriteReg(CONFIG, 0x0a); // Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter) 0b 0000 1010
 80007f6:	210a      	movs	r1, #10
 80007f8:	2000      	movs	r0, #0
 80007fa:	f000 fb3b 	bl	8000e74 <NRF24_WriteReg>

	DelayMicro(5000);
 80007fe:	f241 3088 	movw	r0, #5000	; 0x1388
 8000802:	f000 fae1 	bl	8000dc8 <DelayMicro>

	NRF24_WriteReg(EN_AA, 0x03); 			// Enable Pipe0 and Pipe1
 8000806:	2103      	movs	r1, #3
 8000808:	2001      	movs	r0, #1
 800080a:	f000 fb33 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x03); 		// Enable Pipe0 and Pipe1
 800080e:	2103      	movs	r1, #3
 8000810:	2002      	movs	r0, #2
 8000812:	f000 fb2f 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 8000816:	2101      	movs	r1, #1
 8000818:	2003      	movs	r0, #3
 800081a:	f000 fb2b 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_RETR, 0x5F); 		// 1500us, 15 retrans
 800081e:	215f      	movs	r1, #95	; 0x5f
 8000820:	2004      	movs	r0, #4
 8000822:	f000 fb27 	bl	8000e74 <NRF24_WriteReg>
	NRF24_ToggleFeatures();					// Send activated command
 8000826:	f000 fb53 	bl	8000ed0 <NRF24_ToggleFeatures>
	NRF24_WriteReg(FEATURE, 0);				// Turn off all FEATURE register
 800082a:	2100      	movs	r1, #0
 800082c:	201d      	movs	r0, #29
 800082e:	f000 fb21 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0); 				// Turn off all payload length data pipe
 8000832:	2100      	movs	r1, #0
 8000834:	201c      	movs	r0, #28
 8000836:	f000 fb1d 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(STATUS_NRF, 0x70); 		// Reset flags for IRQ
 800083a:	2170      	movs	r1, #112	; 0x70
 800083c:	2007      	movs	r0, #7
 800083e:	f000 fb19 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76); 				// Frequency = 2476 MHz  // was 76
 8000842:	214c      	movs	r1, #76	; 0x4c
 8000844:	2005      	movs	r0, #5
 8000846:	f000 fb15 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(RF_SETUP, 0x26); 	    // TX_PWR:0dBm, Datarate:250kbps
 800084a:	2126      	movs	r1, #38	; 0x26
 800084c:	2006      	movs	r0, #6
 800084e:	f000 fb11 	bl	8000e74 <NRF24_WriteReg>

	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS_0, TX_ADR_WIDTH);		//	set up Transmit address. Used for a PTX device only.
 8000852:	2203      	movs	r2, #3
 8000854:	490f      	ldr	r1, [pc, #60]	; (8000894 <NRF24_init_RX_mode+0xc0>)
 8000856:	2010      	movs	r0, #16
 8000858:	f000 fb8e 	bl	8000f78 <NRF24_Write_Buf>

	NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS_0, TX_ADR_WIDTH);    // Set up pipe 0 address
 800085c:	2203      	movs	r2, #3
 800085e:	490d      	ldr	r1, [pc, #52]	; (8000894 <NRF24_init_RX_mode+0xc0>)
 8000860:	200a      	movs	r0, #10
 8000862:	f000 fb89 	bl	8000f78 <NRF24_Write_Buf>
	NRF24_Write_Buf(RX_ADDR_P1, TX_ADDRESS_1, TX_ADR_WIDTH);    // Set up pipe 1 address
 8000866:	2203      	movs	r2, #3
 8000868:	490b      	ldr	r1, [pc, #44]	; (8000898 <NRF24_init_RX_mode+0xc4>)
 800086a:	200b      	movs	r0, #11
 800086c:	f000 fb84 	bl	8000f78 <NRF24_Write_Buf>

	NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);				 //Number of bytes in RX pipe 0
 8000870:	210a      	movs	r1, #10
 8000872:	2011      	movs	r0, #17
 8000874:	f000 fafe 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(RX_PW_P1, TX_PLOAD_WIDTH);				 //Number of bytes in RX pipe 1
 8000878:	210a      	movs	r1, #10
 800087a:	2012      	movs	r0, #18
 800087c:	f000 fafa 	bl	8000e74 <NRF24_WriteReg>

	NRF24L01_RX_Mode();
 8000880:	f7ff ff1c 	bl	80006bc <NRF24L01_RX_Mode>
}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}
 8000888:	2000011a 	.word	0x2000011a
 800088c:	20000003 	.word	0x20000003
 8000890:	40010800 	.word	0x40010800
 8000894:	20000004 	.word	0x20000004
 8000898:	20000008 	.word	0x20000008

0800089c <IRQ_Callback>:

//----------------------------------------------------------------------------------------
// Callback generate when stm32 get falling  signal from IRQ pin (NRF module show that it has data in buffer)
void IRQ_Callback(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
	uint8_t status=0x01;
 80008a2:	2301      	movs	r3, #1
 80008a4:	71fb      	strb	r3, [r7, #7]
	uint16_t dt=0;
 80008a6:	2300      	movs	r3, #0
 80008a8:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80008aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ae:	4814      	ldr	r0, [pc, #80]	; (8000900 <IRQ_Callback+0x64>)
 80008b0:	f003 f8d1 	bl	8003a56 <HAL_GPIO_TogglePin>

	DelayMicro(10);
 80008b4:	200a      	movs	r0, #10
 80008b6:	f000 fa87 	bl	8000dc8 <DelayMicro>

	status = NRF24_ReadReg(STATUS_NRF);
 80008ba:	2007      	movs	r0, #7
 80008bc:	f000 faa6 	bl	8000e0c <NRF24_ReadReg>
 80008c0:	4603      	mov	r3, r0
 80008c2:	71fb      	strb	r3, [r7, #7]
	if(status & 0x40)									    //	Flag: Data ready in FIFO  (Check RX_DR flag)
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d013      	beq.n	80008f6 <IRQ_Callback+0x5a>
	{
		pipe = (status>>1) & 0x07;
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	f003 0307 	and.w	r3, r3, #7
 80008d8:	b2da      	uxtb	r2, r3
 80008da:	4b0a      	ldr	r3, [pc, #40]	; (8000904 <IRQ_Callback+0x68>)
 80008dc:	701a      	strb	r2, [r3, #0]
		NRF24_Read_Buf(RD_RX_PLOAD,RX_BUF,TX_PLOAD_WIDTH);
 80008de:	220a      	movs	r2, #10
 80008e0:	4909      	ldr	r1, [pc, #36]	; (8000908 <IRQ_Callback+0x6c>)
 80008e2:	2061      	movs	r0, #97	; 0x61
 80008e4:	f000 fb1e 	bl	8000f24 <NRF24_Read_Buf>
		NRF24_WriteReg(STATUS_NRF, 0x40);					// For turn down interrupt in nrf module
 80008e8:	2140      	movs	r1, #64	; 0x40
 80008ea:	2007      	movs	r0, #7
 80008ec:	f000 fac2 	bl	8000e74 <NRF24_WriteReg>
		rx_flag = 1;
 80008f0:	4b06      	ldr	r3, [pc, #24]	; (800090c <IRQ_Callback+0x70>)
 80008f2:	2201      	movs	r2, #1
 80008f4:	701a      	strb	r2, [r3, #0]
	}
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40011000 	.word	0x40011000
 8000904:	2000014c 	.word	0x2000014c
 8000908:	2000011c 	.word	0x2000011c
 800090c:	20000126 	.word	0x20000126

08000910 <NRF24L01_RX_Mode_for_TX_mode>:
		NRF24L01_Transmission();
	}
}
//----------------------------------------------------------------------------------------
void NRF24L01_RX_Mode_for_TX_mode(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
  uint8_t regval=0x00;
 8000916:	2300      	movs	r3, #0
 8000918:	71fb      	strb	r3, [r7, #7]
  regval = NRF24_ReadReg(CONFIG);
 800091a:	2000      	movs	r0, #0
 800091c:	f000 fa76 	bl	8000e0c <NRF24_ReadReg>
 8000920:	4603      	mov	r3, r0
 8000922:	71fb      	strb	r3, [r7, #7]
  regval |= (1<<PWR_UP)|(1<<PRIM_RX);	 // Power up module. Write PWR_UP и PRIM_RX bits
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	f043 0303 	orr.w	r3, r3, #3
 800092a:	71fb      	strb	r3, [r7, #7]
  NRF24_WriteReg(CONFIG,regval);
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	4619      	mov	r1, r3
 8000930:	2000      	movs	r0, #0
 8000932:	f000 fa9f 	bl	8000e74 <NRF24_WriteReg>
  CE_SET;
 8000936:	2201      	movs	r2, #1
 8000938:	2108      	movs	r1, #8
 800093a:	4807      	ldr	r0, [pc, #28]	; (8000958 <NRF24L01_RX_Mode_for_TX_mode+0x48>)
 800093c:	f003 f873 	bl	8003a26 <HAL_GPIO_WritePin>
  DelayMicro(150);						 // Delay 130 us
 8000940:	2096      	movs	r0, #150	; 0x96
 8000942:	f000 fa41 	bl	8000dc8 <DelayMicro>
  // Flush buffers
  NRF24_FlushRX();
 8000946:	f000 fb49 	bl	8000fdc <NRF24_FlushRX>
  NRF24_FlushTX();
 800094a:	f000 fb69 	bl	8001020 <NRF24_FlushTX>
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40010800 	.word	0x40010800

0800095c <NRF24_init_TX_mode>:
//----------------------------------------------------------------------------------------
void NRF24_init_TX_mode(void)    // TRANSMITTER
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
	reset_nrf24l01();	// <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
 8000960:	f000 fbc0 	bl	80010e4 <reset_nrf24l01>

	tx_or_rx_mode = tx_mode;		// For block interrupt HAL_GPIO_EXTI_Callback
 8000964:	4b27      	ldr	r3, [pc, #156]	; (8000a04 <NRF24_init_TX_mode+0xa8>)
 8000966:	781a      	ldrb	r2, [r3, #0]
 8000968:	4b27      	ldr	r3, [pc, #156]	; (8000a08 <NRF24_init_TX_mode+0xac>)
 800096a:	701a      	strb	r2, [r3, #0]

	CE_RESET;
 800096c:	2200      	movs	r2, #0
 800096e:	2108      	movs	r1, #8
 8000970:	4826      	ldr	r0, [pc, #152]	; (8000a0c <NRF24_init_TX_mode+0xb0>)
 8000972:	f003 f858 	bl	8003a26 <HAL_GPIO_WritePin>
	DelayMicro(5000);
 8000976:	f241 3088 	movw	r0, #5000	; 0x1388
 800097a:	f000 fa25 	bl	8000dc8 <DelayMicro>

	NRF24_WriteReg(CONFIG, 0x0a); 			// Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter)
 800097e:	210a      	movs	r1, #10
 8000980:	2000      	movs	r0, #0
 8000982:	f000 fa77 	bl	8000e74 <NRF24_WriteReg>

	DelayMicro(5000);
 8000986:	f241 3088 	movw	r0, #5000	; 0x1388
 800098a:	f000 fa1d 	bl	8000dc8 <DelayMicro>

	NRF24_WriteReg(EN_AA, 0x01); 			// Enable Pipe0
 800098e:	2101      	movs	r1, #1
 8000990:	2001      	movs	r0, #1
 8000992:	f000 fa6f 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x01); 		// Enable Pipe0
 8000996:	2101      	movs	r1, #1
 8000998:	2002      	movs	r0, #2
 800099a:	f000 fa6b 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 800099e:	2101      	movs	r1, #1
 80009a0:	2003      	movs	r0, #3
 80009a2:	f000 fa67 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_RETR, 0x5F); 		// 1500us, 15 retrans
 80009a6:	215f      	movs	r1, #95	; 0x5f
 80009a8:	2004      	movs	r0, #4
 80009aa:	f000 fa63 	bl	8000e74 <NRF24_WriteReg>
	NRF24_ToggleFeatures();
 80009ae:	f000 fa8f 	bl	8000ed0 <NRF24_ToggleFeatures>
	NRF24_WriteReg(FEATURE, 0);
 80009b2:	2100      	movs	r1, #0
 80009b4:	201d      	movs	r0, #29
 80009b6:	f000 fa5d 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0);
 80009ba:	2100      	movs	r1, #0
 80009bc:	201c      	movs	r0, #28
 80009be:	f000 fa59 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(STATUS_NRF, 0x70); 		// Reset flags for IRQ
 80009c2:	2170      	movs	r1, #112	; 0x70
 80009c4:	2007      	movs	r0, #7
 80009c6:	f000 fa55 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76); 				// Frequency = 2476 MHz
 80009ca:	214c      	movs	r1, #76	; 0x4c
 80009cc:	2005      	movs	r0, #5
 80009ce:	f000 fa51 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(RF_SETUP, 0x26);  		// TX_PWR:0dBm, Datarate:250kbps
 80009d2:	2126      	movs	r1, #38	; 0x26
 80009d4:	2006      	movs	r0, #6
 80009d6:	f000 fa4d 	bl	8000e74 <NRF24_WriteReg>

	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);			// Write TX address
 80009da:	2203      	movs	r2, #3
 80009dc:	490c      	ldr	r1, [pc, #48]	; (8000a10 <NRF24_init_TX_mode+0xb4>)
 80009de:	2010      	movs	r0, #16
 80009e0:	f000 faca 	bl	8000f78 <NRF24_Write_Buf>

	NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS, TX_ADR_WIDTH);		// Set up pipe 0 address
 80009e4:	2203      	movs	r2, #3
 80009e6:	490a      	ldr	r1, [pc, #40]	; (8000a10 <NRF24_init_TX_mode+0xb4>)
 80009e8:	200a      	movs	r0, #10
 80009ea:	f000 fac5 	bl	8000f78 <NRF24_Write_Buf>
	NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);				 	// Number of bytes in TX buffer
 80009ee:	210a      	movs	r1, #10
 80009f0:	2011      	movs	r0, #17
 80009f2:	f000 fa3f 	bl	8000e74 <NRF24_WriteReg>

	NRF24L01_RX_Mode_for_TX_mode();
 80009f6:	f7ff ff8b 	bl	8000910 <NRF24L01_RX_Mode_for_TX_mode>

	read_config_registers();	// For debug
 80009fa:	f000 fb33 	bl	8001064 <read_config_registers>
}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000002 	.word	0x20000002
 8000a08:	20000003 	.word	0x20000003
 8000a0c:	40010800 	.word	0x40010800
 8000a10:	2000000c 	.word	0x2000000c

08000a14 <NRF24L01_TX_Mode>:
//----------------------------------------------------------------------------------------
void NRF24L01_TX_Mode(uint8_t *pBuf)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);
 8000a1c:	2203      	movs	r2, #3
 8000a1e:	4908      	ldr	r1, [pc, #32]	; (8000a40 <NRF24L01_TX_Mode+0x2c>)
 8000a20:	2010      	movs	r0, #16
 8000a22:	f000 faa9 	bl	8000f78 <NRF24_Write_Buf>
  CE_RESET;
 8000a26:	2200      	movs	r2, #0
 8000a28:	2108      	movs	r1, #8
 8000a2a:	4806      	ldr	r0, [pc, #24]	; (8000a44 <NRF24L01_TX_Mode+0x30>)
 8000a2c:	f002 fffb 	bl	8003a26 <HAL_GPIO_WritePin>
  // Flush buffers
  NRF24_FlushRX();
 8000a30:	f000 fad4 	bl	8000fdc <NRF24_FlushRX>
  NRF24_FlushTX();
 8000a34:	f000 faf4 	bl	8001020 <NRF24_FlushTX>
}
 8000a38:	bf00      	nop
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	2000000c 	.word	0x2000000c
 8000a44:	40010800 	.word	0x40010800

08000a48 <NRF24_Transmit>:
//----------------------------------------------------------------------------------------
void NRF24_Transmit(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	6039      	str	r1, [r7, #0]
 8000a52:	71fb      	strb	r3, [r7, #7]
 8000a54:	4613      	mov	r3, r2
 8000a56:	71bb      	strb	r3, [r7, #6]
  CE_RESET;
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2108      	movs	r1, #8
 8000a5c:	4813      	ldr	r0, [pc, #76]	; (8000aac <NRF24_Transmit+0x64>)
 8000a5e:	f002 ffe2 	bl	8003a26 <HAL_GPIO_WritePin>
  CS_ON;
 8000a62:	2200      	movs	r2, #0
 8000a64:	2110      	movs	r1, #16
 8000a66:	4811      	ldr	r0, [pc, #68]	; (8000aac <NRF24_Transmit+0x64>)
 8000a68:	f002 ffdd 	bl	8003a26 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);	//Send address in NRF module
 8000a6c:	1df9      	adds	r1, r7, #7
 8000a6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a72:	2201      	movs	r2, #1
 8000a74:	480e      	ldr	r0, [pc, #56]	; (8000ab0 <NRF24_Transmit+0x68>)
 8000a76:	f004 f917 	bl	8004ca8 <HAL_SPI_Transmit>
  DelayMicro(1);
 8000a7a:	2001      	movs	r0, #1
 8000a7c:	f000 f9a4 	bl	8000dc8 <DelayMicro>
  HAL_SPI_Transmit(&hspi1,pBuf,bytes,1000); //Send buff in NRF module
 8000a80:	79bb      	ldrb	r3, [r7, #6]
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a88:	6839      	ldr	r1, [r7, #0]
 8000a8a:	4809      	ldr	r0, [pc, #36]	; (8000ab0 <NRF24_Transmit+0x68>)
 8000a8c:	f004 f90c 	bl	8004ca8 <HAL_SPI_Transmit>
  CS_OFF;
 8000a90:	2201      	movs	r2, #1
 8000a92:	2110      	movs	r1, #16
 8000a94:	4805      	ldr	r0, [pc, #20]	; (8000aac <NRF24_Transmit+0x64>)
 8000a96:	f002 ffc6 	bl	8003a26 <HAL_GPIO_WritePin>
  CE_SET;
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	2108      	movs	r1, #8
 8000a9e:	4803      	ldr	r0, [pc, #12]	; (8000aac <NRF24_Transmit+0x64>)
 8000aa0:	f002 ffc1 	bl	8003a26 <HAL_GPIO_WritePin>
}
 8000aa4:	bf00      	nop
 8000aa6:	3708      	adds	r7, #8
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	40010800 	.word	0x40010800
 8000ab0:	200006d8 	.word	0x200006d8

08000ab4 <NRF24L01_Send>:
//----------------------------------------------------------------------------------------
uint8_t NRF24L01_Send(uint8_t *pBuf)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint8_t status=0x00, regval=0x00;
 8000abc:	2300      	movs	r3, #0
 8000abe:	73fb      	strb	r3, [r7, #15]
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	73bb      	strb	r3, [r7, #14]
  NRF24L01_TX_Mode(pBuf);
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f7ff ffa5 	bl	8000a14 <NRF24L01_TX_Mode>

  regval = NRF24_ReadReg(CONFIG);
 8000aca:	2000      	movs	r0, #0
 8000acc:	f000 f99e 	bl	8000e0c <NRF24_ReadReg>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	73bb      	strb	r3, [r7, #14]

  // If module in sleep mode, wake up it send PWR_UP and PRIM_RX bits in CONFIG
  regval |= (1<<PWR_UP);			// Set power up
 8000ad4:	7bbb      	ldrb	r3, [r7, #14]
 8000ad6:	f043 0302 	orr.w	r3, r3, #2
 8000ada:	73bb      	strb	r3, [r7, #14]
  regval &= ~(1<<PRIM_RX);			// Set TX mode
 8000adc:	7bbb      	ldrb	r3, [r7, #14]
 8000ade:	f023 0301 	bic.w	r3, r3, #1
 8000ae2:	73bb      	strb	r3, [r7, #14]
  NRF24_WriteReg(CONFIG,regval);
 8000ae4:	7bbb      	ldrb	r3, [r7, #14]
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f000 f9c3 	bl	8000e74 <NRF24_WriteReg>
  DelayMicro(150); 					// Delay more then 130 us
 8000aee:	2096      	movs	r0, #150	; 0x96
 8000af0:	f000 f96a 	bl	8000dc8 <DelayMicro>
  NRF24_Transmit(WR_TX_PLOAD, pBuf, TX_PLOAD_WIDTH);	// Send data
 8000af4:	220a      	movs	r2, #10
 8000af6:	6879      	ldr	r1, [r7, #4]
 8000af8:	20a0      	movs	r0, #160	; 0xa0
 8000afa:	f7ff ffa5 	bl	8000a48 <NRF24_Transmit>

  CE_SET;
 8000afe:	2201      	movs	r2, #1
 8000b00:	2108      	movs	r1, #8
 8000b02:	481c      	ldr	r0, [pc, #112]	; (8000b74 <NRF24L01_Send+0xc0>)
 8000b04:	f002 ff8f 	bl	8003a26 <HAL_GPIO_WritePin>
  DelayMicro(15); 					//minimum 10us high pulse (Page 21)
 8000b08:	200f      	movs	r0, #15
 8000b0a:	f000 f95d 	bl	8000dc8 <DelayMicro>
  CE_RESET;
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2108      	movs	r1, #8
 8000b12:	4818      	ldr	r0, [pc, #96]	; (8000b74 <NRF24L01_Send+0xc0>)
 8000b14:	f002 ff87 	bl	8003a26 <HAL_GPIO_WritePin>

  // Waiting interrupt signal from IRQ
  while((GPIO_PinState)IRQ == GPIO_PIN_SET){}
 8000b18:	bf00      	nop
 8000b1a:	2104      	movs	r1, #4
 8000b1c:	4815      	ldr	r0, [pc, #84]	; (8000b74 <NRF24L01_Send+0xc0>)
 8000b1e:	f002 ff6b 	bl	80039f8 <HAL_GPIO_ReadPin>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b01      	cmp	r3, #1
 8000b26:	d0f8      	beq.n	8000b1a <NRF24L01_Send+0x66>

  status = NRF24_ReadReg(STATUS_NRF);		// Read status sent data to RX
 8000b28:	2007      	movs	r0, #7
 8000b2a:	f000 f96f 	bl	8000e0c <NRF24_ReadReg>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	73fb      	strb	r3, [r7, #15]
  if(status & TX_DS) 	     //TX_DS == 0x20   // When transmitted data was receive, and we take back ACK answer
 8000b32:	7bfb      	ldrb	r3, [r7, #15]
 8000b34:	f003 0320 	and.w	r3, r3, #32
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d004      	beq.n	8000b46 <NRF24L01_Send+0x92>
  {
      NRF24_WriteReg(STATUS_NRF, 0x20);
 8000b3c:	2120      	movs	r1, #32
 8000b3e:	2007      	movs	r0, #7
 8000b40:	f000 f998 	bl	8000e74 <NRF24_WriteReg>
 8000b44:	e00a      	b.n	8000b5c <NRF24L01_Send+0xa8>
  }
  else if(status & MAX_RT)   //MAX_RT == 0x10  // Retransmeet data flag
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
 8000b48:	f003 0310 	and.w	r3, r3, #16
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d005      	beq.n	8000b5c <NRF24L01_Send+0xa8>
  {

    NRF24_WriteReg(STATUS_NRF, 0x10);
 8000b50:	2110      	movs	r1, #16
 8000b52:	2007      	movs	r0, #7
 8000b54:	f000 f98e 	bl	8000e74 <NRF24_WriteReg>
    NRF24_FlushTX();
 8000b58:	f000 fa62 	bl	8001020 <NRF24_FlushTX>
  }

  regval = NRF24_ReadReg(OBSERVE_TX);   // Return Count lost packets and count transmitted packets
 8000b5c:	2008      	movs	r0, #8
 8000b5e:	f000 f955 	bl	8000e0c <NRF24_ReadReg>
 8000b62:	4603      	mov	r3, r0
 8000b64:	73bb      	strb	r3, [r7, #14]

  // Switch on RX mode

  NRF24L01_RX_Mode_for_TX_mode();
 8000b66:	f7ff fed3 	bl	8000910 <NRF24L01_RX_Mode_for_TX_mode>

  return regval;
 8000b6a:	7bbb      	ldrb	r3, [r7, #14]
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3710      	adds	r7, #16
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40010800 	.word	0x40010800

08000b78 <NRF24L01_Transmission>:
//----------------------------------------------------------------------------------------
void NRF24L01_Transmission(void)
{
 8000b78:	b590      	push	{r4, r7, lr}
 8000b7a:	b095      	sub	sp, #84	; 0x54
 8000b7c:	af00      	add	r7, sp, #0
	char ctr[5] = {0};
 8000b7e:	2300      	movs	r3, #0
 8000b80:	64bb      	str	r3, [r7, #72]	; 0x48
 8000b82:	2300      	movs	r3, #0
 8000b84:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	char ctr_buf[5] = {0};
 8000b88:	2300      	movs	r3, #0
 8000b8a:	643b      	str	r3, [r7, #64]	; 0x40
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

	// Test transmit data

//	while(1)
//	{
		uint8_t buf2[20]={0};
 8000b92:	2300      	movs	r3, #0
 8000b94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b96:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	601a      	str	r2, [r3, #0]
 8000b9e:	605a      	str	r2, [r3, #4]
 8000ba0:	609a      	str	r2, [r3, #8]
 8000ba2:	60da      	str	r2, [r3, #12]
		sprintf(buf2, "%d", test_data);
 8000ba4:	4b7c      	ldr	r3, [pc, #496]	; (8000d98 <NRF24L01_Transmission+0x220>)
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bac:	497b      	ldr	r1, [pc, #492]	; (8000d9c <NRF24L01_Transmission+0x224>)
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f005 ff44 	bl	8006a3c <siprintf>

		// Print transmit data
		uint8_t test[25] = {0};
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	613b      	str	r3, [r7, #16]
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
 8000bc8:	751a      	strb	r2, [r3, #20]
		uint8_t test_i[10] = {0};
 8000bca:	2300      	movs	r3, #0
 8000bcc:	607b      	str	r3, [r7, #4]
 8000bce:	f107 0308 	add.w	r3, r7, #8
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	809a      	strh	r2, [r3, #4]

		ssd1306_SetCursor(0, 16);
 8000bd8:	2110      	movs	r1, #16
 8000bda:	2000      	movs	r0, #0
 8000bdc:	f000 fcc4 	bl	8001568 <ssd1306_SetCursor>
		strcpy(test, "Data:");
 8000be0:	f107 0310 	add.w	r3, r7, #16
 8000be4:	4a6e      	ldr	r2, [pc, #440]	; (8000da0 <NRF24L01_Transmission+0x228>)
 8000be6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bea:	6018      	str	r0, [r3, #0]
 8000bec:	3304      	adds	r3, #4
 8000bee:	8019      	strh	r1, [r3, #0]

		ssd1306_WriteString(test,  Font_7x10, White);
 8000bf0:	4a6c      	ldr	r2, [pc, #432]	; (8000da4 <NRF24L01_Transmission+0x22c>)
 8000bf2:	f107 0010 	add.w	r0, r7, #16
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	ca06      	ldmia	r2, {r1, r2}
 8000bfa:	f000 fc8f 	bl	800151c <ssd1306_WriteString>

		dt = NRF24L01_Send(buf2);						// Transmit data
 8000bfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c02:	4618      	mov	r0, r3
 8000c04:	f7ff ff56 	bl	8000ab4 <NRF24L01_Send>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	4b66      	ldr	r3, [pc, #408]	; (8000da8 <NRF24L01_Transmission+0x230>)
 8000c0e:	701a      	strb	r2, [r3, #0]

		strcat(test, buf2);
 8000c10:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000c14:	f107 0310 	add.w	r3, r7, #16
 8000c18:	4611      	mov	r1, r2
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f005 ff2e 	bl	8006a7c <strcat>
		ssd1306_WriteString(test,  Font_7x10, White);
 8000c20:	4a60      	ldr	r2, [pc, #384]	; (8000da4 <NRF24L01_Transmission+0x22c>)
 8000c22:	f107 0010 	add.w	r0, r7, #16
 8000c26:	2301      	movs	r3, #1
 8000c28:	ca06      	ldmia	r2, {r1, r2}
 8000c2a:	f000 fc77 	bl	800151c <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000c2e:	f000 fb65 	bl	80012fc <ssd1306_UpdateScreen>

		//dt = NRF24L01_Send(buf2);						// Transmit data

		retr_cnt = dt & 0xF;
 8000c32:	4b5d      	ldr	r3, [pc, #372]	; (8000da8 <NRF24L01_Transmission+0x230>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	f003 030f 	and.w	r3, r3, #15
 8000c3a:	b2da      	uxtb	r2, r3
 8000c3c:	4b5b      	ldr	r3, [pc, #364]	; (8000dac <NRF24L01_Transmission+0x234>)
 8000c3e:	701a      	strb	r2, [r3, #0]
		retr_cnt_full += retr_cnt;
 8000c40:	4b5a      	ldr	r3, [pc, #360]	; (8000dac <NRF24L01_Transmission+0x234>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	461a      	mov	r2, r3
 8000c46:	4b5a      	ldr	r3, [pc, #360]	; (8000db0 <NRF24L01_Transmission+0x238>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	4a58      	ldr	r2, [pc, #352]	; (8000db0 <NRF24L01_Transmission+0x238>)
 8000c4e:	6013      	str	r3, [r2, #0]

		// Print transmit counter
		memset(test, 0, sizeof(test));
 8000c50:	f107 0310 	add.w	r3, r7, #16
 8000c54:	2219      	movs	r2, #25
 8000c56:	2100      	movs	r1, #0
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f005 fe31 	bl	80068c0 <memset>
		memset(test_i, 0, sizeof(test_i));
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	220a      	movs	r2, #10
 8000c62:	2100      	movs	r1, #0
 8000c64:	4618      	mov	r0, r3
 8000c66:	f005 fe2b 	bl	80068c0 <memset>

		ssd1306_SetCursor(0, 26);
 8000c6a:	211a      	movs	r1, #26
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f000 fc7b 	bl	8001568 <ssd1306_SetCursor>
		strcpy(test, "Conut trans:");
 8000c72:	f107 0310 	add.w	r3, r7, #16
 8000c76:	4a4f      	ldr	r2, [pc, #316]	; (8000db4 <NRF24L01_Transmission+0x23c>)
 8000c78:	461c      	mov	r4, r3
 8000c7a:	4613      	mov	r3, r2
 8000c7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c7e:	c407      	stmia	r4!, {r0, r1, r2}
 8000c80:	7023      	strb	r3, [r4, #0]
		// number in string
		itoa(i, test_i, 10);
 8000c82:	4b4d      	ldr	r3, [pc, #308]	; (8000db8 <NRF24L01_Transmission+0x240>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	1d39      	adds	r1, r7, #4
 8000c88:	220a      	movs	r2, #10
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f005 fe08 	bl	80068a0 <itoa>
		strcat(test, test_i);
 8000c90:	1d3a      	adds	r2, r7, #4
 8000c92:	f107 0310 	add.w	r3, r7, #16
 8000c96:	4611      	mov	r1, r2
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f005 feef 	bl	8006a7c <strcat>
		ssd1306_WriteString(test,  Font_7x10, White);
 8000c9e:	4a41      	ldr	r2, [pc, #260]	; (8000da4 <NRF24L01_Transmission+0x22c>)
 8000ca0:	f107 0010 	add.w	r0, r7, #16
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	ca06      	ldmia	r2, {r1, r2}
 8000ca8:	f000 fc38 	bl	800151c <ssd1306_WriteString>

		// Print retransmeet counter
		memset(test, 0, sizeof(test));
 8000cac:	f107 0310 	add.w	r3, r7, #16
 8000cb0:	2219      	movs	r2, #25
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f005 fe03 	bl	80068c0 <memset>
		memset(test_i, 0, sizeof(test_i));
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	220a      	movs	r2, #10
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f005 fdfd 	bl	80068c0 <memset>

		ssd1306_SetCursor(0, 36);
 8000cc6:	2124      	movs	r1, #36	; 0x24
 8000cc8:	2000      	movs	r0, #0
 8000cca:	f000 fc4d 	bl	8001568 <ssd1306_SetCursor>
		strcpy(test, "Retransm:");
 8000cce:	f107 0310 	add.w	r3, r7, #16
 8000cd2:	4a3a      	ldr	r2, [pc, #232]	; (8000dbc <NRF24L01_Transmission+0x244>)
 8000cd4:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cd6:	c303      	stmia	r3!, {r0, r1}
 8000cd8:	801a      	strh	r2, [r3, #0]
		itoa(retr_cnt_full, test_i, 10);
 8000cda:	4b35      	ldr	r3, [pc, #212]	; (8000db0 <NRF24L01_Transmission+0x238>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	1d39      	adds	r1, r7, #4
 8000ce0:	220a      	movs	r2, #10
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f005 fddc 	bl	80068a0 <itoa>
		strcat(test, test_i);
 8000ce8:	1d3a      	adds	r2, r7, #4
 8000cea:	f107 0310 	add.w	r3, r7, #16
 8000cee:	4611      	mov	r1, r2
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f005 fec3 	bl	8006a7c <strcat>
		ssd1306_WriteString(test,  Font_7x10, White);
 8000cf6:	4a2b      	ldr	r2, [pc, #172]	; (8000da4 <NRF24L01_Transmission+0x22c>)
 8000cf8:	f107 0010 	add.w	r0, r7, #16
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	ca06      	ldmia	r2, {r1, r2}
 8000d00:	f000 fc0c 	bl	800151c <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000d04:	f000 fafa 	bl	80012fc <ssd1306_UpdateScreen>

		// Print lost pacets
		memset(test, 0, sizeof(test));
 8000d08:	f107 0310 	add.w	r3, r7, #16
 8000d0c:	2219      	movs	r2, #25
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4618      	mov	r0, r3
 8000d12:	f005 fdd5 	bl	80068c0 <memset>
		memset(test_i, 0, sizeof(test_i));
 8000d16:	1d3b      	adds	r3, r7, #4
 8000d18:	220a      	movs	r2, #10
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f005 fdcf 	bl	80068c0 <memset>

		cnt_lost = dt >> 4;
 8000d22:	4b21      	ldr	r3, [pc, #132]	; (8000da8 <NRF24L01_Transmission+0x230>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	091b      	lsrs	r3, r3, #4
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	4b24      	ldr	r3, [pc, #144]	; (8000dc0 <NRF24L01_Transmission+0x248>)
 8000d2e:	601a      	str	r2, [r3, #0]

		ssd1306_SetCursor(0, 46);
 8000d30:	212e      	movs	r1, #46	; 0x2e
 8000d32:	2000      	movs	r0, #0
 8000d34:	f000 fc18 	bl	8001568 <ssd1306_SetCursor>
		strcpy(test, "Lost:");
 8000d38:	f107 0310 	add.w	r3, r7, #16
 8000d3c:	4a21      	ldr	r2, [pc, #132]	; (8000dc4 <NRF24L01_Transmission+0x24c>)
 8000d3e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d42:	6018      	str	r0, [r3, #0]
 8000d44:	3304      	adds	r3, #4
 8000d46:	8019      	strh	r1, [r3, #0]
		itoa(cnt_lost, test_i, 10);
 8000d48:	4b1d      	ldr	r3, [pc, #116]	; (8000dc0 <NRF24L01_Transmission+0x248>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	1d39      	adds	r1, r7, #4
 8000d4e:	220a      	movs	r2, #10
 8000d50:	4618      	mov	r0, r3
 8000d52:	f005 fda5 	bl	80068a0 <itoa>
		strcat(test, test_i);
 8000d56:	1d3a      	adds	r2, r7, #4
 8000d58:	f107 0310 	add.w	r3, r7, #16
 8000d5c:	4611      	mov	r1, r2
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f005 fe8c 	bl	8006a7c <strcat>
		ssd1306_WriteString(test,  Font_7x10, White);
 8000d64:	4a0f      	ldr	r2, [pc, #60]	; (8000da4 <NRF24L01_Transmission+0x22c>)
 8000d66:	f107 0010 	add.w	r0, r7, #16
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	ca06      	ldmia	r2, {r1, r2}
 8000d6e:	f000 fbd5 	bl	800151c <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000d72:	f000 fac3 	bl	80012fc <ssd1306_UpdateScreen>

		test_data++;
 8000d76:	4b08      	ldr	r3, [pc, #32]	; (8000d98 <NRF24L01_Transmission+0x220>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	4a06      	ldr	r2, [pc, #24]	; (8000d98 <NRF24L01_Transmission+0x220>)
 8000d7e:	6013      	str	r3, [r2, #0]
		i++;
 8000d80:	4b0d      	ldr	r3, [pc, #52]	; (8000db8 <NRF24L01_Transmission+0x240>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	3301      	adds	r3, #1
 8000d86:	4a0c      	ldr	r2, [pc, #48]	; (8000db8 <NRF24L01_Transmission+0x240>)
 8000d88:	6013      	str	r3, [r2, #0]

		HAL_Delay(100);
 8000d8a:	2064      	movs	r0, #100	; 0x64
 8000d8c:	f002 face 	bl	800332c <HAL_Delay>
	//}


}
 8000d90:	bf00      	nop
 8000d92:	3754      	adds	r7, #84	; 0x54
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd90      	pop	{r4, r7, pc}
 8000d98:	20000158 	.word	0x20000158
 8000d9c:	08007258 	.word	0x08007258
 8000da0:	0800725c 	.word	0x0800725c
 8000da4:	20000014 	.word	0x20000014
 8000da8:	2000015c 	.word	0x2000015c
 8000dac:	2000015d 	.word	0x2000015d
 8000db0:	20000150 	.word	0x20000150
 8000db4:	08007264 	.word	0x08007264
 8000db8:	20000010 	.word	0x20000010
 8000dbc:	08007274 	.word	0x08007274
 8000dc0:	20000154 	.word	0x20000154
 8000dc4:	08007280 	.word	0x08007280

08000dc8 <DelayMicro>:
//----------------------------------------------------------------------------------------
/*
 * Function make us delay
 */
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
	uint32_t test_micros = SystemCoreClock;
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <DelayMicro+0x3c>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	60fb      	str	r3, [r7, #12]
	micros *= (SystemCoreClock / 100000) /84;
 8000dd6:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <DelayMicro+0x3c>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a0b      	ldr	r2, [pc, #44]	; (8000e08 <DelayMicro+0x40>)
 8000ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8000de0:	0ddb      	lsrs	r3, r3, #23
 8000de2:	687a      	ldr	r2, [r7, #4]
 8000de4:	fb02 f303 	mul.w	r3, r2, r3
 8000de8:	607b      	str	r3, [r7, #4]
	while (micros--);
 8000dea:	bf00      	nop
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	1e5a      	subs	r2, r3, #1
 8000df0:	607a      	str	r2, [r7, #4]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d1fa      	bne.n	8000dec <DelayMicro+0x24>
}
 8000df6:	bf00      	nop
 8000df8:	bf00      	nop
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	20000024 	.word	0x20000024
 8000e08:	ffa71ee7 	.word	0xffa71ee7

08000e0c <NRF24_ReadReg>:
//----------------------------------------------------------------------------------------
uint8_t NRF24_ReadReg(uint8_t addr)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af02      	add	r7, sp, #8
 8000e12:	4603      	mov	r3, r0
 8000e14:	71fb      	strb	r3, [r7, #7]
  uint8_t dt=0, cmd;
 8000e16:	2300      	movs	r3, #0
 8000e18:	73fb      	strb	r3, [r7, #15]
  CS_ON;
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2110      	movs	r1, #16
 8000e1e:	4813      	ldr	r0, [pc, #76]	; (8000e6c <NRF24_ReadReg+0x60>)
 8000e20:	f002 fe01 	bl	8003a26 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1,&addr,&dt,1,1000);
 8000e24:	f107 020f 	add.w	r2, r7, #15
 8000e28:	1df9      	adds	r1, r7, #7
 8000e2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e2e:	9300      	str	r3, [sp, #0]
 8000e30:	2301      	movs	r3, #1
 8000e32:	480f      	ldr	r0, [pc, #60]	; (8000e70 <NRF24_ReadReg+0x64>)
 8000e34:	f004 f985 	bl	8005142 <HAL_SPI_TransmitReceive>
  if (addr!=STATUS_NRF)
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	2b07      	cmp	r3, #7
 8000e3c:	d00c      	beq.n	8000e58 <NRF24_ReadReg+0x4c>
  {
	  cmd=0xFF;
 8000e3e:	23ff      	movs	r3, #255	; 0xff
 8000e40:	73bb      	strb	r3, [r7, #14]
	  HAL_SPI_TransmitReceive(&hspi1,&cmd,&dt,1,1000);
 8000e42:	f107 020f 	add.w	r2, r7, #15
 8000e46:	f107 010e 	add.w	r1, r7, #14
 8000e4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e4e:	9300      	str	r3, [sp, #0]
 8000e50:	2301      	movs	r3, #1
 8000e52:	4807      	ldr	r0, [pc, #28]	; (8000e70 <NRF24_ReadReg+0x64>)
 8000e54:	f004 f975 	bl	8005142 <HAL_SPI_TransmitReceive>
  }
  CS_OFF;
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2110      	movs	r1, #16
 8000e5c:	4803      	ldr	r0, [pc, #12]	; (8000e6c <NRF24_ReadReg+0x60>)
 8000e5e:	f002 fde2 	bl	8003a26 <HAL_GPIO_WritePin>
  return dt;
 8000e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40010800 	.word	0x40010800
 8000e70:	200006d8 	.word	0x200006d8

08000e74 <NRF24_WriteReg>:
//----------------------------------------------------------------------------------------
void NRF24_WriteReg(uint8_t addr, uint8_t dt)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	460a      	mov	r2, r1
 8000e7e:	71fb      	strb	r3, [r7, #7]
 8000e80:	4613      	mov	r3, r2
 8000e82:	71bb      	strb	r3, [r7, #6]
  addr |= W_REGISTER;								// Add write bit
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	f043 0320 	orr.w	r3, r3, #32
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	71fb      	strb	r3, [r7, #7]
  CS_ON;
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2110      	movs	r1, #16
 8000e92:	480d      	ldr	r0, [pc, #52]	; (8000ec8 <NRF24_WriteReg+0x54>)
 8000e94:	f002 fdc7 	bl	8003a26 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);			// Send address in bus
 8000e98:	1df9      	adds	r1, r7, #7
 8000e9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	480a      	ldr	r0, [pc, #40]	; (8000ecc <NRF24_WriteReg+0x58>)
 8000ea2:	f003 ff01 	bl	8004ca8 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1,&dt,1,1000);				// Send data in bus
 8000ea6:	1db9      	adds	r1, r7, #6
 8000ea8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eac:	2201      	movs	r2, #1
 8000eae:	4807      	ldr	r0, [pc, #28]	; (8000ecc <NRF24_WriteReg+0x58>)
 8000eb0:	f003 fefa 	bl	8004ca8 <HAL_SPI_Transmit>
  CS_OFF;
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	2110      	movs	r1, #16
 8000eb8:	4803      	ldr	r0, [pc, #12]	; (8000ec8 <NRF24_WriteReg+0x54>)
 8000eba:	f002 fdb4 	bl	8003a26 <HAL_GPIO_WritePin>
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40010800 	.word	0x40010800
 8000ecc:	200006d8 	.word	0x200006d8

08000ed0 <NRF24_ToggleFeatures>:
//----------------------------------------------------------------------------------------
void NRF24_ToggleFeatures(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {ACTIVATE};
 8000ed6:	2350      	movs	r3, #80	; 0x50
 8000ed8:	713b      	strb	r3, [r7, #4]
  CS_ON;
 8000eda:	2200      	movs	r2, #0
 8000edc:	2110      	movs	r1, #16
 8000ede:	480f      	ldr	r0, [pc, #60]	; (8000f1c <NRF24_ToggleFeatures+0x4c>)
 8000ee0:	f002 fda1 	bl	8003a26 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8000ee4:	1d39      	adds	r1, r7, #4
 8000ee6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eea:	2201      	movs	r2, #1
 8000eec:	480c      	ldr	r0, [pc, #48]	; (8000f20 <NRF24_ToggleFeatures+0x50>)
 8000eee:	f003 fedb 	bl	8004ca8 <HAL_SPI_Transmit>
  DelayMicro(1);
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	f7ff ff68 	bl	8000dc8 <DelayMicro>
  dt[0] = 0x73;
 8000ef8:	2373      	movs	r3, #115	; 0x73
 8000efa:	713b      	strb	r3, [r7, #4]
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8000efc:	1d39      	adds	r1, r7, #4
 8000efe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f02:	2201      	movs	r2, #1
 8000f04:	4806      	ldr	r0, [pc, #24]	; (8000f20 <NRF24_ToggleFeatures+0x50>)
 8000f06:	f003 fecf 	bl	8004ca8 <HAL_SPI_Transmit>
  CS_OFF;
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	2110      	movs	r1, #16
 8000f0e:	4803      	ldr	r0, [pc, #12]	; (8000f1c <NRF24_ToggleFeatures+0x4c>)
 8000f10:	f002 fd89 	bl	8003a26 <HAL_GPIO_WritePin>
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40010800 	.word	0x40010800
 8000f20:	200006d8 	.word	0x200006d8

08000f24 <NRF24_Read_Buf>:
//----------------------------------------------------------------------------------------
void NRF24_Read_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	6039      	str	r1, [r7, #0]
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	71bb      	strb	r3, [r7, #6]
  CS_ON;
 8000f34:	2200      	movs	r2, #0
 8000f36:	2110      	movs	r1, #16
 8000f38:	480d      	ldr	r0, [pc, #52]	; (8000f70 <NRF24_Read_Buf+0x4c>)
 8000f3a:	f002 fd74 	bl	8003a26 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);			// Send address in bus
 8000f3e:	1df9      	adds	r1, r7, #7
 8000f40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f44:	2201      	movs	r2, #1
 8000f46:	480b      	ldr	r0, [pc, #44]	; (8000f74 <NRF24_Read_Buf+0x50>)
 8000f48:	f003 feae 	bl	8004ca8 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi1,pBuf,bytes,1000);			// Save data in buffer
 8000f4c:	79bb      	ldrb	r3, [r7, #6]
 8000f4e:	b29a      	uxth	r2, r3
 8000f50:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f54:	6839      	ldr	r1, [r7, #0]
 8000f56:	4807      	ldr	r0, [pc, #28]	; (8000f74 <NRF24_Read_Buf+0x50>)
 8000f58:	f003 ffe2 	bl	8004f20 <HAL_SPI_Receive>
  CS_OFF;
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	2110      	movs	r1, #16
 8000f60:	4803      	ldr	r0, [pc, #12]	; (8000f70 <NRF24_Read_Buf+0x4c>)
 8000f62:	f002 fd60 	bl	8003a26 <HAL_GPIO_WritePin>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40010800 	.word	0x40010800
 8000f74:	200006d8 	.word	0x200006d8

08000f78 <NRF24_Write_Buf>:
//----------------------------------------------------------------------------------------
void NRF24_Write_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	6039      	str	r1, [r7, #0]
 8000f82:	71fb      	strb	r3, [r7, #7]
 8000f84:	4613      	mov	r3, r2
 8000f86:	71bb      	strb	r3, [r7, #6]
  addr |= W_REGISTER;								//Add write bit
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	f043 0320 	orr.w	r3, r3, #32
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	71fb      	strb	r3, [r7, #7]
  CS_ON;
 8000f92:	2200      	movs	r2, #0
 8000f94:	2110      	movs	r1, #16
 8000f96:	480f      	ldr	r0, [pc, #60]	; (8000fd4 <NRF24_Write_Buf+0x5c>)
 8000f98:	f002 fd45 	bl	8003a26 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);			// Send address in bus
 8000f9c:	1df9      	adds	r1, r7, #7
 8000f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	480c      	ldr	r0, [pc, #48]	; (8000fd8 <NRF24_Write_Buf+0x60>)
 8000fa6:	f003 fe7f 	bl	8004ca8 <HAL_SPI_Transmit>
  DelayMicro(1);
 8000faa:	2001      	movs	r0, #1
 8000fac:	f7ff ff0c 	bl	8000dc8 <DelayMicro>
  HAL_SPI_Transmit(&hspi1,pBuf,bytes,1000);			// Send data in buffer
 8000fb0:	79bb      	ldrb	r3, [r7, #6]
 8000fb2:	b29a      	uxth	r2, r3
 8000fb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb8:	6839      	ldr	r1, [r7, #0]
 8000fba:	4807      	ldr	r0, [pc, #28]	; (8000fd8 <NRF24_Write_Buf+0x60>)
 8000fbc:	f003 fe74 	bl	8004ca8 <HAL_SPI_Transmit>
  CS_OFF;
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	2110      	movs	r1, #16
 8000fc4:	4803      	ldr	r0, [pc, #12]	; (8000fd4 <NRF24_Write_Buf+0x5c>)
 8000fc6:	f002 fd2e 	bl	8003a26 <HAL_GPIO_WritePin>
}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40010800 	.word	0x40010800
 8000fd8:	200006d8 	.word	0x200006d8

08000fdc <NRF24_FlushRX>:
//----------------------------------------------------------------------------------------
void NRF24_FlushRX(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {FLUSH_RX};
 8000fe2:	23e2      	movs	r3, #226	; 0xe2
 8000fe4:	713b      	strb	r3, [r7, #4]
  CS_ON;
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2110      	movs	r1, #16
 8000fea:	480b      	ldr	r0, [pc, #44]	; (8001018 <NRF24_FlushRX+0x3c>)
 8000fec:	f002 fd1b 	bl	8003a26 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8000ff0:	1d39      	adds	r1, r7, #4
 8000ff2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	4808      	ldr	r0, [pc, #32]	; (800101c <NRF24_FlushRX+0x40>)
 8000ffa:	f003 fe55 	bl	8004ca8 <HAL_SPI_Transmit>
  DelayMicro(1);
 8000ffe:	2001      	movs	r0, #1
 8001000:	f7ff fee2 	bl	8000dc8 <DelayMicro>
  CS_OFF;
 8001004:	2201      	movs	r2, #1
 8001006:	2110      	movs	r1, #16
 8001008:	4803      	ldr	r0, [pc, #12]	; (8001018 <NRF24_FlushRX+0x3c>)
 800100a:	f002 fd0c 	bl	8003a26 <HAL_GPIO_WritePin>
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40010800 	.word	0x40010800
 800101c:	200006d8 	.word	0x200006d8

08001020 <NRF24_FlushTX>:
//----------------------------------------------------------------------------------------
void NRF24_FlushTX(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {FLUSH_TX};
 8001026:	23e1      	movs	r3, #225	; 0xe1
 8001028:	713b      	strb	r3, [r7, #4]
  CS_ON;
 800102a:	2200      	movs	r2, #0
 800102c:	2110      	movs	r1, #16
 800102e:	480b      	ldr	r0, [pc, #44]	; (800105c <NRF24_FlushTX+0x3c>)
 8001030:	f002 fcf9 	bl	8003a26 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8001034:	1d39      	adds	r1, r7, #4
 8001036:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800103a:	2201      	movs	r2, #1
 800103c:	4808      	ldr	r0, [pc, #32]	; (8001060 <NRF24_FlushTX+0x40>)
 800103e:	f003 fe33 	bl	8004ca8 <HAL_SPI_Transmit>
  DelayMicro(1);
 8001042:	2001      	movs	r0, #1
 8001044:	f7ff fec0 	bl	8000dc8 <DelayMicro>
  CS_OFF;
 8001048:	2201      	movs	r2, #1
 800104a:	2110      	movs	r1, #16
 800104c:	4803      	ldr	r0, [pc, #12]	; (800105c <NRF24_FlushTX+0x3c>)
 800104e:	f002 fcea 	bl	8003a26 <HAL_GPIO_WritePin>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40010800 	.word	0x40010800
 8001060:	200006d8 	.word	0x200006d8

08001064 <read_config_registers>:
//----------------------------------------------------------------------------------------
// Read config data from nrf registers
bool read_config_registers(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001068:	2064      	movs	r0, #100	; 0x64
 800106a:	f002 f95f 	bl	800332c <HAL_Delay>

	config_array[0] = NRF24_ReadReg(CONFIG);			// 0x0B
 800106e:	2000      	movs	r0, #0
 8001070:	f7ff fecc 	bl	8000e0c <NRF24_ReadReg>
 8001074:	4603      	mov	r3, r0
 8001076:	461a      	mov	r2, r3
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <read_config_registers+0x78>)
 800107a:	701a      	strb	r2, [r3, #0]
	config_array[1] = NRF24_ReadReg(EN_AA);			    // 0x01
 800107c:	2001      	movs	r0, #1
 800107e:	f7ff fec5 	bl	8000e0c <NRF24_ReadReg>
 8001082:	4603      	mov	r3, r0
 8001084:	461a      	mov	r2, r3
 8001086:	4b15      	ldr	r3, [pc, #84]	; (80010dc <read_config_registers+0x78>)
 8001088:	705a      	strb	r2, [r3, #1]
	config_array[2] = NRF24_ReadReg(EN_RXADDR); 		// 0x01
 800108a:	2002      	movs	r0, #2
 800108c:	f7ff febe 	bl	8000e0c <NRF24_ReadReg>
 8001090:	4603      	mov	r3, r0
 8001092:	461a      	mov	r2, r3
 8001094:	4b11      	ldr	r3, [pc, #68]	; (80010dc <read_config_registers+0x78>)
 8001096:	709a      	strb	r2, [r3, #2]
	config_array[3] = NRF24_ReadReg(STATUS_NRF);		// 0x0E
 8001098:	2007      	movs	r0, #7
 800109a:	f7ff feb7 	bl	8000e0c <NRF24_ReadReg>
 800109e:	4603      	mov	r3, r0
 80010a0:	461a      	mov	r2, r3
 80010a2:	4b0e      	ldr	r3, [pc, #56]	; (80010dc <read_config_registers+0x78>)
 80010a4:	70da      	strb	r2, [r3, #3]
	config_array[4] = NRF24_ReadReg(RF_SETUP);		    // 0x06
 80010a6:	2006      	movs	r0, #6
 80010a8:	f7ff feb0 	bl	8000e0c <NRF24_ReadReg>
 80010ac:	4603      	mov	r3, r0
 80010ae:	461a      	mov	r2, r3
 80010b0:	4b0a      	ldr	r3, [pc, #40]	; (80010dc <read_config_registers+0x78>)
 80010b2:	711a      	strb	r2, [r3, #4]

	NRF24_Read_Buf(TX_ADDR,buf1,3);
 80010b4:	2203      	movs	r2, #3
 80010b6:	490a      	ldr	r1, [pc, #40]	; (80010e0 <read_config_registers+0x7c>)
 80010b8:	2010      	movs	r0, #16
 80010ba:	f7ff ff33 	bl	8000f24 <NRF24_Read_Buf>
	NRF24_Read_Buf(RX_ADDR_P0,buf1,3);
 80010be:	2203      	movs	r2, #3
 80010c0:	4907      	ldr	r1, [pc, #28]	; (80010e0 <read_config_registers+0x7c>)
 80010c2:	200a      	movs	r0, #10
 80010c4:	f7ff ff2e 	bl	8000f24 <NRF24_Read_Buf>

	if(config_array[0] == 0)		// Data from nrf module was read
 80010c8:	4b04      	ldr	r3, [pc, #16]	; (80010dc <read_config_registers+0x78>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d101      	bne.n	80010d4 <read_config_registers+0x70>
	{
		return false;
 80010d0:	2300      	movs	r3, #0
 80010d2:	e000      	b.n	80010d6 <read_config_registers+0x72>
	}
	else
	{
		return true;
 80010d4:	2301      	movs	r3, #1
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000128 	.word	0x20000128
 80010e0:	20000138 	.word	0x20000138

080010e4 <reset_nrf24l01>:
//----------------------------------------------------------------------------------------
void reset_nrf24l01(void)   // reconfigure module
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
	CE_RESET;
 80010ea:	2200      	movs	r2, #0
 80010ec:	2108      	movs	r1, #8
 80010ee:	4829      	ldr	r0, [pc, #164]	; (8001194 <reset_nrf24l01+0xb0>)
 80010f0:	f002 fc99 	bl	8003a26 <HAL_GPIO_WritePin>
	DelayMicro(5000);
 80010f4:	f241 3088 	movw	r0, #5000	; 0x1388
 80010f8:	f7ff fe66 	bl	8000dc8 <DelayMicro>

	NRF24_WriteReg(CONFIG, 0x0a); 			// Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter)
 80010fc:	210a      	movs	r1, #10
 80010fe:	2000      	movs	r0, #0
 8001100:	f7ff feb8 	bl	8000e74 <NRF24_WriteReg>

	DelayMicro(5000);
 8001104:	f241 3088 	movw	r0, #5000	; 0x1388
 8001108:	f7ff fe5e 	bl	8000dc8 <DelayMicro>

	NRF24_WriteReg(EN_AA, 0x01); 			// Enable Pipe0
 800110c:	2101      	movs	r1, #1
 800110e:	2001      	movs	r0, #1
 8001110:	f7ff feb0 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x01); 		// Enable Pipe0
 8001114:	2101      	movs	r1, #1
 8001116:	2002      	movs	r0, #2
 8001118:	f7ff feac 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 800111c:	2101      	movs	r1, #1
 800111e:	2003      	movs	r0, #3
 8001120:	f7ff fea8 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_RETR, 0x5F); 		// 1500us, 15 retrans
 8001124:	215f      	movs	r1, #95	; 0x5f
 8001126:	2004      	movs	r0, #4
 8001128:	f7ff fea4 	bl	8000e74 <NRF24_WriteReg>
	NRF24_ToggleFeatures();
 800112c:	f7ff fed0 	bl	8000ed0 <NRF24_ToggleFeatures>
	NRF24_WriteReg(FEATURE, 0);
 8001130:	2100      	movs	r1, #0
 8001132:	201d      	movs	r0, #29
 8001134:	f7ff fe9e 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0);
 8001138:	2100      	movs	r1, #0
 800113a:	201c      	movs	r0, #28
 800113c:	f7ff fe9a 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(STATUS_NRF, 0x00); 		// Reset flags for IRQ   // WAS NRF24_WriteReg(STATUS_NRF, 0x70); 		// Reset flags for IRQ
 8001140:	2100      	movs	r1, #0
 8001142:	2007      	movs	r0, #7
 8001144:	f7ff fe96 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76); 				// Frequency = 2476 MHz
 8001148:	214c      	movs	r1, #76	; 0x4c
 800114a:	2005      	movs	r0, #5
 800114c:	f7ff fe92 	bl	8000e74 <NRF24_WriteReg>
	NRF24_WriteReg(RF_SETUP, 0x26);  		// TX_PWR:0dBm, Datarate:250kbps
 8001150:	2126      	movs	r1, #38	; 0x26
 8001152:	2006      	movs	r0, #6
 8001154:	f7ff fe8e 	bl	8000e74 <NRF24_WriteReg>

	uint8_t TX_ADDRESS_RESET[TX_ADR_WIDTH] = {0x00,0x00,0x00};   // Address for pipe 0
 8001158:	4a0f      	ldr	r2, [pc, #60]	; (8001198 <reset_nrf24l01+0xb4>)
 800115a:	1d3b      	adds	r3, r7, #4
 800115c:	6812      	ldr	r2, [r2, #0]
 800115e:	4611      	mov	r1, r2
 8001160:	8019      	strh	r1, [r3, #0]
 8001162:	3302      	adds	r3, #2
 8001164:	0c12      	lsrs	r2, r2, #16
 8001166:	701a      	strb	r2, [r3, #0]
	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS_RESET, TX_ADR_WIDTH);			// Write TX address
 8001168:	1d3b      	adds	r3, r7, #4
 800116a:	2203      	movs	r2, #3
 800116c:	4619      	mov	r1, r3
 800116e:	2010      	movs	r0, #16
 8001170:	f7ff ff02 	bl	8000f78 <NRF24_Write_Buf>

	NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS_RESET, TX_ADR_WIDTH);		// Set up pipe 0 address
 8001174:	1d3b      	adds	r3, r7, #4
 8001176:	2203      	movs	r2, #3
 8001178:	4619      	mov	r1, r3
 800117a:	200a      	movs	r0, #10
 800117c:	f7ff fefc 	bl	8000f78 <NRF24_Write_Buf>
	NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);				 	// Number of bytes in TX buffer
 8001180:	210a      	movs	r1, #10
 8001182:	2011      	movs	r0, #17
 8001184:	f7ff fe76 	bl	8000e74 <NRF24_WriteReg>

	NRF24L01_RX_Mode_for_TX_mode();
 8001188:	f7ff fbc2 	bl	8000910 <NRF24L01_RX_Mode_for_TX_mode>
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40010800 	.word	0x40010800
 8001198:	08007288 	.word	0x08007288

0800119c <clearn_oled>:
	  ssd1306_Fill(Black);
	  ssd1306_UpdateScreen();
}
//----------------------------------------------------------------------------------------
void clearn_oled(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	 ssd1306_Fill(Black);
 80011a0:	2000      	movs	r0, #0
 80011a2:	f000 f889 	bl	80012b8 <ssd1306_Fill>
	 ssd1306_UpdateScreen();
 80011a6:	f000 f8a9 	bl	80012fc <ssd1306_UpdateScreen>
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static void ssd1306_WriteCommand(uint8_t command)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af04      	add	r7, sp, #16
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR,0x00,1,&command,1,10);
 80011ba:	230a      	movs	r3, #10
 80011bc:	9302      	str	r3, [sp, #8]
 80011be:	2301      	movs	r3, #1
 80011c0:	9301      	str	r3, [sp, #4]
 80011c2:	1dfb      	adds	r3, r7, #7
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	2301      	movs	r3, #1
 80011c8:	2200      	movs	r2, #0
 80011ca:	2178      	movs	r1, #120	; 0x78
 80011cc:	4803      	ldr	r0, [pc, #12]	; (80011dc <ssd1306_WriteCommand+0x2c>)
 80011ce:	f002 fdb7 	bl	8003d40 <HAL_I2C_Mem_Write>
}
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	200005f8 	.word	0x200005f8

080011e0 <ssd1306_Init>:

//
//	Initialize the oled screen
//
uint8_t ssd1306_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
	// Wait for the screen to boot
	HAL_Delay(100);
 80011e4:	2064      	movs	r0, #100	; 0x64
 80011e6:	f002 f8a1 	bl	800332c <HAL_Delay>

	/* Init LCD */
	ssd1306_WriteCommand(0xAE); //display off
 80011ea:	20ae      	movs	r0, #174	; 0xae
 80011ec:	f7ff ffe0 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80011f0:	2020      	movs	r0, #32
 80011f2:	f7ff ffdd 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80011f6:	2010      	movs	r0, #16
 80011f8:	f7ff ffda 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80011fc:	20b0      	movs	r0, #176	; 0xb0
 80011fe:	f7ff ffd7 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001202:	20c8      	movs	r0, #200	; 0xc8
 8001204:	f7ff ffd4 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //---set low column address
 8001208:	2000      	movs	r0, #0
 800120a:	f7ff ffd1 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //---set high column address
 800120e:	2010      	movs	r0, #16
 8001210:	f7ff ffce 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x40); //--set start line address
 8001214:	2040      	movs	r0, #64	; 0x40
 8001216:	f7ff ffcb 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x81); //--set contrast control register
 800121a:	2081      	movs	r0, #129	; 0x81
 800121c:	f7ff ffc8 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xFF);
 8001220:	20ff      	movs	r0, #255	; 0xff
 8001222:	f7ff ffc5 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127
 8001226:	20a1      	movs	r0, #161	; 0xa1
 8001228:	f7ff ffc2 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA6); //--set normal display
 800122c:	20a6      	movs	r0, #166	; 0xa6
 800122e:	f7ff ffbf 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64)
 8001232:	20a8      	movs	r0, #168	; 0xa8
 8001234:	f7ff ffbc 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x3F); //
 8001238:	203f      	movs	r0, #63	; 0x3f
 800123a:	f7ff ffb9 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800123e:	20a4      	movs	r0, #164	; 0xa4
 8001240:	f7ff ffb6 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD3); //-set display offset
 8001244:	20d3      	movs	r0, #211	; 0xd3
 8001246:	f7ff ffb3 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //-not offset
 800124a:	2000      	movs	r0, #0
 800124c:	f7ff ffb0 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001250:	20d5      	movs	r0, #213	; 0xd5
 8001252:	f7ff ffad 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001256:	20f0      	movs	r0, #240	; 0xf0
 8001258:	f7ff ffaa 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800125c:	20d9      	movs	r0, #217	; 0xd9
 800125e:	f7ff ffa7 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); //
 8001262:	2022      	movs	r0, #34	; 0x22
 8001264:	f7ff ffa4 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration
 8001268:	20da      	movs	r0, #218	; 0xda
 800126a:	f7ff ffa1 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x12);
 800126e:	2012      	movs	r0, #18
 8001270:	f7ff ff9e 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDB); //--set vcomh
 8001274:	20db      	movs	r0, #219	; 0xdb
 8001276:	f7ff ff9b 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800127a:	2020      	movs	r0, #32
 800127c:	f7ff ff98 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001280:	208d      	movs	r0, #141	; 0x8d
 8001282:	f7ff ff95 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x14); //
 8001286:	2014      	movs	r0, #20
 8001288:	f7ff ff92 	bl	80011b0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 800128c:	20af      	movs	r0, #175	; 0xaf
 800128e:	f7ff ff8f 	bl	80011b0 <ssd1306_WriteCommand>

	// Clear screen
	ssd1306_Fill(Black);
 8001292:	2000      	movs	r0, #0
 8001294:	f000 f810 	bl	80012b8 <ssd1306_Fill>

	// Flush buffer to screen
	ssd1306_UpdateScreen();
 8001298:	f000 f830 	bl	80012fc <ssd1306_UpdateScreen>

	// Set default values for screen object
	SSD1306.CurrentX = 0;
 800129c:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <ssd1306_Init+0xd4>)
 800129e:	2200      	movs	r2, #0
 80012a0:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80012a2:	4b04      	ldr	r3, [pc, #16]	; (80012b4 <ssd1306_Init+0xd4>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	805a      	strh	r2, [r3, #2]

	SSD1306.Initialized = 1;
 80012a8:	4b02      	ldr	r3, [pc, #8]	; (80012b4 <ssd1306_Init+0xd4>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	715a      	strb	r2, [r3, #5]

	return 1;
 80012ae:	2301      	movs	r3, #1
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000560 	.word	0x20000560

080012b8 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	uint32_t i;

	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 80012c2:	2300      	movs	r3, #0
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	e00d      	b.n	80012e4 <ssd1306_Fill+0x2c>
	{
		SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d101      	bne.n	80012d2 <ssd1306_Fill+0x1a>
 80012ce:	2100      	movs	r1, #0
 80012d0:	e000      	b.n	80012d4 <ssd1306_Fill+0x1c>
 80012d2:	21ff      	movs	r1, #255	; 0xff
 80012d4:	4a08      	ldr	r2, [pc, #32]	; (80012f8 <ssd1306_Fill+0x40>)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	4413      	add	r3, r2
 80012da:	460a      	mov	r2, r1
 80012dc:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	3301      	adds	r3, #1
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012ea:	d3ed      	bcc.n	80012c8 <ssd1306_Fill+0x10>
	}
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr
 80012f8:	20000160 	.word	0x20000160

080012fc <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af04      	add	r7, sp, #16
	uint8_t i;

	for (i = 0; i < 8; i++) {
 8001302:	2300      	movs	r3, #0
 8001304:	71fb      	strb	r3, [r7, #7]
 8001306:	e01d      	b.n	8001344 <ssd1306_UpdateScreen+0x48>
		ssd1306_WriteCommand(0xB0 + i);
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	3b50      	subs	r3, #80	; 0x50
 800130c:	b2db      	uxtb	r3, r3
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff ff4e 	bl	80011b0 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x00);
 8001314:	2000      	movs	r0, #0
 8001316:	f7ff ff4b 	bl	80011b0 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x10);
 800131a:	2010      	movs	r0, #16
 800131c:	f7ff ff48 	bl	80011b0 <ssd1306_WriteCommand>

		HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	01db      	lsls	r3, r3, #7
 8001324:	4a0b      	ldr	r2, [pc, #44]	; (8001354 <ssd1306_UpdateScreen+0x58>)
 8001326:	4413      	add	r3, r2
 8001328:	2264      	movs	r2, #100	; 0x64
 800132a:	9202      	str	r2, [sp, #8]
 800132c:	2280      	movs	r2, #128	; 0x80
 800132e:	9201      	str	r2, [sp, #4]
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	2301      	movs	r3, #1
 8001334:	2240      	movs	r2, #64	; 0x40
 8001336:	2178      	movs	r1, #120	; 0x78
 8001338:	4807      	ldr	r0, [pc, #28]	; (8001358 <ssd1306_UpdateScreen+0x5c>)
 800133a:	f002 fd01 	bl	8003d40 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 800133e:	79fb      	ldrb	r3, [r7, #7]
 8001340:	3301      	adds	r3, #1
 8001342:	71fb      	strb	r3, [r7, #7]
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	2b07      	cmp	r3, #7
 8001348:	d9de      	bls.n	8001308 <ssd1306_UpdateScreen+0xc>
	}
}
 800134a:	bf00      	nop
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	20000160 	.word	0x20000160
 8001358:	200005f8 	.word	0x200005f8

0800135c <ssd1306_DrawPixel>:
//	X => X Coordinate
//	Y => Y Coordinate
//	color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
 8001366:	460b      	mov	r3, r1
 8001368:	71bb      	strb	r3, [r7, #6]
 800136a:	4613      	mov	r3, r2
 800136c:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 800136e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001372:	2b00      	cmp	r3, #0
 8001374:	db48      	blt.n	8001408 <ssd1306_DrawPixel+0xac>
 8001376:	79bb      	ldrb	r3, [r7, #6]
 8001378:	2b3f      	cmp	r3, #63	; 0x3f
 800137a:	d845      	bhi.n	8001408 <ssd1306_DrawPixel+0xac>
		// Don't write outside the buffer
		return;
	}

	// Check if pixel should be inverted
	if (SSD1306.Inverted)
 800137c:	4b25      	ldr	r3, [pc, #148]	; (8001414 <ssd1306_DrawPixel+0xb8>)
 800137e:	791b      	ldrb	r3, [r3, #4]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d006      	beq.n	8001392 <ssd1306_DrawPixel+0x36>
	{
		color = (SSD1306_COLOR)!color;
 8001384:	797b      	ldrb	r3, [r7, #5]
 8001386:	2b00      	cmp	r3, #0
 8001388:	bf0c      	ite	eq
 800138a:	2301      	moveq	r3, #1
 800138c:	2300      	movne	r3, #0
 800138e:	b2db      	uxtb	r3, r3
 8001390:	717b      	strb	r3, [r7, #5]
	}

	// Draw in the right color
	if (color == White)
 8001392:	797b      	ldrb	r3, [r7, #5]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d11a      	bne.n	80013ce <ssd1306_DrawPixel+0x72>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001398:	79fa      	ldrb	r2, [r7, #7]
 800139a:	79bb      	ldrb	r3, [r7, #6]
 800139c:	08db      	lsrs	r3, r3, #3
 800139e:	b2d8      	uxtb	r0, r3
 80013a0:	4603      	mov	r3, r0
 80013a2:	01db      	lsls	r3, r3, #7
 80013a4:	4413      	add	r3, r2
 80013a6:	4a1c      	ldr	r2, [pc, #112]	; (8001418 <ssd1306_DrawPixel+0xbc>)
 80013a8:	5cd3      	ldrb	r3, [r2, r3]
 80013aa:	b25a      	sxtb	r2, r3
 80013ac:	79bb      	ldrb	r3, [r7, #6]
 80013ae:	f003 0307 	and.w	r3, r3, #7
 80013b2:	2101      	movs	r1, #1
 80013b4:	fa01 f303 	lsl.w	r3, r1, r3
 80013b8:	b25b      	sxtb	r3, r3
 80013ba:	4313      	orrs	r3, r2
 80013bc:	b259      	sxtb	r1, r3
 80013be:	79fa      	ldrb	r2, [r7, #7]
 80013c0:	4603      	mov	r3, r0
 80013c2:	01db      	lsls	r3, r3, #7
 80013c4:	4413      	add	r3, r2
 80013c6:	b2c9      	uxtb	r1, r1
 80013c8:	4a13      	ldr	r2, [pc, #76]	; (8001418 <ssd1306_DrawPixel+0xbc>)
 80013ca:	54d1      	strb	r1, [r2, r3]
 80013cc:	e01d      	b.n	800140a <ssd1306_DrawPixel+0xae>
	}
	else
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80013ce:	79fa      	ldrb	r2, [r7, #7]
 80013d0:	79bb      	ldrb	r3, [r7, #6]
 80013d2:	08db      	lsrs	r3, r3, #3
 80013d4:	b2d8      	uxtb	r0, r3
 80013d6:	4603      	mov	r3, r0
 80013d8:	01db      	lsls	r3, r3, #7
 80013da:	4413      	add	r3, r2
 80013dc:	4a0e      	ldr	r2, [pc, #56]	; (8001418 <ssd1306_DrawPixel+0xbc>)
 80013de:	5cd3      	ldrb	r3, [r2, r3]
 80013e0:	b25a      	sxtb	r2, r3
 80013e2:	79bb      	ldrb	r3, [r7, #6]
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	2101      	movs	r1, #1
 80013ea:	fa01 f303 	lsl.w	r3, r1, r3
 80013ee:	b25b      	sxtb	r3, r3
 80013f0:	43db      	mvns	r3, r3
 80013f2:	b25b      	sxtb	r3, r3
 80013f4:	4013      	ands	r3, r2
 80013f6:	b259      	sxtb	r1, r3
 80013f8:	79fa      	ldrb	r2, [r7, #7]
 80013fa:	4603      	mov	r3, r0
 80013fc:	01db      	lsls	r3, r3, #7
 80013fe:	4413      	add	r3, r2
 8001400:	b2c9      	uxtb	r1, r1
 8001402:	4a05      	ldr	r2, [pc, #20]	; (8001418 <ssd1306_DrawPixel+0xbc>)
 8001404:	54d1      	strb	r1, [r2, r3]
 8001406:	e000      	b.n	800140a <ssd1306_DrawPixel+0xae>
		return;
 8001408:	bf00      	nop
	}
}
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	20000560 	.word	0x20000560
 8001418:	20000160 	.word	0x20000160

0800141c <ssd1306_WriteChar>:
//	ch 		=> char om weg te schrijven
//	Font 	=> Font waarmee we gaan schrijven
//	color 	=> Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 800141c:	b590      	push	{r4, r7, lr}
 800141e:	b089      	sub	sp, #36	; 0x24
 8001420:	af00      	add	r7, sp, #0
 8001422:	4604      	mov	r4, r0
 8001424:	1d38      	adds	r0, r7, #4
 8001426:	e880 0006 	stmia.w	r0, {r1, r2}
 800142a:	461a      	mov	r2, r3
 800142c:	4623      	mov	r3, r4
 800142e:	73fb      	strb	r3, [r7, #15]
 8001430:	4613      	mov	r3, r2
 8001432:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;

	// Check remaining space on current line
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001434:	4b38      	ldr	r3, [pc, #224]	; (8001518 <ssd1306_WriteChar+0xfc>)
 8001436:	881b      	ldrh	r3, [r3, #0]
 8001438:	461a      	mov	r2, r3
 800143a:	793b      	ldrb	r3, [r7, #4]
 800143c:	4413      	add	r3, r2
 800143e:	2b7f      	cmp	r3, #127	; 0x7f
 8001440:	dc06      	bgt.n	8001450 <ssd1306_WriteChar+0x34>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 8001442:	4b35      	ldr	r3, [pc, #212]	; (8001518 <ssd1306_WriteChar+0xfc>)
 8001444:	885b      	ldrh	r3, [r3, #2]
 8001446:	461a      	mov	r2, r3
 8001448:	797b      	ldrb	r3, [r7, #5]
 800144a:	4413      	add	r3, r2
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 800144c:	2b3f      	cmp	r3, #63	; 0x3f
 800144e:	dd01      	ble.n	8001454 <ssd1306_WriteChar+0x38>
	{
		// Not enough space on current line
		return 0;
 8001450:	2300      	movs	r3, #0
 8001452:	e05d      	b.n	8001510 <ssd1306_WriteChar+0xf4>
	}

	// Use the font to write
	for (i = 0; i < Font.FontHeight; i++)
 8001454:	2300      	movs	r3, #0
 8001456:	61fb      	str	r3, [r7, #28]
 8001458:	e04c      	b.n	80014f4 <ssd1306_WriteChar+0xd8>
	{
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	3b20      	subs	r3, #32
 8001460:	7979      	ldrb	r1, [r7, #5]
 8001462:	fb01 f303 	mul.w	r3, r1, r3
 8001466:	4619      	mov	r1, r3
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	440b      	add	r3, r1
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	4413      	add	r3, r2
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++)
 8001474:	2300      	movs	r3, #0
 8001476:	61bb      	str	r3, [r7, #24]
 8001478:	e034      	b.n	80014e4 <ssd1306_WriteChar+0xc8>
		{
			if ((b << j) & 0x8000)
 800147a:	697a      	ldr	r2, [r7, #20]
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d012      	beq.n	80014b0 <ssd1306_WriteChar+0x94>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800148a:	4b23      	ldr	r3, [pc, #140]	; (8001518 <ssd1306_WriteChar+0xfc>)
 800148c:	881b      	ldrh	r3, [r3, #0]
 800148e:	b2da      	uxtb	r2, r3
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	b2db      	uxtb	r3, r3
 8001494:	4413      	add	r3, r2
 8001496:	b2d8      	uxtb	r0, r3
 8001498:	4b1f      	ldr	r3, [pc, #124]	; (8001518 <ssd1306_WriteChar+0xfc>)
 800149a:	885b      	ldrh	r3, [r3, #2]
 800149c:	b2da      	uxtb	r2, r3
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	4413      	add	r3, r2
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	7bba      	ldrb	r2, [r7, #14]
 80014a8:	4619      	mov	r1, r3
 80014aa:	f7ff ff57 	bl	800135c <ssd1306_DrawPixel>
 80014ae:	e016      	b.n	80014de <ssd1306_WriteChar+0xc2>
			}
			else
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80014b0:	4b19      	ldr	r3, [pc, #100]	; (8001518 <ssd1306_WriteChar+0xfc>)
 80014b2:	881b      	ldrh	r3, [r3, #0]
 80014b4:	b2da      	uxtb	r2, r3
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	4413      	add	r3, r2
 80014bc:	b2d8      	uxtb	r0, r3
 80014be:	4b16      	ldr	r3, [pc, #88]	; (8001518 <ssd1306_WriteChar+0xfc>)
 80014c0:	885b      	ldrh	r3, [r3, #2]
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	4413      	add	r3, r2
 80014ca:	b2d9      	uxtb	r1, r3
 80014cc:	7bbb      	ldrb	r3, [r7, #14]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	bf0c      	ite	eq
 80014d2:	2301      	moveq	r3, #1
 80014d4:	2300      	movne	r3, #0
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	461a      	mov	r2, r3
 80014da:	f7ff ff3f 	bl	800135c <ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++)
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	3301      	adds	r3, #1
 80014e2:	61bb      	str	r3, [r7, #24]
 80014e4:	793b      	ldrb	r3, [r7, #4]
 80014e6:	461a      	mov	r2, r3
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d3c5      	bcc.n	800147a <ssd1306_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++)
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	3301      	adds	r3, #1
 80014f2:	61fb      	str	r3, [r7, #28]
 80014f4:	797b      	ldrb	r3, [r7, #5]
 80014f6:	461a      	mov	r2, r3
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d3ad      	bcc.n	800145a <ssd1306_WriteChar+0x3e>
			}
		}
	}

	// The current space is now taken
	SSD1306.CurrentX += Font.FontWidth;
 80014fe:	4b06      	ldr	r3, [pc, #24]	; (8001518 <ssd1306_WriteChar+0xfc>)
 8001500:	881a      	ldrh	r2, [r3, #0]
 8001502:	793b      	ldrb	r3, [r7, #4]
 8001504:	b29b      	uxth	r3, r3
 8001506:	4413      	add	r3, r2
 8001508:	b29a      	uxth	r2, r3
 800150a:	4b03      	ldr	r3, [pc, #12]	; (8001518 <ssd1306_WriteChar+0xfc>)
 800150c:	801a      	strh	r2, [r3, #0]

	// Return written char for validation
	return ch;
 800150e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3724      	adds	r7, #36	; 0x24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd90      	pop	{r4, r7, pc}
 8001518:	20000560 	.word	0x20000560

0800151c <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	1d38      	adds	r0, r7, #4
 8001526:	e880 0006 	stmia.w	r0, {r1, r2}
 800152a:	70fb      	strb	r3, [r7, #3]
	// Write until null-byte
	while (*str)
 800152c:	e012      	b.n	8001554 <ssd1306_WriteString+0x38>
	{
		if (ssd1306_WriteChar(*str, Font, color) != *str)
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	7818      	ldrb	r0, [r3, #0]
 8001532:	78fb      	ldrb	r3, [r7, #3]
 8001534:	1d3a      	adds	r2, r7, #4
 8001536:	ca06      	ldmia	r2, {r1, r2}
 8001538:	f7ff ff70 	bl	800141c <ssd1306_WriteChar>
 800153c:	4603      	mov	r3, r0
 800153e:	461a      	mov	r2, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	429a      	cmp	r2, r3
 8001546:	d002      	beq.n	800154e <ssd1306_WriteString+0x32>
		{
			// Char could not be written
			return *str;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	e008      	b.n	8001560 <ssd1306_WriteString+0x44>
		}

		// Next char
		str++;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	3301      	adds	r3, #1
 8001552:	60fb      	str	r3, [r7, #12]
	while (*str)
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1e8      	bne.n	800152e <ssd1306_WriteString+0x12>
	}

	// Everything ok
	return *str;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	781b      	ldrb	r3, [r3, #0]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <ssd1306_SetCursor>:

//
//	Position the cursor
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	460a      	mov	r2, r1
 8001572:	71fb      	strb	r3, [r7, #7]
 8001574:	4613      	mov	r3, r2
 8001576:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	b29a      	uxth	r2, r3
 800157c:	4b05      	ldr	r3, [pc, #20]	; (8001594 <ssd1306_SetCursor+0x2c>)
 800157e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8001580:	79bb      	ldrb	r3, [r7, #6]
 8001582:	b29a      	uxth	r2, r3
 8001584:	4b03      	ldr	r3, [pc, #12]	; (8001594 <ssd1306_SetCursor+0x2c>)
 8001586:	805a      	strh	r2, [r3, #2]
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	20000560 	.word	0x20000560

08001598 <ssd1306_Line>:

void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001598:	b590      	push	{r4, r7, lr}
 800159a:	b089      	sub	sp, #36	; 0x24
 800159c:	af00      	add	r7, sp, #0
 800159e:	4604      	mov	r4, r0
 80015a0:	4608      	mov	r0, r1
 80015a2:	4611      	mov	r1, r2
 80015a4:	461a      	mov	r2, r3
 80015a6:	4623      	mov	r3, r4
 80015a8:	71fb      	strb	r3, [r7, #7]
 80015aa:	4603      	mov	r3, r0
 80015ac:	71bb      	strb	r3, [r7, #6]
 80015ae:	460b      	mov	r3, r1
 80015b0:	717b      	strb	r3, [r7, #5]
 80015b2:	4613      	mov	r3, r2
 80015b4:	713b      	strb	r3, [r7, #4]
  int32_t deltaX = abs(x2 - x1);
 80015b6:	797a      	ldrb	r2, [r7, #5]
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	2b00      	cmp	r3, #0
 80015be:	bfb8      	it	lt
 80015c0:	425b      	neglt	r3, r3
 80015c2:	61bb      	str	r3, [r7, #24]
  int32_t deltaY = abs(y2 - y1);
 80015c4:	793a      	ldrb	r2, [r7, #4]
 80015c6:	79bb      	ldrb	r3, [r7, #6]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	bfb8      	it	lt
 80015ce:	425b      	neglt	r3, r3
 80015d0:	617b      	str	r3, [r7, #20]
  int32_t signX = ((x1 < x2) ? 1 : -1);
 80015d2:	79fa      	ldrb	r2, [r7, #7]
 80015d4:	797b      	ldrb	r3, [r7, #5]
 80015d6:	429a      	cmp	r2, r3
 80015d8:	d201      	bcs.n	80015de <ssd1306_Line+0x46>
 80015da:	2301      	movs	r3, #1
 80015dc:	e001      	b.n	80015e2 <ssd1306_Line+0x4a>
 80015de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015e2:	613b      	str	r3, [r7, #16]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 80015e4:	79ba      	ldrb	r2, [r7, #6]
 80015e6:	793b      	ldrb	r3, [r7, #4]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d201      	bcs.n	80015f0 <ssd1306_Line+0x58>
 80015ec:	2301      	movs	r3, #1
 80015ee:	e001      	b.n	80015f4 <ssd1306_Line+0x5c>
 80015f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015f4:	60fb      	str	r3, [r7, #12]
  int32_t error = deltaX - deltaY;
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	61fb      	str	r3, [r7, #28]
  int32_t error2;

  ssd1306_DrawPixel(x2, y2, color);
 80015fe:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001602:	7939      	ldrb	r1, [r7, #4]
 8001604:	797b      	ldrb	r3, [r7, #5]
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff fea8 	bl	800135c <ssd1306_DrawPixel>
    while((x1 != x2) || (y1 != y2))
 800160c:	e024      	b.n	8001658 <ssd1306_Line+0xc0>
    {
    ssd1306_DrawPixel(x1, y1, color);
 800160e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001612:	79b9      	ldrb	r1, [r7, #6]
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fea0 	bl	800135c <ssd1306_DrawPixel>
    error2 = error * 2;
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	60bb      	str	r3, [r7, #8]
    if(error2 > -deltaY)
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	425b      	negs	r3, r3
 8001626:	68ba      	ldr	r2, [r7, #8]
 8001628:	429a      	cmp	r2, r3
 800162a:	dd08      	ble.n	800163e <ssd1306_Line+0xa6>
    {
      error -= deltaY;
 800162c:	69fa      	ldr	r2, [r7, #28]
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	61fb      	str	r3, [r7, #28]
      x1 += signX;
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	b2da      	uxtb	r2, r3
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	4413      	add	r3, r2
 800163c:	71fb      	strb	r3, [r7, #7]
    else
    {
    /*nothing to do*/
    }

    if(error2 < deltaX)
 800163e:	68ba      	ldr	r2, [r7, #8]
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	429a      	cmp	r2, r3
 8001644:	da08      	bge.n	8001658 <ssd1306_Line+0xc0>
    {
      error += deltaX;
 8001646:	69fa      	ldr	r2, [r7, #28]
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	4413      	add	r3, r2
 800164c:	61fb      	str	r3, [r7, #28]
      y1 += signY;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	b2da      	uxtb	r2, r3
 8001652:	79bb      	ldrb	r3, [r7, #6]
 8001654:	4413      	add	r3, r2
 8001656:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2))
 8001658:	79fa      	ldrb	r2, [r7, #7]
 800165a:	797b      	ldrb	r3, [r7, #5]
 800165c:	429a      	cmp	r2, r3
 800165e:	d1d6      	bne.n	800160e <ssd1306_Line+0x76>
 8001660:	79ba      	ldrb	r2, [r7, #6]
 8001662:	793b      	ldrb	r3, [r7, #4]
 8001664:	429a      	cmp	r2, r3
 8001666:	d1d2      	bne.n	800160e <ssd1306_Line+0x76>
    else
    {
    /*nothing to do*/
    }
  }
  return;
 8001668:	bf00      	nop
}
 800166a:	3724      	adds	r7, #36	; 0x24
 800166c:	46bd      	mov	sp, r7
 800166e:	bd90      	pop	{r4, r7, pc}

08001670 <ssd1306_DrawRectangle>:

    return;
}

//Draw rectangle
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b085      	sub	sp, #20
 8001674:	af02      	add	r7, sp, #8
 8001676:	4604      	mov	r4, r0
 8001678:	4608      	mov	r0, r1
 800167a:	4611      	mov	r1, r2
 800167c:	461a      	mov	r2, r3
 800167e:	4623      	mov	r3, r4
 8001680:	71fb      	strb	r3, [r7, #7]
 8001682:	4603      	mov	r3, r0
 8001684:	71bb      	strb	r3, [r7, #6]
 8001686:	460b      	mov	r3, r1
 8001688:	717b      	strb	r3, [r7, #5]
 800168a:	4613      	mov	r3, r2
 800168c:	713b      	strb	r3, [r7, #4]
  ssd1306_Line(x1,y1,x2,y1,color);
 800168e:	79bc      	ldrb	r4, [r7, #6]
 8001690:	797a      	ldrb	r2, [r7, #5]
 8001692:	79b9      	ldrb	r1, [r7, #6]
 8001694:	79f8      	ldrb	r0, [r7, #7]
 8001696:	7e3b      	ldrb	r3, [r7, #24]
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	4623      	mov	r3, r4
 800169c:	f7ff ff7c 	bl	8001598 <ssd1306_Line>
  ssd1306_Line(x2,y1,x2,y2,color);
 80016a0:	793c      	ldrb	r4, [r7, #4]
 80016a2:	797a      	ldrb	r2, [r7, #5]
 80016a4:	79b9      	ldrb	r1, [r7, #6]
 80016a6:	7978      	ldrb	r0, [r7, #5]
 80016a8:	7e3b      	ldrb	r3, [r7, #24]
 80016aa:	9300      	str	r3, [sp, #0]
 80016ac:	4623      	mov	r3, r4
 80016ae:	f7ff ff73 	bl	8001598 <ssd1306_Line>
  ssd1306_Line(x2,y2,x1,y2,color);
 80016b2:	793c      	ldrb	r4, [r7, #4]
 80016b4:	79fa      	ldrb	r2, [r7, #7]
 80016b6:	7939      	ldrb	r1, [r7, #4]
 80016b8:	7978      	ldrb	r0, [r7, #5]
 80016ba:	7e3b      	ldrb	r3, [r7, #24]
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	4623      	mov	r3, r4
 80016c0:	f7ff ff6a 	bl	8001598 <ssd1306_Line>
  ssd1306_Line(x1,y2,x1,y1,color);
 80016c4:	79bc      	ldrb	r4, [r7, #6]
 80016c6:	79fa      	ldrb	r2, [r7, #7]
 80016c8:	7939      	ldrb	r1, [r7, #4]
 80016ca:	79f8      	ldrb	r0, [r7, #7]
 80016cc:	7e3b      	ldrb	r3, [r7, #24]
 80016ce:	9300      	str	r3, [sp, #0]
 80016d0:	4623      	mov	r3, r4
 80016d2:	f7ff ff61 	bl	8001598 <ssd1306_Line>

  return;
 80016d6:	bf00      	nop
}
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd90      	pop	{r4, r7, pc}

080016de <ssd1306FillRect>:
void ssd1306FillRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint16_t color) {
 80016de:	b590      	push	{r4, r7, lr}
 80016e0:	b085      	sub	sp, #20
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	4604      	mov	r4, r0
 80016e6:	4608      	mov	r0, r1
 80016e8:	4611      	mov	r1, r2
 80016ea:	461a      	mov	r2, r3
 80016ec:	4623      	mov	r3, r4
 80016ee:	71fb      	strb	r3, [r7, #7]
 80016f0:	4603      	mov	r3, r0
 80016f2:	71bb      	strb	r3, [r7, #6]
 80016f4:	460b      	mov	r3, r1
 80016f6:	717b      	strb	r3, [r7, #5]
 80016f8:	4613      	mov	r3, r2
 80016fa:	713b      	strb	r3, [r7, #4]
    uint8_t x0, x1, y1;

    x0 = x;
 80016fc:	79fb      	ldrb	r3, [r7, #7]
 80016fe:	73fb      	strb	r3, [r7, #15]
    x1 = x + w;
 8001700:	79fa      	ldrb	r2, [r7, #7]
 8001702:	797b      	ldrb	r3, [r7, #5]
 8001704:	4413      	add	r3, r2
 8001706:	73bb      	strb	r3, [r7, #14]
    y1 = y + h;
 8001708:	79ba      	ldrb	r2, [r7, #6]
 800170a:	793b      	ldrb	r3, [r7, #4]
 800170c:	4413      	add	r3, r2
 800170e:	737b      	strb	r3, [r7, #13]
    for(; y < y1; y++)
 8001710:	e013      	b.n	800173a <ssd1306FillRect+0x5c>
        for(x = x0; x < x1; x++)
 8001712:	7bfb      	ldrb	r3, [r7, #15]
 8001714:	71fb      	strb	r3, [r7, #7]
 8001716:	e009      	b.n	800172c <ssd1306FillRect+0x4e>
        	ssd1306_DrawPixel(x, y, color);
 8001718:	8c3b      	ldrh	r3, [r7, #32]
 800171a:	b2da      	uxtb	r2, r3
 800171c:	79b9      	ldrb	r1, [r7, #6]
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff fe1b 	bl	800135c <ssd1306_DrawPixel>
        for(x = x0; x < x1; x++)
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	3301      	adds	r3, #1
 800172a:	71fb      	strb	r3, [r7, #7]
 800172c:	79fa      	ldrb	r2, [r7, #7]
 800172e:	7bbb      	ldrb	r3, [r7, #14]
 8001730:	429a      	cmp	r2, r3
 8001732:	d3f1      	bcc.n	8001718 <ssd1306FillRect+0x3a>
    for(; y < y1; y++)
 8001734:	79bb      	ldrb	r3, [r7, #6]
 8001736:	3301      	adds	r3, #1
 8001738:	71bb      	strb	r3, [r7, #6]
 800173a:	79ba      	ldrb	r2, [r7, #6]
 800173c:	7b7b      	ldrb	r3, [r7, #13]
 800173e:	429a      	cmp	r2, r3
 8001740:	d3e7      	bcc.n	8001712 <ssd1306FillRect+0x34>
            //ssd1306DrawPixel( x, y, color, layer);
}
 8001742:	bf00      	nop
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	bd90      	pop	{r4, r7, pc}

0800174c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001750:	f001 fd8a 	bl	8003268 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001754:	f000 f826 	bl	80017a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001758:	f000 f972 	bl	8001a40 <MX_GPIO_Init>
  MX_I2C1_Init();
 800175c:	f000 f868 	bl	8001830 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001760:	f000 f894 	bl	800188c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001764:	f000 f918 	bl	8001998 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001768:	f000 f8c6 	bl	80018f8 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 800176c:	f000 f93e 	bl	80019ec <MX_USART3_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001770:	2201      	movs	r2, #1
 8001772:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001776:	480a      	ldr	r0, [pc, #40]	; (80017a0 <main+0x54>)
 8001778:	f002 f955 	bl	8003a26 <HAL_GPIO_WritePin>

  // Init interrupt (For LoRa)
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800177c:	2200      	movs	r2, #0
 800177e:	2100      	movs	r1, #0
 8001780:	2025      	movs	r0, #37	; 0x25
 8001782:	f001 fece 	bl	8003522 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001786:	2025      	movs	r0, #37	; 0x25
 8001788:	f001 fee7 	bl	800355a <HAL_NVIC_EnableIRQ>

  // OLED init
  ssd1306_Init();
 800178c:	f7ff fd28 	bl	80011e0 <ssd1306_Init>
  ssd1306_Fill(Black);
 8001790:	2000      	movs	r0, #0
 8001792:	f7ff fd91 	bl	80012b8 <ssd1306_Fill>
  ssd1306_UpdateScreen();
 8001796:	f7ff fdb1 	bl	80012fc <ssd1306_UpdateScreen>

  while (1)
  {
	menu();
 800179a:	f001 fd13 	bl	80031c4 <menu>
 800179e:	e7fc      	b.n	800179a <main+0x4e>
 80017a0:	40011000 	.word	0x40011000

080017a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b090      	sub	sp, #64	; 0x40
 80017a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017aa:	f107 0318 	add.w	r3, r7, #24
 80017ae:	2228      	movs	r2, #40	; 0x28
 80017b0:	2100      	movs	r1, #0
 80017b2:	4618      	mov	r0, r3
 80017b4:	f005 f884 	bl	80068c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
 80017c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017c6:	2301      	movs	r3, #1
 80017c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017d0:	2300      	movs	r3, #0
 80017d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017d4:	2301      	movs	r3, #1
 80017d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017d8:	2302      	movs	r3, #2
 80017da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80017e2:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 80017e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e8:	f107 0318 	add.w	r3, r7, #24
 80017ec:	4618      	mov	r0, r3
 80017ee:	f002 fdbd 	bl	800436c <HAL_RCC_OscConfig>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80017f8:	f000 fa4a 	bl	8001c90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017fc:	230f      	movs	r3, #15
 80017fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001800:	2302      	movs	r3, #2
 8001802:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001804:	2300      	movs	r3, #0
 8001806:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001808:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800180c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001812:	1d3b      	adds	r3, r7, #4
 8001814:	2102      	movs	r1, #2
 8001816:	4618      	mov	r0, r3
 8001818:	f003 f828 	bl	800486c <HAL_RCC_ClockConfig>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001822:	f000 fa35 	bl	8001c90 <Error_Handler>
  }
}
 8001826:	bf00      	nop
 8001828:	3740      	adds	r7, #64	; 0x40
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001834:	4b12      	ldr	r3, [pc, #72]	; (8001880 <MX_I2C1_Init+0x50>)
 8001836:	4a13      	ldr	r2, [pc, #76]	; (8001884 <MX_I2C1_Init+0x54>)
 8001838:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <MX_I2C1_Init+0x50>)
 800183c:	4a12      	ldr	r2, [pc, #72]	; (8001888 <MX_I2C1_Init+0x58>)
 800183e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <MX_I2C1_Init+0x50>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <MX_I2C1_Init+0x50>)
 8001848:	2200      	movs	r2, #0
 800184a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <MX_I2C1_Init+0x50>)
 800184e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001852:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001854:	4b0a      	ldr	r3, [pc, #40]	; (8001880 <MX_I2C1_Init+0x50>)
 8001856:	2200      	movs	r2, #0
 8001858:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800185a:	4b09      	ldr	r3, [pc, #36]	; (8001880 <MX_I2C1_Init+0x50>)
 800185c:	2200      	movs	r2, #0
 800185e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001860:	4b07      	ldr	r3, [pc, #28]	; (8001880 <MX_I2C1_Init+0x50>)
 8001862:	2200      	movs	r2, #0
 8001864:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001866:	4b06      	ldr	r3, [pc, #24]	; (8001880 <MX_I2C1_Init+0x50>)
 8001868:	2200      	movs	r2, #0
 800186a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800186c:	4804      	ldr	r0, [pc, #16]	; (8001880 <MX_I2C1_Init+0x50>)
 800186e:	f002 f923 	bl	8003ab8 <HAL_I2C_Init>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001878:	f000 fa0a 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}
 8001880:	200005f8 	.word	0x200005f8
 8001884:	40005400 	.word	0x40005400
 8001888:	00061a80 	.word	0x00061a80

0800188c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001890:	4b17      	ldr	r3, [pc, #92]	; (80018f0 <MX_SPI1_Init+0x64>)
 8001892:	4a18      	ldr	r2, [pc, #96]	; (80018f4 <MX_SPI1_Init+0x68>)
 8001894:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001896:	4b16      	ldr	r3, [pc, #88]	; (80018f0 <MX_SPI1_Init+0x64>)
 8001898:	f44f 7282 	mov.w	r2, #260	; 0x104
 800189c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800189e:	4b14      	ldr	r3, [pc, #80]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018a4:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018aa:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018b0:	4b0f      	ldr	r3, [pc, #60]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018b6:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80018be:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018c0:	2220      	movs	r2, #32
 80018c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018c4:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018ca:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018d0:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018d8:	220a      	movs	r2, #10
 80018da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018dc:	4804      	ldr	r0, [pc, #16]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018de:	f003 f95f 	bl	8004ba0 <HAL_SPI_Init>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018e8:	f000 f9d2 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	200006d8 	.word	0x200006d8
 80018f4:	40013000 	.word	0x40013000

080018f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018fe:	f107 0308 	add.w	r3, r7, #8
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800190c:	463b      	mov	r3, r7
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001914:	4b1e      	ldr	r3, [pc, #120]	; (8001990 <MX_TIM1_Init+0x98>)
 8001916:	4a1f      	ldr	r2, [pc, #124]	; (8001994 <MX_TIM1_Init+0x9c>)
 8001918:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 6400;
 800191a:	4b1d      	ldr	r3, [pc, #116]	; (8001990 <MX_TIM1_Init+0x98>)
 800191c:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 8001920:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001922:	4b1b      	ldr	r3, [pc, #108]	; (8001990 <MX_TIM1_Init+0x98>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8001928:	4b19      	ldr	r3, [pc, #100]	; (8001990 <MX_TIM1_Init+0x98>)
 800192a:	2264      	movs	r2, #100	; 0x64
 800192c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800192e:	4b18      	ldr	r3, [pc, #96]	; (8001990 <MX_TIM1_Init+0x98>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001934:	4b16      	ldr	r3, [pc, #88]	; (8001990 <MX_TIM1_Init+0x98>)
 8001936:	2200      	movs	r2, #0
 8001938:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800193a:	4b15      	ldr	r3, [pc, #84]	; (8001990 <MX_TIM1_Init+0x98>)
 800193c:	2280      	movs	r2, #128	; 0x80
 800193e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001940:	4813      	ldr	r0, [pc, #76]	; (8001990 <MX_TIM1_Init+0x98>)
 8001942:	f003 fe99 	bl	8005678 <HAL_TIM_Base_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800194c:	f000 f9a0 	bl	8001c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001950:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001954:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001956:	f107 0308 	add.w	r3, r7, #8
 800195a:	4619      	mov	r1, r3
 800195c:	480c      	ldr	r0, [pc, #48]	; (8001990 <MX_TIM1_Init+0x98>)
 800195e:	f004 f863 	bl	8005a28 <HAL_TIM_ConfigClockSource>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001968:	f000 f992 	bl	8001c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 800196c:	2310      	movs	r3, #16
 800196e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001970:	2300      	movs	r3, #0
 8001972:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001974:	463b      	mov	r3, r7
 8001976:	4619      	mov	r1, r3
 8001978:	4805      	ldr	r0, [pc, #20]	; (8001990 <MX_TIM1_Init+0x98>)
 800197a:	f004 fa3f 	bl	8005dfc <HAL_TIMEx_MasterConfigSynchronization>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001984:	f000 f984 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001988:	bf00      	nop
 800198a:	3718      	adds	r7, #24
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	20000690 	.word	0x20000690
 8001994:	40012c00 	.word	0x40012c00

08001998 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800199c:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 800199e:	4a12      	ldr	r2, [pc, #72]	; (80019e8 <MX_USART1_UART_Init+0x50>)
 80019a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80019a2:	4b10      	ldr	r3, [pc, #64]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019a4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80019a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019b0:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019b6:	4b0b      	ldr	r3, [pc, #44]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019bc:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019be:	220c      	movs	r2, #12
 80019c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019c2:	4b08      	ldr	r3, [pc, #32]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019c8:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019ce:	4805      	ldr	r0, [pc, #20]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019d0:	f004 fa84 	bl	8005edc <HAL_UART_Init>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019da:	f000 f959 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	2000064c 	.word	0x2000064c
 80019e8:	40013800 	.word	0x40013800

080019ec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019f0:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 80019f2:	4a12      	ldr	r2, [pc, #72]	; (8001a3c <MX_USART3_UART_Init+0x50>)
 80019f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80019f6:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 80019f8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80019fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019fe:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a04:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a10:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a12:	220c      	movs	r2, #12
 8001a14:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a22:	4805      	ldr	r0, [pc, #20]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a24:	f004 fa5a 	bl	8005edc <HAL_UART_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a2e:	f000 f92f 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200005b4 	.word	0x200005b4
 8001a3c:	40004800 	.word	0x40004800

08001a40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b088      	sub	sp, #32
 8001a44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a46:	f107 0310 	add.w	r3, r7, #16
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a54:	4b5f      	ldr	r3, [pc, #380]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	4a5e      	ldr	r2, [pc, #376]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001a5a:	f043 0310 	orr.w	r3, r3, #16
 8001a5e:	6193      	str	r3, [r2, #24]
 8001a60:	4b5c      	ldr	r3, [pc, #368]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	f003 0310 	and.w	r3, r3, #16
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a6c:	4b59      	ldr	r3, [pc, #356]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	4a58      	ldr	r2, [pc, #352]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001a72:	f043 0320 	orr.w	r3, r3, #32
 8001a76:	6193      	str	r3, [r2, #24]
 8001a78:	4b56      	ldr	r3, [pc, #344]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001a7a:	699b      	ldr	r3, [r3, #24]
 8001a7c:	f003 0320 	and.w	r3, r3, #32
 8001a80:	60bb      	str	r3, [r7, #8]
 8001a82:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a84:	4b53      	ldr	r3, [pc, #332]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	4a52      	ldr	r2, [pc, #328]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001a8a:	f043 0304 	orr.w	r3, r3, #4
 8001a8e:	6193      	str	r3, [r2, #24]
 8001a90:	4b50      	ldr	r3, [pc, #320]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	f003 0304 	and.w	r3, r3, #4
 8001a98:	607b      	str	r3, [r7, #4]
 8001a9a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9c:	4b4d      	ldr	r3, [pc, #308]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	4a4c      	ldr	r2, [pc, #304]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001aa2:	f043 0308 	orr.w	r3, r3, #8
 8001aa6:	6193      	str	r3, [r2, #24]
 8001aa8:	4b4a      	ldr	r3, [pc, #296]	; (8001bd4 <MX_GPIO_Init+0x194>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	f003 0308 	and.w	r3, r3, #8
 8001ab0:	603b      	str	r3, [r7, #0]
 8001ab2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aba:	4847      	ldr	r0, [pc, #284]	; (8001bd8 <MX_GPIO_Init+0x198>)
 8001abc:	f001 ffb3 	bl	8003a26 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	2108      	movs	r1, #8
 8001ac4:	4845      	ldr	r0, [pc, #276]	; (8001bdc <MX_GPIO_Init+0x19c>)
 8001ac6:	f001 ffae 	bl	8003a26 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001aca:	2201      	movs	r2, #1
 8001acc:	2110      	movs	r1, #16
 8001ace:	4843      	ldr	r0, [pc, #268]	; (8001bdc <MX_GPIO_Init+0x19c>)
 8001ad0:	f001 ffa9 	bl	8003a26 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M1_Pin|M0_Pin, GPIO_PIN_RESET);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f242 0101 	movw	r1, #8193	; 0x2001
 8001ada:	4841      	ldr	r0, [pc, #260]	; (8001be0 <MX_GPIO_Init+0x1a0>)
 8001adc:	f001 ffa3 	bl	8003a26 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001ae0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ae4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aee:	2302      	movs	r3, #2
 8001af0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af2:	f107 0310 	add.w	r3, r7, #16
 8001af6:	4619      	mov	r1, r3
 8001af8:	4837      	ldr	r0, [pc, #220]	; (8001bd8 <MX_GPIO_Init+0x198>)
 8001afa:	f001 fdf9 	bl	80036f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001afe:	2304      	movs	r3, #4
 8001b00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b02:	4b38      	ldr	r3, [pc, #224]	; (8001be4 <MX_GPIO_Init+0x1a4>)
 8001b04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0a:	f107 0310 	add.w	r3, r7, #16
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4832      	ldr	r0, [pc, #200]	; (8001bdc <MX_GPIO_Init+0x19c>)
 8001b12:	f001 fded 	bl	80036f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001b16:	2318      	movs	r3, #24
 8001b18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b22:	2303      	movs	r3, #3
 8001b24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b26:	f107 0310 	add.w	r3, r7, #16
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	482b      	ldr	r0, [pc, #172]	; (8001bdc <MX_GPIO_Init+0x19c>)
 8001b2e:	f001 fddf 	bl	80036f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_Pin M0_Pin */
  GPIO_InitStruct.Pin = M1_Pin|M0_Pin;
 8001b32:	f242 0301 	movw	r3, #8193	; 0x2001
 8001b36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b40:	2302      	movs	r3, #2
 8001b42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b44:	f107 0310 	add.w	r3, r7, #16
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4825      	ldr	r0, [pc, #148]	; (8001be0 <MX_GPIO_Init+0x1a0>)
 8001b4c:	f001 fdd0 	bl	80036f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUX_Pin */
  GPIO_InitStruct.Pin = AUX_Pin;
 8001b50:	2302      	movs	r3, #2
 8001b52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(AUX_GPIO_Port, &GPIO_InitStruct);
 8001b5c:	f107 0310 	add.w	r3, r7, #16
 8001b60:	4619      	mov	r1, r3
 8001b62:	481f      	ldr	r0, [pc, #124]	; (8001be0 <MX_GPIO_Init+0x1a0>)
 8001b64:	f001 fdc4 	bl	80036f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001b68:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001b6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b6e:	4b1d      	ldr	r3, [pc, #116]	; (8001be4 <MX_GPIO_Init+0x1a4>)
 8001b70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b72:	2301      	movs	r3, #1
 8001b74:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b76:	f107 0310 	add.w	r3, r7, #16
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4818      	ldr	r0, [pc, #96]	; (8001be0 <MX_GPIO_Init+0x1a0>)
 8001b7e:	f001 fdb7 	bl	80036f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001b82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b88:	4b16      	ldr	r3, [pc, #88]	; (8001be4 <MX_GPIO_Init+0x1a4>)
 8001b8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b90:	f107 0310 	add.w	r3, r7, #16
 8001b94:	4619      	mov	r1, r3
 8001b96:	4811      	ldr	r0, [pc, #68]	; (8001bdc <MX_GPIO_Init+0x19c>)
 8001b98:	f001 fdaa 	bl	80036f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	2008      	movs	r0, #8
 8001ba2:	f001 fcbe 	bl	8003522 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001ba6:	2008      	movs	r0, #8
 8001ba8:	f001 fcd7 	bl	800355a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001bac:	2200      	movs	r2, #0
 8001bae:	2100      	movs	r1, #0
 8001bb0:	2017      	movs	r0, #23
 8001bb2:	f001 fcb6 	bl	8003522 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001bb6:	2017      	movs	r0, #23
 8001bb8:	f001 fccf 	bl	800355a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	2028      	movs	r0, #40	; 0x28
 8001bc2:	f001 fcae 	bl	8003522 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bc6:	2028      	movs	r0, #40	; 0x28
 8001bc8:	f001 fcc7 	bl	800355a <HAL_NVIC_EnableIRQ>

}
 8001bcc:	bf00      	nop
 8001bce:	3720      	adds	r7, #32
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40011000 	.word	0x40011000
 8001bdc:	40010800 	.word	0x40010800
 8001be0:	40010c00 	.word	0x40010c00
 8001be4:	10210000 	.word	0x10210000

08001be8 <HAL_GPIO_EXTI_Callback>:



//----------------------------------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin== GPIO_PIN_2)			// If detect External interrupt from PA2
 8001bf2:	88fb      	ldrh	r3, [r7, #6]
 8001bf4:	2b04      	cmp	r3, #4
 8001bf6:	d108      	bne.n	8001c0a <HAL_GPIO_EXTI_Callback+0x22>
  {
	  if(tx_or_rx_mode == rx_mode)
 8001bf8:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001bfa:	781a      	ldrb	r2, [r3, #0]
 8001bfc:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <HAL_GPIO_EXTI_Callback+0x30>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d103      	bne.n	8001c0c <HAL_GPIO_EXTI_Callback+0x24>
	  {
		  IRQ_Callback();					// Call Callback
 8001c04:	f7fe fe4a 	bl	800089c <IRQ_Callback>
  }
  else
  {
    __NOP();
  }
}
 8001c08:	e000      	b.n	8001c0c <HAL_GPIO_EXTI_Callback+0x24>
    __NOP();
 8001c0a:	bf00      	nop
}
 8001c0c:	bf00      	nop
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20000003 	.word	0x20000003
 8001c18:	2000011a 	.word	0x2000011a

08001c1c <HAL_UART_RxCpltCallback>:
//----------------------------------------------------------------------------------------
// Receive data from LoRa module
// If data received (Received 1 bytes)        Define in: HAL_UART_Receive_IT(&huart1, str, 1);
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)											// Which uart generate Callback function
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a15      	ldr	r2, [pc, #84]	; (8001c7c <HAL_UART_RxCpltCallback+0x60>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d123      	bne.n	8001c74 <HAL_UART_RxCpltCallback+0x58>
	{
		if((str[0] == '\0') || (rx_data_counter >= sizeof(uart_rx_data)))   		// Detect '\0' Null or  data too long
 8001c2c:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <HAL_UART_RxCpltCallback+0x64>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d003      	beq.n	8001c3c <HAL_UART_RxCpltCallback+0x20>
 8001c34:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <HAL_UART_RxCpltCallback+0x68>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b31      	cmp	r3, #49	; 0x31
 8001c3a:	d906      	bls.n	8001c4a <HAL_UART_RxCpltCallback+0x2e>
		{
			flag_command_received = true;                          // Data is ready
 8001c3c:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_UART_RxCpltCallback+0x6c>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	701a      	strb	r2, [r3, #0]
			rx_data_counter = 0;
 8001c42:	4b10      	ldr	r3, [pc, #64]	; (8001c84 <HAL_UART_RxCpltCallback+0x68>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	701a      	strb	r2, [r3, #0]
			uart_rx_data[rx_data_counter] = str[0];					// Save data in global buffer
			HAL_UART_Receive_IT(&huart1, str, 1);					// Turn on "HAL_UART_Receive_IT"
			rx_data_counter ++;
		}
	}
}
 8001c48:	e014      	b.n	8001c74 <HAL_UART_RxCpltCallback+0x58>
			flag_command_received = false;							// Receive data
 8001c4a:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <HAL_UART_RxCpltCallback+0x6c>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	701a      	strb	r2, [r3, #0]
			uart_rx_data[rx_data_counter] = str[0];					// Save data in global buffer
 8001c50:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <HAL_UART_RxCpltCallback+0x68>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	461a      	mov	r2, r3
 8001c56:	4b0a      	ldr	r3, [pc, #40]	; (8001c80 <HAL_UART_RxCpltCallback+0x64>)
 8001c58:	7819      	ldrb	r1, [r3, #0]
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <HAL_UART_RxCpltCallback+0x70>)
 8001c5c:	5499      	strb	r1, [r3, r2]
			HAL_UART_Receive_IT(&huart1, str, 1);					// Turn on "HAL_UART_Receive_IT"
 8001c5e:	2201      	movs	r2, #1
 8001c60:	4907      	ldr	r1, [pc, #28]	; (8001c80 <HAL_UART_RxCpltCallback+0x64>)
 8001c62:	4806      	ldr	r0, [pc, #24]	; (8001c7c <HAL_UART_RxCpltCallback+0x60>)
 8001c64:	f004 f9cb 	bl	8005ffe <HAL_UART_Receive_IT>
			rx_data_counter ++;
 8001c68:	4b06      	ldr	r3, [pc, #24]	; (8001c84 <HAL_UART_RxCpltCallback+0x68>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	b2da      	uxtb	r2, r3
 8001c70:	4b04      	ldr	r3, [pc, #16]	; (8001c84 <HAL_UART_RxCpltCallback+0x68>)
 8001c72:	701a      	strb	r2, [r3, #0]
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	2000064c 	.word	0x2000064c
 8001c80:	2000059c 	.word	0x2000059c
 8001c84:	2000059e 	.word	0x2000059e
 8001c88:	2000059d 	.word	0x2000059d
 8001c8c:	20000568 	.word	0x20000568

08001c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c94:	b672      	cpsid	i
}
 8001c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c98:	e7fe      	b.n	8001c98 <Error_Handler+0x8>
	...

08001c9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ca2:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <HAL_MspInit+0x5c>)
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	4a14      	ldr	r2, [pc, #80]	; (8001cf8 <HAL_MspInit+0x5c>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6193      	str	r3, [r2, #24]
 8001cae:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <HAL_MspInit+0x5c>)
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cba:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <HAL_MspInit+0x5c>)
 8001cbc:	69db      	ldr	r3, [r3, #28]
 8001cbe:	4a0e      	ldr	r2, [pc, #56]	; (8001cf8 <HAL_MspInit+0x5c>)
 8001cc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc4:	61d3      	str	r3, [r2, #28]
 8001cc6:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <HAL_MspInit+0x5c>)
 8001cc8:	69db      	ldr	r3, [r3, #28]
 8001cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cd2:	4b0a      	ldr	r3, [pc, #40]	; (8001cfc <HAL_MspInit+0x60>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	4a04      	ldr	r2, [pc, #16]	; (8001cfc <HAL_MspInit+0x60>)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bc80      	pop	{r7}
 8001cf6:	4770      	bx	lr
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40010000 	.word	0x40010000

08001d00 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d08:	f107 0310 	add.w	r3, r7, #16
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a15      	ldr	r2, [pc, #84]	; (8001d70 <HAL_I2C_MspInit+0x70>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d123      	bne.n	8001d68 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d20:	4b14      	ldr	r3, [pc, #80]	; (8001d74 <HAL_I2C_MspInit+0x74>)
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	4a13      	ldr	r2, [pc, #76]	; (8001d74 <HAL_I2C_MspInit+0x74>)
 8001d26:	f043 0308 	orr.w	r3, r3, #8
 8001d2a:	6193      	str	r3, [r2, #24]
 8001d2c:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <HAL_I2C_MspInit+0x74>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	f003 0308 	and.w	r3, r3, #8
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d38:	23c0      	movs	r3, #192	; 0xc0
 8001d3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d3c:	2312      	movs	r3, #18
 8001d3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d40:	2303      	movs	r3, #3
 8001d42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d44:	f107 0310 	add.w	r3, r7, #16
 8001d48:	4619      	mov	r1, r3
 8001d4a:	480b      	ldr	r0, [pc, #44]	; (8001d78 <HAL_I2C_MspInit+0x78>)
 8001d4c:	f001 fcd0 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d50:	4b08      	ldr	r3, [pc, #32]	; (8001d74 <HAL_I2C_MspInit+0x74>)
 8001d52:	69db      	ldr	r3, [r3, #28]
 8001d54:	4a07      	ldr	r2, [pc, #28]	; (8001d74 <HAL_I2C_MspInit+0x74>)
 8001d56:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d5a:	61d3      	str	r3, [r2, #28]
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <HAL_I2C_MspInit+0x74>)
 8001d5e:	69db      	ldr	r3, [r3, #28]
 8001d60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d64:	60bb      	str	r3, [r7, #8]
 8001d66:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d68:	bf00      	nop
 8001d6a:	3720      	adds	r7, #32
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40005400 	.word	0x40005400
 8001d74:	40021000 	.word	0x40021000
 8001d78:	40010c00 	.word	0x40010c00

08001d7c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b088      	sub	sp, #32
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 0310 	add.w	r3, r7, #16
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a1b      	ldr	r2, [pc, #108]	; (8001e04 <HAL_SPI_MspInit+0x88>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d12f      	bne.n	8001dfc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d9c:	4b1a      	ldr	r3, [pc, #104]	; (8001e08 <HAL_SPI_MspInit+0x8c>)
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	4a19      	ldr	r2, [pc, #100]	; (8001e08 <HAL_SPI_MspInit+0x8c>)
 8001da2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001da6:	6193      	str	r3, [r2, #24]
 8001da8:	4b17      	ldr	r3, [pc, #92]	; (8001e08 <HAL_SPI_MspInit+0x8c>)
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db4:	4b14      	ldr	r3, [pc, #80]	; (8001e08 <HAL_SPI_MspInit+0x8c>)
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	4a13      	ldr	r2, [pc, #76]	; (8001e08 <HAL_SPI_MspInit+0x8c>)
 8001dba:	f043 0304 	orr.w	r3, r3, #4
 8001dbe:	6193      	str	r3, [r2, #24]
 8001dc0:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <HAL_SPI_MspInit+0x8c>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	f003 0304 	and.w	r3, r3, #4
 8001dc8:	60bb      	str	r3, [r7, #8]
 8001dca:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001dcc:	23a0      	movs	r3, #160	; 0xa0
 8001dce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd8:	f107 0310 	add.w	r3, r7, #16
 8001ddc:	4619      	mov	r1, r3
 8001dde:	480b      	ldr	r0, [pc, #44]	; (8001e0c <HAL_SPI_MspInit+0x90>)
 8001de0:	f001 fc86 	bl	80036f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001de4:	2340      	movs	r3, #64	; 0x40
 8001de6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de8:	2300      	movs	r3, #0
 8001dea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df0:	f107 0310 	add.w	r3, r7, #16
 8001df4:	4619      	mov	r1, r3
 8001df6:	4805      	ldr	r0, [pc, #20]	; (8001e0c <HAL_SPI_MspInit+0x90>)
 8001df8:	f001 fc7a 	bl	80036f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001dfc:	bf00      	nop
 8001dfe:	3720      	adds	r7, #32
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40013000 	.word	0x40013000
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40010800 	.word	0x40010800

08001e10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a0d      	ldr	r2, [pc, #52]	; (8001e54 <HAL_TIM_Base_MspInit+0x44>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d113      	bne.n	8001e4a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e22:	4b0d      	ldr	r3, [pc, #52]	; (8001e58 <HAL_TIM_Base_MspInit+0x48>)
 8001e24:	699b      	ldr	r3, [r3, #24]
 8001e26:	4a0c      	ldr	r2, [pc, #48]	; (8001e58 <HAL_TIM_Base_MspInit+0x48>)
 8001e28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e2c:	6193      	str	r3, [r2, #24]
 8001e2e:	4b0a      	ldr	r3, [pc, #40]	; (8001e58 <HAL_TIM_Base_MspInit+0x48>)
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	2019      	movs	r0, #25
 8001e40:	f001 fb6f 	bl	8003522 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001e44:	2019      	movs	r0, #25
 8001e46:	f001 fb88 	bl	800355a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001e4a:	bf00      	nop
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	40012c00 	.word	0x40012c00
 8001e58:	40021000 	.word	0x40021000

08001e5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	; 0x28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 0318 	add.w	r3, r7, #24
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a3c      	ldr	r2, [pc, #240]	; (8001f68 <HAL_UART_MspInit+0x10c>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d13a      	bne.n	8001ef2 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e7c:	4b3b      	ldr	r3, [pc, #236]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	4a3a      	ldr	r2, [pc, #232]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001e82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e86:	6193      	str	r3, [r2, #24]
 8001e88:	4b38      	ldr	r3, [pc, #224]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e90:	617b      	str	r3, [r7, #20]
 8001e92:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e94:	4b35      	ldr	r3, [pc, #212]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001e96:	699b      	ldr	r3, [r3, #24]
 8001e98:	4a34      	ldr	r2, [pc, #208]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001e9a:	f043 0304 	orr.w	r3, r3, #4
 8001e9e:	6193      	str	r3, [r2, #24]
 8001ea0:	4b32      	ldr	r3, [pc, #200]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	f003 0304 	and.w	r3, r3, #4
 8001ea8:	613b      	str	r3, [r7, #16]
 8001eaa:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001eac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001eb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eba:	f107 0318 	add.w	r3, r7, #24
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	482b      	ldr	r0, [pc, #172]	; (8001f70 <HAL_UART_MspInit+0x114>)
 8001ec2:	f001 fc15 	bl	80036f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ec6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001eca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed4:	f107 0318 	add.w	r3, r7, #24
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4825      	ldr	r0, [pc, #148]	; (8001f70 <HAL_UART_MspInit+0x114>)
 8001edc:	f001 fc08 	bl	80036f0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	2025      	movs	r0, #37	; 0x25
 8001ee6:	f001 fb1c 	bl	8003522 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001eea:	2025      	movs	r0, #37	; 0x25
 8001eec:	f001 fb35 	bl	800355a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001ef0:	e036      	b.n	8001f60 <HAL_UART_MspInit+0x104>
  else if(huart->Instance==USART3)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a1f      	ldr	r2, [pc, #124]	; (8001f74 <HAL_UART_MspInit+0x118>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d131      	bne.n	8001f60 <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001efc:	4b1b      	ldr	r3, [pc, #108]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001efe:	69db      	ldr	r3, [r3, #28]
 8001f00:	4a1a      	ldr	r2, [pc, #104]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001f02:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f06:	61d3      	str	r3, [r2, #28]
 8001f08:	4b18      	ldr	r3, [pc, #96]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001f0a:	69db      	ldr	r3, [r3, #28]
 8001f0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f14:	4b15      	ldr	r3, [pc, #84]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	4a14      	ldr	r2, [pc, #80]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001f1a:	f043 0308 	orr.w	r3, r3, #8
 8001f1e:	6193      	str	r3, [r2, #24]
 8001f20:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <HAL_UART_MspInit+0x110>)
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	f003 0308 	and.w	r3, r3, #8
 8001f28:	60bb      	str	r3, [r7, #8]
 8001f2a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f32:	2302      	movs	r3, #2
 8001f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f36:	2303      	movs	r3, #3
 8001f38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f3a:	f107 0318 	add.w	r3, r7, #24
 8001f3e:	4619      	mov	r1, r3
 8001f40:	480d      	ldr	r0, [pc, #52]	; (8001f78 <HAL_UART_MspInit+0x11c>)
 8001f42:	f001 fbd5 	bl	80036f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001f46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f50:	2300      	movs	r3, #0
 8001f52:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f54:	f107 0318 	add.w	r3, r7, #24
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4807      	ldr	r0, [pc, #28]	; (8001f78 <HAL_UART_MspInit+0x11c>)
 8001f5c:	f001 fbc8 	bl	80036f0 <HAL_GPIO_Init>
}
 8001f60:	bf00      	nop
 8001f62:	3728      	adds	r7, #40	; 0x28
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40013800 	.word	0x40013800
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	40010800 	.word	0x40010800
 8001f74:	40004800 	.word	0x40004800
 8001f78:	40010c00 	.word	0x40010c00

08001f7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f80:	e7fe      	b.n	8001f80 <NMI_Handler+0x4>

08001f82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f82:	b480      	push	{r7}
 8001f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f86:	e7fe      	b.n	8001f86 <HardFault_Handler+0x4>

08001f88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f8c:	e7fe      	b.n	8001f8c <MemManage_Handler+0x4>

08001f8e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f92:	e7fe      	b.n	8001f92 <BusFault_Handler+0x4>

08001f94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f98:	e7fe      	b.n	8001f98 <UsageFault_Handler+0x4>

08001f9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bc80      	pop	{r7}
 8001fa4:	4770      	bx	lr

08001fa6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001faa:	bf00      	nop
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr

08001fb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr

08001fbe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc2:	f001 f997 	bl	80032f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001fce:	2004      	movs	r0, #4
 8001fd0:	f001 fd5a 	bl	8003a88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001fd4:	bf00      	nop
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	// Detect "DOWN" button
	if(block_interrupt_form_up_and_down_buttons == false)				// Block wen function running
 8001fdc:	4b0f      	ldr	r3, [pc, #60]	; (800201c <EXTI9_5_IRQHandler+0x44>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	f083 0301 	eor.w	r3, r3, #1
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d012      	beq.n	8002010 <EXTI9_5_IRQHandler+0x38>
	{
		if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_8))						// If interrupt from GPIOA PIN_8
 8001fea:	4b0d      	ldr	r3, [pc, #52]	; (8002020 <EXTI9_5_IRQHandler+0x48>)
 8001fec:	695b      	ldr	r3, [r3, #20]
 8001fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d00c      	beq.n	8002010 <EXTI9_5_IRQHandler+0x38>
			{
				if(button_processed_status == doesent_detected)
 8001ff6:	4b0b      	ldr	r3, [pc, #44]	; (8002024 <EXTI9_5_IRQHandler+0x4c>)
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	4b0a      	ldr	r3, [pc, #40]	; (8002028 <EXTI9_5_IRQHandler+0x50>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	429a      	cmp	r2, r3
 8002002:	d105      	bne.n	8002010 <EXTI9_5_IRQHandler+0x38>
				{
					HAL_TIM_Base_Start_IT(&htim1);							// Turn on Timer 1
 8002004:	4809      	ldr	r0, [pc, #36]	; (800202c <EXTI9_5_IRQHandler+0x54>)
 8002006:	f003 fb87 	bl	8005718 <HAL_TIM_Base_Start_IT>
					button_processed_status = detected;						// For interrupt work only one time
 800200a:	4b07      	ldr	r3, [pc, #28]	; (8002028 <EXTI9_5_IRQHandler+0x50>)
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
				}
			}
	}

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002010:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002014:	f001 fd38 	bl	8003a88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}
 800201c:	200005a8 	.word	0x200005a8
 8002020:	40010400 	.word	0x40010400
 8002024:	2000001c 	.word	0x2000001c
 8002028:	20000020 	.word	0x20000020
 800202c:	20000690 	.word	0x20000690

08002030 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
	 * EXTI9_5_IRQHandler and EXTI15_10_IRQHandler
	 */

//	static int delay_time = 0;										//	Counter

	if(button_processed_status == detected)							// If pressed button was detected by external interrupts
 8002034:	4b37      	ldr	r3, [pc, #220]	; (8002114 <TIM1_UP_IRQHandler+0xe4>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d165      	bne.n	8002108 <TIM1_UP_IRQHandler+0xd8>
	{
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == 0)    			// If "UP" button was pressed
 800203c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002040:	4835      	ldr	r0, [pc, #212]	; (8002118 <TIM1_UP_IRQHandler+0xe8>)
 8002042:	f001 fcd9 	bl	80039f8 <HAL_GPIO_ReadPin>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d118      	bne.n	800207e <TIM1_UP_IRQHandler+0x4e>
		{
			/*
			 * If every time when timer interrupt, delay_time will increment
			 * for avoid bounce button
			 */
			delay_time++;
 800204c:	4b33      	ldr	r3, [pc, #204]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	3301      	adds	r3, #1
 8002052:	4a32      	ldr	r2, [pc, #200]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 8002054:	6013      	str	r3, [r2, #0]

			if(delay_time >= dalay_duration)						// if button pressed more than dalay_duration time it mean button was pressed
 8002056:	4b32      	ldr	r3, [pc, #200]	; (8002120 <TIM1_UP_IRQHandler+0xf0>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	461a      	mov	r2, r3
 800205c:	4b2f      	ldr	r3, [pc, #188]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	429a      	cmp	r2, r3
 8002062:	dc51      	bgt.n	8002108 <TIM1_UP_IRQHandler+0xd8>
			{
				button_processed_status = 1;						// Flag for interrupts
 8002064:	4b2b      	ldr	r3, [pc, #172]	; (8002114 <TIM1_UP_IRQHandler+0xe4>)
 8002066:	2201      	movs	r2, #1
 8002068:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim1);						// Stop timer, because timer has done work above, and timer don't need
 800206a:	482e      	ldr	r0, [pc, #184]	; (8002124 <TIM1_UP_IRQHandler+0xf4>)
 800206c:	f003 fba6 	bl	80057bc <HAL_TIM_Base_Stop_IT>

				button_status = BOTTON_UP;
 8002070:	4b2d      	ldr	r3, [pc, #180]	; (8002128 <TIM1_UP_IRQHandler+0xf8>)
 8002072:	2201      	movs	r2, #1
 8002074:	701a      	strb	r2, [r3, #0]
				delay_time = 0;
 8002076:	4b29      	ldr	r3, [pc, #164]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	e044      	b.n	8002108 <TIM1_UP_IRQHandler+0xd8>
			}
		}

		else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == 0)   			 	// If "DOWN" button was pressed
 800207e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002082:	482a      	ldr	r0, [pc, #168]	; (800212c <TIM1_UP_IRQHandler+0xfc>)
 8002084:	f001 fcb8 	bl	80039f8 <HAL_GPIO_ReadPin>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d118      	bne.n	80020c0 <TIM1_UP_IRQHandler+0x90>
		{
			/*
			* If every time when timer interrupt, delay_time will increment
			* for avoid bounce button
			*/
			delay_time++;
 800208e:	4b23      	ldr	r3, [pc, #140]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	3301      	adds	r3, #1
 8002094:	4a21      	ldr	r2, [pc, #132]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 8002096:	6013      	str	r3, [r2, #0]

			if(delay_time >= dalay_duration)						// if button pressed more than dalay_duration time it mean button was pressed
 8002098:	4b21      	ldr	r3, [pc, #132]	; (8002120 <TIM1_UP_IRQHandler+0xf0>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	461a      	mov	r2, r3
 800209e:	4b1f      	ldr	r3, [pc, #124]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	dc30      	bgt.n	8002108 <TIM1_UP_IRQHandler+0xd8>
			{
				button_processed_status = 1;						// Flag for interrupts
 80020a6:	4b1b      	ldr	r3, [pc, #108]	; (8002114 <TIM1_UP_IRQHandler+0xe4>)
 80020a8:	2201      	movs	r2, #1
 80020aa:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim1);						// Stop timer, because timer has done work above, and timer don't need
 80020ac:	481d      	ldr	r0, [pc, #116]	; (8002124 <TIM1_UP_IRQHandler+0xf4>)
 80020ae:	f003 fb85 	bl	80057bc <HAL_TIM_Base_Stop_IT>

				button_status = BUTTON_DOWN;
 80020b2:	4b1d      	ldr	r3, [pc, #116]	; (8002128 <TIM1_UP_IRQHandler+0xf8>)
 80020b4:	2203      	movs	r2, #3
 80020b6:	701a      	strb	r2, [r3, #0]
				delay_time = 0;
 80020b8:	4b18      	ldr	r3, [pc, #96]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	e023      	b.n	8002108 <TIM1_UP_IRQHandler+0xd8>
			}
		}

		else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == 0)   			// If "ENTER" button was pressed
 80020c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020c4:	4814      	ldr	r0, [pc, #80]	; (8002118 <TIM1_UP_IRQHandler+0xe8>)
 80020c6:	f001 fc97 	bl	80039f8 <HAL_GPIO_ReadPin>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d118      	bne.n	8002102 <TIM1_UP_IRQHandler+0xd2>
		{
			/*
			* If every time when timer interrupt, delay_time will increment
			* for avoid bounce button
			*/
			delay_time++;
 80020d0:	4b12      	ldr	r3, [pc, #72]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	3301      	adds	r3, #1
 80020d6:	4a11      	ldr	r2, [pc, #68]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 80020d8:	6013      	str	r3, [r2, #0]

			if(delay_time >= dalay_duration)						// if button pressed more than dalay_duration time it mean button was pressed
 80020da:	4b11      	ldr	r3, [pc, #68]	; (8002120 <TIM1_UP_IRQHandler+0xf0>)
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	461a      	mov	r2, r3
 80020e0:	4b0e      	ldr	r3, [pc, #56]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	429a      	cmp	r2, r3
 80020e6:	dc0f      	bgt.n	8002108 <TIM1_UP_IRQHandler+0xd8>
			{
				button_processed_status = 1;
 80020e8:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <TIM1_UP_IRQHandler+0xe4>)
 80020ea:	2201      	movs	r2, #1
 80020ec:	601a      	str	r2, [r3, #0]
				button_status = BUTTON_ENTER;
 80020ee:	4b0e      	ldr	r3, [pc, #56]	; (8002128 <TIM1_UP_IRQHandler+0xf8>)
 80020f0:	2202      	movs	r2, #2
 80020f2:	701a      	strb	r2, [r3, #0]
				delay_time = 0;
 80020f4:	4b09      	ldr	r3, [pc, #36]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim1);						// Stop timer, because timer has done work above, and timer don't need
 80020fa:	480a      	ldr	r0, [pc, #40]	; (8002124 <TIM1_UP_IRQHandler+0xf4>)
 80020fc:	f003 fb5e 	bl	80057bc <HAL_TIM_Base_Stop_IT>
 8002100:	e002      	b.n	8002108 <TIM1_UP_IRQHandler+0xd8>
			}
		}
		else
		{
			delay_time = 0;
 8002102:	4b06      	ldr	r3, [pc, #24]	; (800211c <TIM1_UP_IRQHandler+0xec>)
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
		}

	}

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002108:	4806      	ldr	r0, [pc, #24]	; (8002124 <TIM1_UP_IRQHandler+0xf4>)
 800210a:	f003 fb85 	bl	8005818 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	20000020 	.word	0x20000020
 8002118:	40010c00 	.word	0x40010c00
 800211c:	200005a0 	.word	0x200005a0
 8002120:	2000001d 	.word	0x2000001d
 8002124:	20000690 	.word	0x20000690
 8002128:	200005a9 	.word	0x200005a9
 800212c:	40010800 	.word	0x40010800

08002130 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002134:	4802      	ldr	r0, [pc, #8]	; (8002140 <USART1_IRQHandler+0x10>)
 8002136:	f003 ff93 	bl	8006060 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	2000064c 	.word	0x2000064c

08002144 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if(block_interrupt_form_up_and_down_buttons == false)				// Block wen function running
 8002148:	4b1b      	ldr	r3, [pc, #108]	; (80021b8 <EXTI15_10_IRQHandler+0x74>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	f083 0301 	eor.w	r3, r3, #1
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d012      	beq.n	800217c <EXTI15_10_IRQHandler+0x38>
	{
		// Detect "UP" button
		if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_14))	// If interrupt from GPIOB PIN_14
 8002156:	4b19      	ldr	r3, [pc, #100]	; (80021bc <EXTI15_10_IRQHandler+0x78>)
 8002158:	695b      	ldr	r3, [r3, #20]
 800215a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d00c      	beq.n	800217c <EXTI15_10_IRQHandler+0x38>
		{
			if(button_processed_status == doesent_detected)
 8002162:	4b17      	ldr	r3, [pc, #92]	; (80021c0 <EXTI15_10_IRQHandler+0x7c>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	461a      	mov	r2, r3
 8002168:	4b16      	ldr	r3, [pc, #88]	; (80021c4 <EXTI15_10_IRQHandler+0x80>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	429a      	cmp	r2, r3
 800216e:	d105      	bne.n	800217c <EXTI15_10_IRQHandler+0x38>
			{
				HAL_TIM_Base_Start_IT(&htim1);		// Turn on Timer 1
 8002170:	4815      	ldr	r0, [pc, #84]	; (80021c8 <EXTI15_10_IRQHandler+0x84>)
 8002172:	f003 fad1 	bl	8005718 <HAL_TIM_Base_Start_IT>
				button_processed_status = detected;						// For interrupt work only one time
 8002176:	4b13      	ldr	r3, [pc, #76]	; (80021c4 <EXTI15_10_IRQHandler+0x80>)
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
			}
		}
	}

	// Detect "ENTER" button
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_15))	// If interrupt from GPIOB PIN_15
 800217c:	4b0f      	ldr	r3, [pc, #60]	; (80021bc <EXTI15_10_IRQHandler+0x78>)
 800217e:	695b      	ldr	r3, [r3, #20]
 8002180:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00c      	beq.n	80021a2 <EXTI15_10_IRQHandler+0x5e>
	{
		if(button_processed_status == doesent_detected)
 8002188:	4b0d      	ldr	r3, [pc, #52]	; (80021c0 <EXTI15_10_IRQHandler+0x7c>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	461a      	mov	r2, r3
 800218e:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <EXTI15_10_IRQHandler+0x80>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	429a      	cmp	r2, r3
 8002194:	d105      	bne.n	80021a2 <EXTI15_10_IRQHandler+0x5e>
		{
			HAL_TIM_Base_Start_IT(&htim1);		// Turn on Timer 1
 8002196:	480c      	ldr	r0, [pc, #48]	; (80021c8 <EXTI15_10_IRQHandler+0x84>)
 8002198:	f003 fabe 	bl	8005718 <HAL_TIM_Base_Start_IT>
			button_processed_status = detected;						// For interrupt work only one time
 800219c:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <EXTI15_10_IRQHandler+0x80>)
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
		}
	}


  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80021a2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80021a6:	f001 fc6f 	bl	8003a88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80021aa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80021ae:	f001 fc6b 	bl	8003a88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	200005a8 	.word	0x200005a8
 80021bc:	40010400 	.word	0x40010400
 80021c0:	2000001c 	.word	0x2000001c
 80021c4:	20000020 	.word	0x20000020
 80021c8:	20000690 	.word	0x20000690

080021cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021d4:	4a14      	ldr	r2, [pc, #80]	; (8002228 <_sbrk+0x5c>)
 80021d6:	4b15      	ldr	r3, [pc, #84]	; (800222c <_sbrk+0x60>)
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021e0:	4b13      	ldr	r3, [pc, #76]	; (8002230 <_sbrk+0x64>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d102      	bne.n	80021ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021e8:	4b11      	ldr	r3, [pc, #68]	; (8002230 <_sbrk+0x64>)
 80021ea:	4a12      	ldr	r2, [pc, #72]	; (8002234 <_sbrk+0x68>)
 80021ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ee:	4b10      	ldr	r3, [pc, #64]	; (8002230 <_sbrk+0x64>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4413      	add	r3, r2
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d207      	bcs.n	800220c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021fc:	f004 fb0e 	bl	800681c <__errno>
 8002200:	4603      	mov	r3, r0
 8002202:	220c      	movs	r2, #12
 8002204:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002206:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800220a:	e009      	b.n	8002220 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800220c:	4b08      	ldr	r3, [pc, #32]	; (8002230 <_sbrk+0x64>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002212:	4b07      	ldr	r3, [pc, #28]	; (8002230 <_sbrk+0x64>)
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4413      	add	r3, r2
 800221a:	4a05      	ldr	r2, [pc, #20]	; (8002230 <_sbrk+0x64>)
 800221c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800221e:	68fb      	ldr	r3, [r7, #12]
}
 8002220:	4618      	mov	r0, r3
 8002222:	3718      	adds	r7, #24
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	20005000 	.word	0x20005000
 800222c:	00000400 	.word	0x00000400
 8002230:	200005a4 	.word	0x200005a4
 8002234:	200008d0 	.word	0x200008d0

08002238 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	bc80      	pop	{r7}
 8002242:	4770      	bx	lr

08002244 <Menu_Init>:
void nrf_rx_mode(void);


// ----------------------------------------------------------------------------------------
void Menu_Init (void)
{
 8002244:	b480      	push	{r7}
 8002246:	b08d      	sub	sp, #52	; 0x34
 8002248:	af00      	add	r7, sp, #0
	// Make pointers on funsctions
	// Main functions
	void (*p_print_rows_on_oled_if_up) (void);
	p_print_rows_on_oled_if_up = print_rows_on_oled_if_up;
 800224a:	4b89      	ldr	r3, [pc, #548]	; (8002470 <Menu_Init+0x22c>)
 800224c:	62fb      	str	r3, [r7, #44]	; 0x2c

	void (*p_print_rows_on_oled_if_down) (void);					// Create pointer on function
	p_print_rows_on_oled_if_down = print_rows_on_oled_if_down;		// Save function print on pointer print_p
 800224e:	4b89      	ldr	r3, [pc, #548]	; (8002474 <Menu_Init+0x230>)
 8002250:	62bb      	str	r3, [r7, #40]	; 0x28

	void (*p_return_from_menu)(void);
	p_return_from_menu = return_from_menu;
 8002252:	4b89      	ldr	r3, [pc, #548]	; (8002478 <Menu_Init+0x234>)
 8002254:	627b      	str	r3, [r7, #36]	; 0x24

	void (*p_action) (void);										// Create pointer on function
	p_action = action;												// Save function action on pointer action_p
 8002256:	4b89      	ldr	r3, [pc, #548]	; (800247c <Menu_Init+0x238>)
 8002258:	623b      	str	r3, [r7, #32]

	// LoRa  menu functions
	void (*p_lora_rx_mode) (void);						// Function "Do it". Works when select it
	p_lora_rx_mode = lora_rx_mode;
 800225a:	4b89      	ldr	r3, [pc, #548]	; (8002480 <Menu_Init+0x23c>)
 800225c:	61fb      	str	r3, [r7, #28]

	void (*p_lora_tx_mode) (void);						// Function "Do it". Works when select it
	p_lora_tx_mode = lora_tx_mode;
 800225e:	4b89      	ldr	r3, [pc, #548]	; (8002484 <Menu_Init+0x240>)
 8002260:	61bb      	str	r3, [r7, #24]


	void (*p_items_menu_1_set_par_2) (void);			// Doesen't use yet
	p_items_menu_1_set_par_2 = items_menu_1_set_par_2;
 8002262:	4b89      	ldr	r3, [pc, #548]	; (8002488 <Menu_Init+0x244>)
 8002264:	617b      	str	r3, [r7, #20]
	// items_menu_2 menu functions
//	void (*p_do_it_function_menu_2) (void);						// Function "Do it". Works when select it
//	p_do_it_function_menu_2 = do_it_function_menu_2;

	void (*p_items_menu_2_set_par_1) (void);
	p_items_menu_2_set_par_1 = items_menu_2_set_par_1;
 8002266:	4b89      	ldr	r3, [pc, #548]	; (800248c <Menu_Init+0x248>)
 8002268:	613b      	str	r3, [r7, #16]

	// items_menu_3 menu functions
	void (*p_do_it_function_menu_3) (void);						// Function "Do it". Works when select it
	p_do_it_function_menu_3 = do_it_function_menu_3;
 800226a:	4b89      	ldr	r3, [pc, #548]	; (8002490 <Menu_Init+0x24c>)
 800226c:	60fb      	str	r3, [r7, #12]


	void (*p_nrf_tx_mode) (void);						// Function "Do it". Works when select it
	p_nrf_tx_mode = nrf_tx_mode;
 800226e:	4b89      	ldr	r3, [pc, #548]	; (8002494 <Menu_Init+0x250>)
 8002270:	60bb      	str	r3, [r7, #8]

	void (*p_nrf_rx_mode) (void);						// Function "Do it". Works when select it
	p_nrf_rx_mode = nrf_rx_mode;
 8002272:	4b89      	ldr	r3, [pc, #548]	; (8002498 <Menu_Init+0x254>)
 8002274:	607b      	str	r3, [r7, #4]

	// Fill in elements(nodes) of list (7 items)
	// Main menu items
	/////////////////////////////////////////////////////////////////

	items[0].up = 0;
 8002276:	4b89      	ldr	r3, [pc, #548]	; (800249c <Menu_Init+0x258>)
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
	items[0].down = &items[1];
 800227c:	4b87      	ldr	r3, [pc, #540]	; (800249c <Menu_Init+0x258>)
 800227e:	4a88      	ldr	r2, [pc, #544]	; (80024a0 <Menu_Init+0x25c>)
 8002280:	605a      	str	r2, [r3, #4]
	items[0].child = &items_menu_1[0];
 8002282:	4b86      	ldr	r3, [pc, #536]	; (800249c <Menu_Init+0x258>)
 8002284:	4a87      	ldr	r2, [pc, #540]	; (80024a4 <Menu_Init+0x260>)
 8002286:	609a      	str	r2, [r3, #8]
	items[0].parent = 0;
 8002288:	4b84      	ldr	r3, [pc, #528]	; (800249c <Menu_Init+0x258>)
 800228a:	2200      	movs	r2, #0
 800228c:	60da      	str	r2, [r3, #12]
	items[0].id = 1;
 800228e:	4b83      	ldr	r3, [pc, #524]	; (800249c <Menu_Init+0x258>)
 8002290:	2201      	movs	r2, #1
 8002292:	741a      	strb	r2, [r3, #16]
	items[0].name = "LoRa E220";
 8002294:	4b81      	ldr	r3, [pc, #516]	; (800249c <Menu_Init+0x258>)
 8002296:	4a84      	ldr	r2, [pc, #528]	; (80024a8 <Menu_Init+0x264>)
 8002298:	615a      	str	r2, [r3, #20]
	items[0].updateScreen_up = p_print_rows_on_oled_if_up;
 800229a:	4a80      	ldr	r2, [pc, #512]	; (800249c <Menu_Init+0x258>)
 800229c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800229e:	6193      	str	r3, [r2, #24]
	items[0].updateScreen_down = p_print_rows_on_oled_if_down;
 80022a0:	4a7e      	ldr	r2, [pc, #504]	; (800249c <Menu_Init+0x258>)
 80022a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a4:	61d3      	str	r3, [r2, #28]
	items[0].makeAction = 0;
 80022a6:	4b7d      	ldr	r3, [pc, #500]	; (800249c <Menu_Init+0x258>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	621a      	str	r2, [r3, #32]

	items[1].up = &items[0];
 80022ac:	4b7b      	ldr	r3, [pc, #492]	; (800249c <Menu_Init+0x258>)
 80022ae:	4a7b      	ldr	r2, [pc, #492]	; (800249c <Menu_Init+0x258>)
 80022b0:	625a      	str	r2, [r3, #36]	; 0x24
	items[1].down = &items[2];
 80022b2:	4b7a      	ldr	r3, [pc, #488]	; (800249c <Menu_Init+0x258>)
 80022b4:	4a7d      	ldr	r2, [pc, #500]	; (80024ac <Menu_Init+0x268>)
 80022b6:	629a      	str	r2, [r3, #40]	; 0x28
	items[1].child = &items_menu_2[0];
 80022b8:	4b78      	ldr	r3, [pc, #480]	; (800249c <Menu_Init+0x258>)
 80022ba:	4a7d      	ldr	r2, [pc, #500]	; (80024b0 <Menu_Init+0x26c>)
 80022bc:	62da      	str	r2, [r3, #44]	; 0x2c
	items[1].parent = 0;
 80022be:	4b77      	ldr	r3, [pc, #476]	; (800249c <Menu_Init+0x258>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	631a      	str	r2, [r3, #48]	; 0x30
	items[1].id = 2;
 80022c4:	4b75      	ldr	r3, [pc, #468]	; (800249c <Menu_Init+0x258>)
 80022c6:	2202      	movs	r2, #2
 80022c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items[1].name = "NRF24L01";
 80022cc:	4b73      	ldr	r3, [pc, #460]	; (800249c <Menu_Init+0x258>)
 80022ce:	4a79      	ldr	r2, [pc, #484]	; (80024b4 <Menu_Init+0x270>)
 80022d0:	639a      	str	r2, [r3, #56]	; 0x38
	items[1].updateScreen_up = p_print_rows_on_oled_if_up;
 80022d2:	4a72      	ldr	r2, [pc, #456]	; (800249c <Menu_Init+0x258>)
 80022d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d6:	63d3      	str	r3, [r2, #60]	; 0x3c
	items[1].updateScreen_down = p_print_rows_on_oled_if_down;
 80022d8:	4a70      	ldr	r2, [pc, #448]	; (800249c <Menu_Init+0x258>)
 80022da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022dc:	6413      	str	r3, [r2, #64]	; 0x40
	items[1].makeAction = 0;
 80022de:	4b6f      	ldr	r3, [pc, #444]	; (800249c <Menu_Init+0x258>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	645a      	str	r2, [r3, #68]	; 0x44

	items[2].up = &items[1];
 80022e4:	4b6d      	ldr	r3, [pc, #436]	; (800249c <Menu_Init+0x258>)
 80022e6:	4a6e      	ldr	r2, [pc, #440]	; (80024a0 <Menu_Init+0x25c>)
 80022e8:	649a      	str	r2, [r3, #72]	; 0x48
	items[2].down = 0;
 80022ea:	4b6c      	ldr	r3, [pc, #432]	; (800249c <Menu_Init+0x258>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	64da      	str	r2, [r3, #76]	; 0x4c
	items[2].child = &items_menu_3[0];
 80022f0:	4b6a      	ldr	r3, [pc, #424]	; (800249c <Menu_Init+0x258>)
 80022f2:	4a71      	ldr	r2, [pc, #452]	; (80024b8 <Menu_Init+0x274>)
 80022f4:	651a      	str	r2, [r3, #80]	; 0x50
	items[2].parent = 0;
 80022f6:	4b69      	ldr	r3, [pc, #420]	; (800249c <Menu_Init+0x258>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	655a      	str	r2, [r3, #84]	; 0x54
	items[2].id = 3;
 80022fc:	4b67      	ldr	r3, [pc, #412]	; (800249c <Menu_Init+0x258>)
 80022fe:	2203      	movs	r2, #3
 8002300:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	items[2].name = "AM2302 sensor";
 8002304:	4b65      	ldr	r3, [pc, #404]	; (800249c <Menu_Init+0x258>)
 8002306:	4a6d      	ldr	r2, [pc, #436]	; (80024bc <Menu_Init+0x278>)
 8002308:	65da      	str	r2, [r3, #92]	; 0x5c
	items[2].updateScreen_up = p_print_rows_on_oled_if_up;
 800230a:	4a64      	ldr	r2, [pc, #400]	; (800249c <Menu_Init+0x258>)
 800230c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800230e:	6613      	str	r3, [r2, #96]	; 0x60
	items[2].updateScreen_down = p_print_rows_on_oled_if_down;
 8002310:	4a62      	ldr	r2, [pc, #392]	; (800249c <Menu_Init+0x258>)
 8002312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002314:	6653      	str	r3, [r2, #100]	; 0x64
	items[2].makeAction = 0;
 8002316:	4b61      	ldr	r3, [pc, #388]	; (800249c <Menu_Init+0x258>)
 8002318:	2200      	movs	r2, #0
 800231a:	669a      	str	r2, [r3, #104]	; 0x68

	///////////////////////////////////////////////////////////////////
	// Creating LoRa menu
	items_menu_1[0].up = 0;
 800231c:	4b61      	ldr	r3, [pc, #388]	; (80024a4 <Menu_Init+0x260>)
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
	items_menu_1[0].down = &items_menu_1[1];
 8002322:	4b60      	ldr	r3, [pc, #384]	; (80024a4 <Menu_Init+0x260>)
 8002324:	4a66      	ldr	r2, [pc, #408]	; (80024c0 <Menu_Init+0x27c>)
 8002326:	605a      	str	r2, [r3, #4]
	items_menu_1[0].id = 1;
 8002328:	4b5e      	ldr	r3, [pc, #376]	; (80024a4 <Menu_Init+0x260>)
 800232a:	2201      	movs	r2, #1
 800232c:	741a      	strb	r2, [r3, #16]
	items_menu_1[0].child = 0;
 800232e:	4b5d      	ldr	r3, [pc, #372]	; (80024a4 <Menu_Init+0x260>)
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]
	items_menu_1[0].parent = &items[0];
 8002334:	4b5b      	ldr	r3, [pc, #364]	; (80024a4 <Menu_Init+0x260>)
 8002336:	4a59      	ldr	r2, [pc, #356]	; (800249c <Menu_Init+0x258>)
 8002338:	60da      	str	r2, [r3, #12]
	items_menu_1[0].name = "LoRa RX";
 800233a:	4b5a      	ldr	r3, [pc, #360]	; (80024a4 <Menu_Init+0x260>)
 800233c:	4a61      	ldr	r2, [pc, #388]	; (80024c4 <Menu_Init+0x280>)
 800233e:	615a      	str	r2, [r3, #20]
	items_menu_1[0].updateScreen_up = p_print_rows_on_oled_if_up;
 8002340:	4a58      	ldr	r2, [pc, #352]	; (80024a4 <Menu_Init+0x260>)
 8002342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002344:	6193      	str	r3, [r2, #24]
	items_menu_1[0].updateScreen_down = p_print_rows_on_oled_if_down;
 8002346:	4a57      	ldr	r2, [pc, #348]	; (80024a4 <Menu_Init+0x260>)
 8002348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800234a:	61d3      	str	r3, [r2, #28]
	items_menu_1[0].makeAction = p_lora_rx_mode;
 800234c:	4a55      	ldr	r2, [pc, #340]	; (80024a4 <Menu_Init+0x260>)
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	6213      	str	r3, [r2, #32]

	items_menu_1[1].up = &items_menu_1[0];
 8002352:	4b54      	ldr	r3, [pc, #336]	; (80024a4 <Menu_Init+0x260>)
 8002354:	4a53      	ldr	r2, [pc, #332]	; (80024a4 <Menu_Init+0x260>)
 8002356:	625a      	str	r2, [r3, #36]	; 0x24
	items_menu_1[1].down = &items_menu_1[2];
 8002358:	4b52      	ldr	r3, [pc, #328]	; (80024a4 <Menu_Init+0x260>)
 800235a:	4a5b      	ldr	r2, [pc, #364]	; (80024c8 <Menu_Init+0x284>)
 800235c:	629a      	str	r2, [r3, #40]	; 0x28
	items_menu_1[1].child = 0;
 800235e:	4b51      	ldr	r3, [pc, #324]	; (80024a4 <Menu_Init+0x260>)
 8002360:	2200      	movs	r2, #0
 8002362:	62da      	str	r2, [r3, #44]	; 0x2c
	items_menu_1[1].parent = &items[0];
 8002364:	4b4f      	ldr	r3, [pc, #316]	; (80024a4 <Menu_Init+0x260>)
 8002366:	4a4d      	ldr	r2, [pc, #308]	; (800249c <Menu_Init+0x258>)
 8002368:	631a      	str	r2, [r3, #48]	; 0x30
	items_menu_1[1].id = 2;
 800236a:	4b4e      	ldr	r3, [pc, #312]	; (80024a4 <Menu_Init+0x260>)
 800236c:	2202      	movs	r2, #2
 800236e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items_menu_1[1].name = "LoRa TX";
 8002372:	4b4c      	ldr	r3, [pc, #304]	; (80024a4 <Menu_Init+0x260>)
 8002374:	4a55      	ldr	r2, [pc, #340]	; (80024cc <Menu_Init+0x288>)
 8002376:	639a      	str	r2, [r3, #56]	; 0x38
	items_menu_1[1].updateScreen_up = p_print_rows_on_oled_if_up;
 8002378:	4a4a      	ldr	r2, [pc, #296]	; (80024a4 <Menu_Init+0x260>)
 800237a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800237c:	63d3      	str	r3, [r2, #60]	; 0x3c
	items_menu_1[1].updateScreen_down = p_print_rows_on_oled_if_down;
 800237e:	4a49      	ldr	r2, [pc, #292]	; (80024a4 <Menu_Init+0x260>)
 8002380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002382:	6413      	str	r3, [r2, #64]	; 0x40
	items_menu_1[1].makeAction = p_lora_tx_mode;
 8002384:	4a47      	ldr	r2, [pc, #284]	; (80024a4 <Menu_Init+0x260>)
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	6453      	str	r3, [r2, #68]	; 0x44

	items_menu_1[2].up = &items_menu_1[1];
 800238a:	4b46      	ldr	r3, [pc, #280]	; (80024a4 <Menu_Init+0x260>)
 800238c:	4a4c      	ldr	r2, [pc, #304]	; (80024c0 <Menu_Init+0x27c>)
 800238e:	649a      	str	r2, [r3, #72]	; 0x48
	items_menu_1[2].down = 0;
 8002390:	4b44      	ldr	r3, [pc, #272]	; (80024a4 <Menu_Init+0x260>)
 8002392:	2200      	movs	r2, #0
 8002394:	64da      	str	r2, [r3, #76]	; 0x4c
	items_menu_1[2].child = 0;
 8002396:	4b43      	ldr	r3, [pc, #268]	; (80024a4 <Menu_Init+0x260>)
 8002398:	2200      	movs	r2, #0
 800239a:	651a      	str	r2, [r3, #80]	; 0x50
	items_menu_1[2].parent = &items[0];
 800239c:	4b41      	ldr	r3, [pc, #260]	; (80024a4 <Menu_Init+0x260>)
 800239e:	4a3f      	ldr	r2, [pc, #252]	; (800249c <Menu_Init+0x258>)
 80023a0:	655a      	str	r2, [r3, #84]	; 0x54
	items_menu_1[2].id = 3;
 80023a2:	4b40      	ldr	r3, [pc, #256]	; (80024a4 <Menu_Init+0x260>)
 80023a4:	2203      	movs	r2, #3
 80023a6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	items_menu_1[2].name = "EXIT";						// Name of item
 80023aa:	4b3e      	ldr	r3, [pc, #248]	; (80024a4 <Menu_Init+0x260>)
 80023ac:	4a48      	ldr	r2, [pc, #288]	; (80024d0 <Menu_Init+0x28c>)
 80023ae:	65da      	str	r2, [r3, #92]	; 0x5c
	items_menu_1[2].updateScreen_up = p_print_rows_on_oled_if_up;
 80023b0:	4a3c      	ldr	r2, [pc, #240]	; (80024a4 <Menu_Init+0x260>)
 80023b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023b4:	6613      	str	r3, [r2, #96]	; 0x60
	items_menu_1[2].updateScreen_down = p_print_rows_on_oled_if_down;
 80023b6:	4a3b      	ldr	r2, [pc, #236]	; (80024a4 <Menu_Init+0x260>)
 80023b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ba:	6653      	str	r3, [r2, #100]	; 0x64
	items_menu_1[2].makeAction = p_return_from_menu;
 80023bc:	4a39      	ldr	r2, [pc, #228]	; (80024a4 <Menu_Init+0x260>)
 80023be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c0:	6693      	str	r3, [r2, #104]	; 0x68

	///////////////////////////////////////////////////////////////////
	// Creating next menu
	items_menu_2[0].up = 0;
 80023c2:	4b3b      	ldr	r3, [pc, #236]	; (80024b0 <Menu_Init+0x26c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
	items_menu_2[0].down = &items_menu_2[1];
 80023c8:	4b39      	ldr	r3, [pc, #228]	; (80024b0 <Menu_Init+0x26c>)
 80023ca:	4a42      	ldr	r2, [pc, #264]	; (80024d4 <Menu_Init+0x290>)
 80023cc:	605a      	str	r2, [r3, #4]
	items_menu_2[0].child = 0;
 80023ce:	4b38      	ldr	r3, [pc, #224]	; (80024b0 <Menu_Init+0x26c>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	609a      	str	r2, [r3, #8]
	items_menu_2[0].parent = &items[1];
 80023d4:	4b36      	ldr	r3, [pc, #216]	; (80024b0 <Menu_Init+0x26c>)
 80023d6:	4a32      	ldr	r2, [pc, #200]	; (80024a0 <Menu_Init+0x25c>)
 80023d8:	60da      	str	r2, [r3, #12]
	items_menu_2[0].id = 1;
 80023da:	4b35      	ldr	r3, [pc, #212]	; (80024b0 <Menu_Init+0x26c>)
 80023dc:	2201      	movs	r2, #1
 80023de:	741a      	strb	r2, [r3, #16]
	items_menu_2[0].name = "NRF RX";						// Name of item
 80023e0:	4b33      	ldr	r3, [pc, #204]	; (80024b0 <Menu_Init+0x26c>)
 80023e2:	4a3d      	ldr	r2, [pc, #244]	; (80024d8 <Menu_Init+0x294>)
 80023e4:	615a      	str	r2, [r3, #20]
	items_menu_2[0].updateScreen_up = p_print_rows_on_oled_if_up;
 80023e6:	4a32      	ldr	r2, [pc, #200]	; (80024b0 <Menu_Init+0x26c>)
 80023e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ea:	6193      	str	r3, [r2, #24]
	items_menu_2[0].updateScreen_down = p_print_rows_on_oled_if_down;
 80023ec:	4a30      	ldr	r2, [pc, #192]	; (80024b0 <Menu_Init+0x26c>)
 80023ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023f0:	61d3      	str	r3, [r2, #28]
	items_menu_2[0].makeAction = p_nrf_rx_mode;
 80023f2:	4a2f      	ldr	r2, [pc, #188]	; (80024b0 <Menu_Init+0x26c>)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6213      	str	r3, [r2, #32]

	items_menu_2[1].up = &items_menu_2[0];
 80023f8:	4b2d      	ldr	r3, [pc, #180]	; (80024b0 <Menu_Init+0x26c>)
 80023fa:	4a2d      	ldr	r2, [pc, #180]	; (80024b0 <Menu_Init+0x26c>)
 80023fc:	625a      	str	r2, [r3, #36]	; 0x24
	items_menu_2[1].down = &items_menu_2[2];
 80023fe:	4b2c      	ldr	r3, [pc, #176]	; (80024b0 <Menu_Init+0x26c>)
 8002400:	4a36      	ldr	r2, [pc, #216]	; (80024dc <Menu_Init+0x298>)
 8002402:	629a      	str	r2, [r3, #40]	; 0x28
	items_menu_2[1].child = 0;
 8002404:	4b2a      	ldr	r3, [pc, #168]	; (80024b0 <Menu_Init+0x26c>)
 8002406:	2200      	movs	r2, #0
 8002408:	62da      	str	r2, [r3, #44]	; 0x2c
	items_menu_2[1].parent = &items[1];
 800240a:	4b29      	ldr	r3, [pc, #164]	; (80024b0 <Menu_Init+0x26c>)
 800240c:	4a24      	ldr	r2, [pc, #144]	; (80024a0 <Menu_Init+0x25c>)
 800240e:	631a      	str	r2, [r3, #48]	; 0x30
	items_menu_2[1].id = 2;
 8002410:	4b27      	ldr	r3, [pc, #156]	; (80024b0 <Menu_Init+0x26c>)
 8002412:	2202      	movs	r2, #2
 8002414:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items_menu_2[1].name = "NRF TX";						// Name of item
 8002418:	4b25      	ldr	r3, [pc, #148]	; (80024b0 <Menu_Init+0x26c>)
 800241a:	4a31      	ldr	r2, [pc, #196]	; (80024e0 <Menu_Init+0x29c>)
 800241c:	639a      	str	r2, [r3, #56]	; 0x38
	items_menu_2[1].updateScreen_up = p_print_rows_on_oled_if_up;
 800241e:	4a24      	ldr	r2, [pc, #144]	; (80024b0 <Menu_Init+0x26c>)
 8002420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002422:	63d3      	str	r3, [r2, #60]	; 0x3c
	items_menu_2[1].updateScreen_down = p_print_rows_on_oled_if_down;
 8002424:	4a22      	ldr	r2, [pc, #136]	; (80024b0 <Menu_Init+0x26c>)
 8002426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002428:	6413      	str	r3, [r2, #64]	; 0x40
	items_menu_2[1].makeAction = p_nrf_tx_mode;
 800242a:	4a21      	ldr	r2, [pc, #132]	; (80024b0 <Menu_Init+0x26c>)
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	6453      	str	r3, [r2, #68]	; 0x44

	items_menu_2[2].up = &items_menu_2[1];
 8002430:	4b1f      	ldr	r3, [pc, #124]	; (80024b0 <Menu_Init+0x26c>)
 8002432:	4a28      	ldr	r2, [pc, #160]	; (80024d4 <Menu_Init+0x290>)
 8002434:	649a      	str	r2, [r3, #72]	; 0x48
	items_menu_2[2].down = 0;
 8002436:	4b1e      	ldr	r3, [pc, #120]	; (80024b0 <Menu_Init+0x26c>)
 8002438:	2200      	movs	r2, #0
 800243a:	64da      	str	r2, [r3, #76]	; 0x4c
	items_menu_2[2].child = 0;
 800243c:	4b1c      	ldr	r3, [pc, #112]	; (80024b0 <Menu_Init+0x26c>)
 800243e:	2200      	movs	r2, #0
 8002440:	651a      	str	r2, [r3, #80]	; 0x50
	items_menu_2[2].parent = &items[1];
 8002442:	4b1b      	ldr	r3, [pc, #108]	; (80024b0 <Menu_Init+0x26c>)
 8002444:	4a16      	ldr	r2, [pc, #88]	; (80024a0 <Menu_Init+0x25c>)
 8002446:	655a      	str	r2, [r3, #84]	; 0x54
	items_menu_2[2].id = 3;
 8002448:	4b19      	ldr	r3, [pc, #100]	; (80024b0 <Menu_Init+0x26c>)
 800244a:	2203      	movs	r2, #3
 800244c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	items_menu_2[2].name = "EXIT";						// Name of item
 8002450:	4b17      	ldr	r3, [pc, #92]	; (80024b0 <Menu_Init+0x26c>)
 8002452:	4a1f      	ldr	r2, [pc, #124]	; (80024d0 <Menu_Init+0x28c>)
 8002454:	65da      	str	r2, [r3, #92]	; 0x5c
	items_menu_2[2].updateScreen_up = p_print_rows_on_oled_if_up;
 8002456:	4a16      	ldr	r2, [pc, #88]	; (80024b0 <Menu_Init+0x26c>)
 8002458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800245a:	6613      	str	r3, [r2, #96]	; 0x60
	items_menu_2[2].updateScreen_down = p_print_rows_on_oled_if_down;
 800245c:	4a14      	ldr	r2, [pc, #80]	; (80024b0 <Menu_Init+0x26c>)
 800245e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002460:	6653      	str	r3, [r2, #100]	; 0x64
	items_menu_2[2].makeAction = p_return_from_menu;
 8002462:	4a13      	ldr	r2, [pc, #76]	; (80024b0 <Menu_Init+0x26c>)
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	6693      	str	r3, [r2, #104]	; 0x68

	///////////////////////////////////////////////////////////////////
	// Creating sensor menu
	items_menu_3[0].up = 0;
 8002468:	4b13      	ldr	r3, [pc, #76]	; (80024b8 <Menu_Init+0x274>)
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	e039      	b.n	80024e4 <Menu_Init+0x2a0>
 8002470:	08002759 	.word	0x08002759
 8002474:	08002851 	.word	0x08002851
 8002478:	08002bbd 	.word	0x08002bbd
 800247c:	08002a81 	.word	0x08002a81
 8002480:	08002c11 	.word	0x08002c11
 8002484:	08002cad 	.word	0x08002cad
 8002488:	08002ea9 	.word	0x08002ea9
 800248c:	08002f69 	.word	0x08002f69
 8002490:	08003029 	.word	0x08003029
 8002494:	08002df9 	.word	0x08002df9
 8002498:	08002d49 	.word	0x08002d49
 800249c:	20000850 	.word	0x20000850
 80024a0:	20000874 	.word	0x20000874
 80024a4:	2000079c 	.word	0x2000079c
 80024a8:	0800728c 	.word	0x0800728c
 80024ac:	20000898 	.word	0x20000898
 80024b0:	20000730 	.word	0x20000730
 80024b4:	08007298 	.word	0x08007298
 80024b8:	20000808 	.word	0x20000808
 80024bc:	080072a4 	.word	0x080072a4
 80024c0:	200007c0 	.word	0x200007c0
 80024c4:	080072b4 	.word	0x080072b4
 80024c8:	200007e4 	.word	0x200007e4
 80024cc:	080072bc 	.word	0x080072bc
 80024d0:	080072c4 	.word	0x080072c4
 80024d4:	20000754 	.word	0x20000754
 80024d8:	080072cc 	.word	0x080072cc
 80024dc:	20000778 	.word	0x20000778
 80024e0:	080072d4 	.word	0x080072d4
	items_menu_3[0].down = &items_menu_3[1];
 80024e4:	4b1c      	ldr	r3, [pc, #112]	; (8002558 <Menu_Init+0x314>)
 80024e6:	4a1d      	ldr	r2, [pc, #116]	; (800255c <Menu_Init+0x318>)
 80024e8:	605a      	str	r2, [r3, #4]
	items_menu_3[0].child = 0;
 80024ea:	4b1b      	ldr	r3, [pc, #108]	; (8002558 <Menu_Init+0x314>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	609a      	str	r2, [r3, #8]
	items_menu_3[0].parent = &items[2];
 80024f0:	4b19      	ldr	r3, [pc, #100]	; (8002558 <Menu_Init+0x314>)
 80024f2:	4a1b      	ldr	r2, [pc, #108]	; (8002560 <Menu_Init+0x31c>)
 80024f4:	60da      	str	r2, [r3, #12]
	items_menu_3[0].id = 1;
 80024f6:	4b18      	ldr	r3, [pc, #96]	; (8002558 <Menu_Init+0x314>)
 80024f8:	2201      	movs	r2, #1
 80024fa:	741a      	strb	r2, [r3, #16]
	items_menu_3[0].name = "Measure T & H";						// Name of item
 80024fc:	4b16      	ldr	r3, [pc, #88]	; (8002558 <Menu_Init+0x314>)
 80024fe:	4a19      	ldr	r2, [pc, #100]	; (8002564 <Menu_Init+0x320>)
 8002500:	615a      	str	r2, [r3, #20]
	items_menu_3[0].updateScreen_up = p_print_rows_on_oled_if_up;
 8002502:	4a15      	ldr	r2, [pc, #84]	; (8002558 <Menu_Init+0x314>)
 8002504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002506:	6193      	str	r3, [r2, #24]
	items_menu_3[0].updateScreen_down = p_print_rows_on_oled_if_down;
 8002508:	4a13      	ldr	r2, [pc, #76]	; (8002558 <Menu_Init+0x314>)
 800250a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800250c:	61d3      	str	r3, [r2, #28]
	items_menu_3[0].makeAction = p_do_it_function_menu_3;
 800250e:	4a12      	ldr	r2, [pc, #72]	; (8002558 <Menu_Init+0x314>)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6213      	str	r3, [r2, #32]

	items_menu_3[1].up = &items_menu_3[0];
 8002514:	4b10      	ldr	r3, [pc, #64]	; (8002558 <Menu_Init+0x314>)
 8002516:	4a10      	ldr	r2, [pc, #64]	; (8002558 <Menu_Init+0x314>)
 8002518:	625a      	str	r2, [r3, #36]	; 0x24
	items_menu_3[1].down = 0;
 800251a:	4b0f      	ldr	r3, [pc, #60]	; (8002558 <Menu_Init+0x314>)
 800251c:	2200      	movs	r2, #0
 800251e:	629a      	str	r2, [r3, #40]	; 0x28
	items_menu_3[1].child = 0;
 8002520:	4b0d      	ldr	r3, [pc, #52]	; (8002558 <Menu_Init+0x314>)
 8002522:	2200      	movs	r2, #0
 8002524:	62da      	str	r2, [r3, #44]	; 0x2c
	items_menu_3[1].parent = &items[2];
 8002526:	4b0c      	ldr	r3, [pc, #48]	; (8002558 <Menu_Init+0x314>)
 8002528:	4a0d      	ldr	r2, [pc, #52]	; (8002560 <Menu_Init+0x31c>)
 800252a:	631a      	str	r2, [r3, #48]	; 0x30
	items_menu_3[1].id = 2;
 800252c:	4b0a      	ldr	r3, [pc, #40]	; (8002558 <Menu_Init+0x314>)
 800252e:	2202      	movs	r2, #2
 8002530:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items_menu_3[1].name = "EXIT";						// Name of item
 8002534:	4b08      	ldr	r3, [pc, #32]	; (8002558 <Menu_Init+0x314>)
 8002536:	4a0c      	ldr	r2, [pc, #48]	; (8002568 <Menu_Init+0x324>)
 8002538:	639a      	str	r2, [r3, #56]	; 0x38
	items_menu_3[1].updateScreen_up = p_print_rows_on_oled_if_up;
 800253a:	4a07      	ldr	r2, [pc, #28]	; (8002558 <Menu_Init+0x314>)
 800253c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800253e:	63d3      	str	r3, [r2, #60]	; 0x3c
	items_menu_3[1].updateScreen_down = p_print_rows_on_oled_if_down;
 8002540:	4a05      	ldr	r2, [pc, #20]	; (8002558 <Menu_Init+0x314>)
 8002542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002544:	6413      	str	r3, [r2, #64]	; 0x40
	items_menu_3[1].makeAction = p_return_from_menu;
 8002546:	4a04      	ldr	r2, [pc, #16]	; (8002558 <Menu_Init+0x314>)
 8002548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254a:	6453      	str	r3, [r2, #68]	; 0x44

}
 800254c:	bf00      	nop
 800254e:	3734      	adds	r7, #52	; 0x34
 8002550:	46bd      	mov	sp, r7
 8002552:	bc80      	pop	{r7}
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	20000808 	.word	0x20000808
 800255c:	2000082c 	.word	0x2000082c
 8002560:	20000898 	.word	0x20000898
 8002564:	080072dc 	.word	0x080072dc
 8002568:	080072c4 	.word	0x080072c4

0800256c <scroll_bar>:

/*
This function print scrollbar on right part of OLED.
 */
void scroll_bar(void)
{
 800256c:	b590      	push	{r4, r7, lr}
 800256e:	b089      	sub	sp, #36	; 0x24
 8002570:	af02      	add	r7, sp, #8
	// Work size scrollbar
	uint16_t start_x_scrollbar = 124;
 8002572:	237c      	movs	r3, #124	; 0x7c
 8002574:	81fb      	strh	r3, [r7, #14]
	uint16_t start_y_scrollbar = 17;
 8002576:	2311      	movs	r3, #17
 8002578:	81bb      	strh	r3, [r7, #12]
	uint16_t active_width = 3;
 800257a:	2303      	movs	r3, #3
 800257c:	817b      	strh	r3, [r7, #10]
	uint16_t lenght_all_scrollbar = 48;
 800257e:	2330      	movs	r3, #48	; 0x30
 8002580:	813b      	strh	r3, [r7, #8]

	uint8_t menu_items_counter = 1;
 8002582:	2301      	movs	r3, #1
 8002584:	75fb      	strb	r3, [r7, #23]
	// 1. Скопіювати показник на меню в буффер.
	// 2. Піднятися до першого елемента меню.
	// 3. Опускатися вниз до останнього пункту меню і інкрементувати лічильник елементів меню.
	// 4. Використати лічильник пунктів меню для вираховування довжини полоси прокрутки і її координат.

	MenuItem_t * currentItem_buff = currentItem;
 8002586:	4b32      	ldr	r3, [pc, #200]	; (8002650 <scroll_bar+0xe4>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	613b      	str	r3, [r7, #16]

	if ((currentItem_buff -> up) != 0)							// Step up if existing up
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d006      	beq.n	80025a2 <scroll_bar+0x36>
	{
		do{
			currentItem_buff = currentItem_buff -> up;			// Step up to the top of menu
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	613b      	str	r3, [r7, #16]
		}
		while ((currentItem_buff -> up) != 0);					// If the top of item doesen't found
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1f8      	bne.n	8002594 <scroll_bar+0x28>
	}

	if ((currentItem_buff -> up) == 0)							// If found top of menu item
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d109      	bne.n	80025be <scroll_bar+0x52>
	{
		do{
			currentItem_buff = currentItem_buff -> down;
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	613b      	str	r3, [r7, #16]
			menu_items_counter++;								// Count how many list on menu
 80025b0:	7dfb      	ldrb	r3, [r7, #23]
 80025b2:	3301      	adds	r3, #1
 80025b4:	75fb      	strb	r3, [r7, #23]
		}
		while ((currentItem_buff -> down) != 0);
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1f5      	bne.n	80025aa <scroll_bar+0x3e>
	}
	 // Очистити частину керану де є скролбар
	ssd1306FillRect(start_x_scrollbar, start_y_scrollbar, active_width, lenght_all_scrollbar - 2, Black);
 80025be:	89fb      	ldrh	r3, [r7, #14]
 80025c0:	b2d8      	uxtb	r0, r3
 80025c2:	89bb      	ldrh	r3, [r7, #12]
 80025c4:	b2d9      	uxtb	r1, r3
 80025c6:	897b      	ldrh	r3, [r7, #10]
 80025c8:	b2da      	uxtb	r2, r3
 80025ca:	893b      	ldrh	r3, [r7, #8]
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	3b02      	subs	r3, #2
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2400      	movs	r4, #0
 80025d4:	9400      	str	r4, [sp, #0]
 80025d6:	f7ff f882 	bl	80016de <ssd1306FillRect>

	// Вивести подовгастий квадрат на край екрану
	ssd1306_DrawRectangle(start_x_scrollbar - 1, start_y_scrollbar - 1, start_x_scrollbar + active_width, 63, White);
 80025da:	89fb      	ldrh	r3, [r7, #14]
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	3b01      	subs	r3, #1
 80025e0:	b2d8      	uxtb	r0, r3
 80025e2:	89bb      	ldrh	r3, [r7, #12]
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	3b01      	subs	r3, #1
 80025e8:	b2d9      	uxtb	r1, r3
 80025ea:	89fb      	ldrh	r3, [r7, #14]
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	897b      	ldrh	r3, [r7, #10]
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	4413      	add	r3, r2
 80025f4:	b2da      	uxtb	r2, r3
 80025f6:	2301      	movs	r3, #1
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	233f      	movs	r3, #63	; 0x3f
 80025fc:	f7ff f838 	bl	8001670 <ssd1306_DrawRectangle>
	ssd1306_UpdateScreen();
 8002600:	f7fe fe7c 	bl	80012fc <ssd1306_UpdateScreen>

	 // Print scroling line
	int id_for_line = currentItem -> id;				// Скопіювати порядковий номер меню (Для того щоб взнати на якому пункті меню зараз стоїмо)
 8002604:	4b12      	ldr	r3, [pc, #72]	; (8002650 <scroll_bar+0xe4>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	7c1b      	ldrb	r3, [r3, #16]
 800260a:	607b      	str	r3, [r7, #4]
	// Print scroling line
	uint16_t line_lenght = (lenght_all_scrollbar/menu_items_counter + 1);					   	// Довжина лінії яка відповідає одному меню
 800260c:	893a      	ldrh	r2, [r7, #8]
 800260e:	7dfb      	ldrb	r3, [r7, #23]
 8002610:	fb92 f3f3 	sdiv	r3, r2, r3
 8002614:	b29b      	uxth	r3, r3
 8002616:	3301      	adds	r3, #1
 8002618:	807b      	strh	r3, [r7, #2]
	uint16_t start_lenght = 16 + ((id_for_line - 1)*line_lenght);								// Початок лінії
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	3b01      	subs	r3, #1
 800261e:	b29b      	uxth	r3, r3
 8002620:	887a      	ldrh	r2, [r7, #2]
 8002622:	fb02 f303 	mul.w	r3, r2, r3
 8002626:	b29b      	uxth	r3, r3
 8002628:	3310      	adds	r3, #16
 800262a:	803b      	strh	r3, [r7, #0]
	// Print active scrollbar part (line)
	ssd1306FillRect(start_x_scrollbar, start_lenght, active_width, line_lenght, White);
 800262c:	89fb      	ldrh	r3, [r7, #14]
 800262e:	b2d8      	uxtb	r0, r3
 8002630:	883b      	ldrh	r3, [r7, #0]
 8002632:	b2d9      	uxtb	r1, r3
 8002634:	897b      	ldrh	r3, [r7, #10]
 8002636:	b2da      	uxtb	r2, r3
 8002638:	887b      	ldrh	r3, [r7, #2]
 800263a:	b2db      	uxtb	r3, r3
 800263c:	2401      	movs	r4, #1
 800263e:	9400      	str	r4, [sp, #0]
 8002640:	f7ff f84d 	bl	80016de <ssd1306FillRect>

	ssd1306_UpdateScreen();
 8002644:	f7fe fe5a 	bl	80012fc <ssd1306_UpdateScreen>
}
 8002648:	bf00      	nop
 800264a:	371c      	adds	r7, #28
 800264c:	46bd      	mov	sp, r7
 800264e:	bd90      	pop	{r4, r7, pc}
 8002650:	20000028 	.word	0x20000028

08002654 <print_rectangle_on_head>:
// ----------------------------------------------------------------------------------------
void print_rectangle_on_head(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af02      	add	r7, sp, #8
	ssd1306_DrawRectangle(0, 0, 127 , 15, White);
 800265a:	2301      	movs	r3, #1
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	230f      	movs	r3, #15
 8002660:	227f      	movs	r2, #127	; 0x7f
 8002662:	2100      	movs	r1, #0
 8002664:	2000      	movs	r0, #0
 8002666:	f7ff f803 	bl	8001670 <ssd1306_DrawRectangle>
	ssd1306_UpdateScreen();
 800266a:	f7fe fe47 	bl	80012fc <ssd1306_UpdateScreen>
}
 800266e:	bf00      	nop
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <clear_menu_items>:
// ----------------------------------------------------------------------------------------
// Clear some menu items.
void clear_menu_items (bool first, bool second, bool third, bool fourth)
{
 8002674:	b590      	push	{r4, r7, lr}
 8002676:	b089      	sub	sp, #36	; 0x24
 8002678:	af00      	add	r7, sp, #0
 800267a:	4604      	mov	r4, r0
 800267c:	4608      	mov	r0, r1
 800267e:	4611      	mov	r1, r2
 8002680:	461a      	mov	r2, r3
 8002682:	4623      	mov	r3, r4
 8002684:	71fb      	strb	r3, [r7, #7]
 8002686:	4603      	mov	r3, r0
 8002688:	71bb      	strb	r3, [r7, #6]
 800268a:	460b      	mov	r3, r1
 800268c:	717b      	strb	r3, [r7, #5]
 800268e:	4613      	mov	r3, r2
 8002690:	713b      	strb	r3, [r7, #4]
	uint8_t start_row_x = 15;
 8002692:	230f      	movs	r3, #15
 8002694:	77fb      	strb	r3, [r7, #31]
	char str[16] = "               ";   // Must be 15
 8002696:	4b2a      	ldr	r3, [pc, #168]	; (8002740 <clear_menu_items+0xcc>)
 8002698:	f107 040c 	add.w	r4, r7, #12
 800269c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800269e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	if(first == true)
 80026a2:	79fb      	ldrb	r3, [r7, #7]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00e      	beq.n	80026c6 <clear_menu_items+0x52>
	{
		ssd1306_SetCursor(start_row_x, first_menu_row);
 80026a8:	4b26      	ldr	r3, [pc, #152]	; (8002744 <clear_menu_items+0xd0>)
 80026aa:	881b      	ldrh	r3, [r3, #0]
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	7ffb      	ldrb	r3, [r7, #31]
 80026b0:	4611      	mov	r1, r2
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7fe ff58 	bl	8001568 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 80026b8:	4a23      	ldr	r2, [pc, #140]	; (8002748 <clear_menu_items+0xd4>)
 80026ba:	f107 000c 	add.w	r0, r7, #12
 80026be:	2301      	movs	r3, #1
 80026c0:	ca06      	ldmia	r2, {r1, r2}
 80026c2:	f7fe ff2b 	bl	800151c <ssd1306_WriteString>
	}
	if(second == true)
 80026c6:	79bb      	ldrb	r3, [r7, #6]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d00e      	beq.n	80026ea <clear_menu_items+0x76>
	{
		ssd1306_SetCursor(start_row_x, second_menu_row);
 80026cc:	4b1f      	ldr	r3, [pc, #124]	; (800274c <clear_menu_items+0xd8>)
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	b2da      	uxtb	r2, r3
 80026d2:	7ffb      	ldrb	r3, [r7, #31]
 80026d4:	4611      	mov	r1, r2
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fe ff46 	bl	8001568 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 80026dc:	4a1a      	ldr	r2, [pc, #104]	; (8002748 <clear_menu_items+0xd4>)
 80026de:	f107 000c 	add.w	r0, r7, #12
 80026e2:	2301      	movs	r3, #1
 80026e4:	ca06      	ldmia	r2, {r1, r2}
 80026e6:	f7fe ff19 	bl	800151c <ssd1306_WriteString>
	}
	if(first == true)
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00e      	beq.n	800270e <clear_menu_items+0x9a>
	{
		ssd1306_SetCursor(start_row_x, third_menu_row);
 80026f0:	4b17      	ldr	r3, [pc, #92]	; (8002750 <clear_menu_items+0xdc>)
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	7ffb      	ldrb	r3, [r7, #31]
 80026f8:	4611      	mov	r1, r2
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fe ff34 	bl	8001568 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002700:	4a11      	ldr	r2, [pc, #68]	; (8002748 <clear_menu_items+0xd4>)
 8002702:	f107 000c 	add.w	r0, r7, #12
 8002706:	2301      	movs	r3, #1
 8002708:	ca06      	ldmia	r2, {r1, r2}
 800270a:	f7fe ff07 	bl	800151c <ssd1306_WriteString>
	}
	if(fourth == true)
 800270e:	793b      	ldrb	r3, [r7, #4]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00e      	beq.n	8002732 <clear_menu_items+0xbe>
	{
		ssd1306_SetCursor(start_row_x, fourth_menu_row);
 8002714:	4b0f      	ldr	r3, [pc, #60]	; (8002754 <clear_menu_items+0xe0>)
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	b2da      	uxtb	r2, r3
 800271a:	7ffb      	ldrb	r3, [r7, #31]
 800271c:	4611      	mov	r1, r2
 800271e:	4618      	mov	r0, r3
 8002720:	f7fe ff22 	bl	8001568 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002724:	4a08      	ldr	r2, [pc, #32]	; (8002748 <clear_menu_items+0xd4>)
 8002726:	f107 000c 	add.w	r0, r7, #12
 800272a:	2301      	movs	r3, #1
 800272c:	ca06      	ldmia	r2, {r1, r2}
 800272e:	f7fe fef5 	bl	800151c <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen();
 8002732:	f7fe fde3 	bl	80012fc <ssd1306_UpdateScreen>
}
 8002736:	bf00      	nop
 8002738:	3724      	adds	r7, #36	; 0x24
 800273a:	46bd      	mov	sp, r7
 800273c:	bd90      	pop	{r4, r7, pc}
 800273e:	bf00      	nop
 8002740:	080072ec 	.word	0x080072ec
 8002744:	20000030 	.word	0x20000030
 8002748:	20000014 	.word	0x20000014
 800274c:	20000032 	.word	0x20000032
 8002750:	20000034 	.word	0x20000034
 8002754:	20000036 	.word	0x20000036

08002758 <print_rows_on_oled_if_up>:
// ----------------------------------------------------------------------------------------
void print_rows_on_oled_if_up(void)				// print text menu items
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
	char str[16] = {0};
 800275e:	2300      	movs	r3, #0
 8002760:	603b      	str	r3, [r7, #0]
 8002762:	1d3b      	adds	r3, r7, #4
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	605a      	str	r2, [r3, #4]
 800276a:	609a      	str	r2, [r3, #8]

	clear_menu_items (true , true , true , true );
 800276c:	2301      	movs	r3, #1
 800276e:	2201      	movs	r2, #1
 8002770:	2101      	movs	r1, #1
 8002772:	2001      	movs	r0, #1
 8002774:	f7ff ff7e 	bl	8002674 <clear_menu_items>

	print_rectangle_on_head();
 8002778:	f7ff ff6c 	bl	8002654 <print_rectangle_on_head>

	// Print pointer on first item menu
	ssd1306_SetCursor(0, first_menu_row);
 800277c:	4b2c      	ldr	r3, [pc, #176]	; (8002830 <print_rows_on_oled_if_up+0xd8>)
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	b2db      	uxtb	r3, r3
 8002782:	4619      	mov	r1, r3
 8002784:	2000      	movs	r0, #0
 8002786:	f7fe feef 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str_pointer,  Font_7x10, White);
 800278a:	4a2a      	ldr	r2, [pc, #168]	; (8002834 <print_rows_on_oled_if_up+0xdc>)
 800278c:	2301      	movs	r3, #1
 800278e:	ca06      	ldmia	r2, {r1, r2}
 8002790:	4829      	ldr	r0, [pc, #164]	; (8002838 <print_rows_on_oled_if_up+0xe0>)
 8002792:	f7fe fec3 	bl	800151c <ssd1306_WriteString>

	MenuItem_t * currentItem_buff_up = currentItem;				// Create buffer on selected current item pointer.
 8002796:	4b29      	ldr	r3, [pc, #164]	; (800283c <print_rows_on_oled_if_up+0xe4>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	617b      	str	r3, [r7, #20]
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 800279c:	4b24      	ldr	r3, [pc, #144]	; (8002830 <print_rows_on_oled_if_up+0xd8>)
 800279e:	881b      	ldrh	r3, [r3, #0]
 80027a0:	74fb      	strb	r3, [r7, #19]
 80027a2:	e035      	b.n	8002810 <print_rows_on_oled_if_up+0xb8>
	{
		// Print number of menu item
		itoa(currentItem_buff_up -> id, str, 10);
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	7c1b      	ldrb	r3, [r3, #16]
 80027a8:	4618      	mov	r0, r3
 80027aa:	463b      	mov	r3, r7
 80027ac:	220a      	movs	r2, #10
 80027ae:	4619      	mov	r1, r3
 80027b0:	f004 f876 	bl	80068a0 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 80027b4:	4b22      	ldr	r3, [pc, #136]	; (8002840 <print_rows_on_oled_if_up+0xe8>)
 80027b6:	881b      	ldrh	r3, [r3, #0]
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	7cfa      	ldrb	r2, [r7, #19]
 80027bc:	4611      	mov	r1, r2
 80027be:	4618      	mov	r0, r3
 80027c0:	f7fe fed2 	bl	8001568 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 80027c4:	4a1b      	ldr	r2, [pc, #108]	; (8002834 <print_rows_on_oled_if_up+0xdc>)
 80027c6:	4638      	mov	r0, r7
 80027c8:	2301      	movs	r3, #1
 80027ca:	ca06      	ldmia	r2, {r1, r2}
 80027cc:	f7fe fea6 	bl	800151c <ssd1306_WriteString>

		// Print name of menu item
		strncpy(str, currentItem_buff_up -> name, 15);
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	6959      	ldr	r1, [r3, #20]
 80027d4:	463b      	mov	r3, r7
 80027d6:	220f      	movs	r2, #15
 80027d8:	4618      	mov	r0, r3
 80027da:	f004 f966 	bl	8006aaa <strncpy>
		ssd1306_SetCursor(start_print_name_menu_x, row);
 80027de:	4b19      	ldr	r3, [pc, #100]	; (8002844 <print_rows_on_oled_if_up+0xec>)
 80027e0:	881b      	ldrh	r3, [r3, #0]
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	7cfa      	ldrb	r2, [r7, #19]
 80027e6:	4611      	mov	r1, r2
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7fe febd 	bl	8001568 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 80027ee:	4a11      	ldr	r2, [pc, #68]	; (8002834 <print_rows_on_oled_if_up+0xdc>)
 80027f0:	4638      	mov	r0, r7
 80027f2:	2301      	movs	r3, #1
 80027f4:	ca06      	ldmia	r2, {r1, r2}
 80027f6:	f7fe fe91 	bl	800151c <ssd1306_WriteString>

		currentItem_buff_up = currentItem_buff_up -> down;		// Make a step down
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	617b      	str	r3, [r7, #20]

		// Print only existing items
		if(currentItem_buff_up == 0)							// If no next item
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d00b      	beq.n	800281e <print_rows_on_oled_if_up+0xc6>
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002806:	4b10      	ldr	r3, [pc, #64]	; (8002848 <print_rows_on_oled_if_up+0xf0>)
 8002808:	781a      	ldrb	r2, [r3, #0]
 800280a:	7cfb      	ldrb	r3, [r7, #19]
 800280c:	4413      	add	r3, r2
 800280e:	74fb      	strb	r3, [r7, #19]
 8002810:	7cfb      	ldrb	r3, [r7, #19]
 8002812:	b29a      	uxth	r2, r3
 8002814:	4b0d      	ldr	r3, [pc, #52]	; (800284c <print_rows_on_oled_if_up+0xf4>)
 8002816:	881b      	ldrh	r3, [r3, #0]
 8002818:	429a      	cmp	r2, r3
 800281a:	d9c3      	bls.n	80027a4 <print_rows_on_oled_if_up+0x4c>
 800281c:	e000      	b.n	8002820 <print_rows_on_oled_if_up+0xc8>
		{
			break;
 800281e:	bf00      	nop
		}
	}
	ssd1306_UpdateScreen();
 8002820:	f7fe fd6c 	bl	80012fc <ssd1306_UpdateScreen>
	scroll_bar();
 8002824:	f7ff fea2 	bl	800256c <scroll_bar>
}
 8002828:	bf00      	nop
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20000030 	.word	0x20000030
 8002834:	20000014 	.word	0x20000014
 8002838:	2000002c 	.word	0x2000002c
 800283c:	20000028 	.word	0x20000028
 8002840:	2000003a 	.word	0x2000003a
 8002844:	2000003c 	.word	0x2000003c
 8002848:	20000038 	.word	0x20000038
 800284c:	20000036 	.word	0x20000036

08002850 <print_rows_on_oled_if_down>:
// ----------------------------------------------------------------------------------------
void print_rows_on_oled_if_down(void)			// print text menu items
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
	char str[16] = {0};
 8002856:	2300      	movs	r3, #0
 8002858:	603b      	str	r3, [r7, #0]
 800285a:	1d3b      	adds	r3, r7, #4
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	605a      	str	r2, [r3, #4]
 8002862:	609a      	str	r2, [r3, #8]

	clear_menu_items (true , true , true , true );
 8002864:	2301      	movs	r3, #1
 8002866:	2201      	movs	r2, #1
 8002868:	2101      	movs	r1, #1
 800286a:	2001      	movs	r0, #1
 800286c:	f7ff ff02 	bl	8002674 <clear_menu_items>

	print_rectangle_on_head();
 8002870:	f7ff fef0 	bl	8002654 <print_rectangle_on_head>

	// Print pointer on first item menu
	ssd1306_SetCursor(0, first_menu_row);
 8002874:	4b2f      	ldr	r3, [pc, #188]	; (8002934 <print_rows_on_oled_if_down+0xe4>)
 8002876:	881b      	ldrh	r3, [r3, #0]
 8002878:	b2db      	uxtb	r3, r3
 800287a:	4619      	mov	r1, r3
 800287c:	2000      	movs	r0, #0
 800287e:	f7fe fe73 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str_pointer,  Font_7x10, White);
 8002882:	4a2d      	ldr	r2, [pc, #180]	; (8002938 <print_rows_on_oled_if_down+0xe8>)
 8002884:	2301      	movs	r3, #1
 8002886:	ca06      	ldmia	r2, {r1, r2}
 8002888:	482c      	ldr	r0, [pc, #176]	; (800293c <print_rows_on_oled_if_down+0xec>)
 800288a:	f7fe fe47 	bl	800151c <ssd1306_WriteString>

	MenuItem_t * currentItem_buff = currentItem;
 800288e:	4b2c      	ldr	r3, [pc, #176]	; (8002940 <print_rows_on_oled_if_down+0xf0>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	617b      	str	r3, [r7, #20]
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002894:	4b27      	ldr	r3, [pc, #156]	; (8002934 <print_rows_on_oled_if_down+0xe4>)
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	74fb      	strb	r3, [r7, #19]
 800289a:	e03b      	b.n	8002914 <print_rows_on_oled_if_down+0xc4>
	{
		// Print number of menu item
        itoa(currentItem_buff -> id, str, 10);
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	7c1b      	ldrb	r3, [r3, #16]
 80028a0:	4618      	mov	r0, r3
 80028a2:	463b      	mov	r3, r7
 80028a4:	220a      	movs	r2, #10
 80028a6:	4619      	mov	r1, r3
 80028a8:	f003 fffa 	bl	80068a0 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 80028ac:	4b25      	ldr	r3, [pc, #148]	; (8002944 <print_rows_on_oled_if_down+0xf4>)
 80028ae:	881b      	ldrh	r3, [r3, #0]
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	7cfa      	ldrb	r2, [r7, #19]
 80028b4:	4611      	mov	r1, r2
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7fe fe56 	bl	8001568 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 80028bc:	4a1e      	ldr	r2, [pc, #120]	; (8002938 <print_rows_on_oled_if_down+0xe8>)
 80028be:	4638      	mov	r0, r7
 80028c0:	2301      	movs	r3, #1
 80028c2:	ca06      	ldmia	r2, {r1, r2}
 80028c4:	f7fe fe2a 	bl	800151c <ssd1306_WriteString>

		// Print name of menu item
		memset(str, 0, sizeof(str));
 80028c8:	463b      	mov	r3, r7
 80028ca:	2210      	movs	r2, #16
 80028cc:	2100      	movs	r1, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f003 fff6 	bl	80068c0 <memset>
	    strncpy(str, currentItem_buff -> name, 15);
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	6959      	ldr	r1, [r3, #20]
 80028d8:	463b      	mov	r3, r7
 80028da:	220f      	movs	r2, #15
 80028dc:	4618      	mov	r0, r3
 80028de:	f004 f8e4 	bl	8006aaa <strncpy>
	    ssd1306_SetCursor(start_print_name_menu_x, row);
 80028e2:	4b19      	ldr	r3, [pc, #100]	; (8002948 <print_rows_on_oled_if_down+0xf8>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	7cfa      	ldrb	r2, [r7, #19]
 80028ea:	4611      	mov	r1, r2
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fe fe3b 	bl	8001568 <ssd1306_SetCursor>
	    ssd1306_WriteString(str,  Font_7x10, White);
 80028f2:	4a11      	ldr	r2, [pc, #68]	; (8002938 <print_rows_on_oled_if_down+0xe8>)
 80028f4:	4638      	mov	r0, r7
 80028f6:	2301      	movs	r3, #1
 80028f8:	ca06      	ldmia	r2, {r1, r2}
 80028fa:	f7fe fe0f 	bl	800151c <ssd1306_WriteString>

	    currentItem_buff = currentItem_buff -> down;			// Make a step down
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	617b      	str	r3, [r7, #20]

	    // Print only existing items
	    if(currentItem_buff == 0)		 						// If no next item
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d00b      	beq.n	8002922 <print_rows_on_oled_if_down+0xd2>
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 800290a:	4b10      	ldr	r3, [pc, #64]	; (800294c <print_rows_on_oled_if_down+0xfc>)
 800290c:	781a      	ldrb	r2, [r3, #0]
 800290e:	7cfb      	ldrb	r3, [r7, #19]
 8002910:	4413      	add	r3, r2
 8002912:	74fb      	strb	r3, [r7, #19]
 8002914:	7cfb      	ldrb	r3, [r7, #19]
 8002916:	b29a      	uxth	r2, r3
 8002918:	4b0d      	ldr	r3, [pc, #52]	; (8002950 <print_rows_on_oled_if_down+0x100>)
 800291a:	881b      	ldrh	r3, [r3, #0]
 800291c:	429a      	cmp	r2, r3
 800291e:	d9bd      	bls.n	800289c <print_rows_on_oled_if_down+0x4c>
 8002920:	e000      	b.n	8002924 <print_rows_on_oled_if_down+0xd4>
	    {
	    	break;
 8002922:	bf00      	nop
	    }
	 }
	 ssd1306_UpdateScreen();
 8002924:	f7fe fcea 	bl	80012fc <ssd1306_UpdateScreen>
	 scroll_bar();
 8002928:	f7ff fe20 	bl	800256c <scroll_bar>
}
 800292c:	bf00      	nop
 800292e:	3718      	adds	r7, #24
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20000030 	.word	0x20000030
 8002938:	20000014 	.word	0x20000014
 800293c:	2000002c 	.word	0x2000002c
 8002940:	20000028 	.word	0x20000028
 8002944:	2000003a 	.word	0x2000003a
 8002948:	2000003c 	.word	0x2000003c
 800294c:	20000038 	.word	0x20000038
 8002950:	20000036 	.word	0x20000036

08002954 <print_menu_init>:
// ----------------------------------------------------------------------------------------
// Print first 4 items of menu (only first time)
void print_menu_init(void)
{
 8002954:	b590      	push	{r4, r7, lr}
 8002956:	b089      	sub	sp, #36	; 0x24
 8002958:	af00      	add	r7, sp, #0
	MenuItem_t * currentItem_buff = currentItem;
 800295a:	4b41      	ldr	r3, [pc, #260]	; (8002a60 <print_menu_init+0x10c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	61fb      	str	r3, [r7, #28]

	print_rectangle_on_head();
 8002960:	f7ff fe78 	bl	8002654 <print_rectangle_on_head>

	//Print selected name of menu
	char str[20] = ">> MAIN MENU <<";
 8002964:	4b3f      	ldr	r3, [pc, #252]	; (8002a64 <print_menu_init+0x110>)
 8002966:	1d3c      	adds	r4, r7, #4
 8002968:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800296a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800296e:	2300      	movs	r3, #0
 8002970:	617b      	str	r3, [r7, #20]
	ssd1306_SetCursor(10, 3);
 8002972:	2103      	movs	r1, #3
 8002974:	200a      	movs	r0, #10
 8002976:	f7fe fdf7 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 800297a:	4a3b      	ldr	r2, [pc, #236]	; (8002a68 <print_menu_init+0x114>)
 800297c:	1d38      	adds	r0, r7, #4
 800297e:	2301      	movs	r3, #1
 8002980:	ca06      	ldmia	r2, {r1, r2}
 8002982:	f7fe fdcb 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002986:	f7fe fcb9 	bl	80012fc <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 800298a:	1d3b      	adds	r3, r7, #4
 800298c:	2214      	movs	r2, #20
 800298e:	2100      	movs	r1, #0
 8002990:	4618      	mov	r0, r3
 8002992:	f003 ff95 	bl	80068c0 <memset>

	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002996:	4b35      	ldr	r3, [pc, #212]	; (8002a6c <print_menu_init+0x118>)
 8002998:	881b      	ldrh	r3, [r3, #0]
 800299a:	76fb      	strb	r3, [r7, #27]
 800299c:	e051      	b.n	8002a42 <print_menu_init+0xee>
	{
		if(row == first_menu_row)
 800299e:	7efb      	ldrb	r3, [r7, #27]
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	4b32      	ldr	r3, [pc, #200]	; (8002a6c <print_menu_init+0x118>)
 80029a4:	881b      	ldrh	r3, [r3, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d10d      	bne.n	80029c6 <print_menu_init+0x72>
		{
			// Print pointer on menu (On top)
			char str_pointer[4] = "->";
 80029aa:	f643 632d 	movw	r3, #15917	; 0x3e2d
 80029ae:	603b      	str	r3, [r7, #0]
			ssd1306_SetCursor(0, row);
 80029b0:	7efb      	ldrb	r3, [r7, #27]
 80029b2:	4619      	mov	r1, r3
 80029b4:	2000      	movs	r0, #0
 80029b6:	f7fe fdd7 	bl	8001568 <ssd1306_SetCursor>
			ssd1306_WriteString(str_pointer,  Font_7x10, White);
 80029ba:	4a2b      	ldr	r2, [pc, #172]	; (8002a68 <print_menu_init+0x114>)
 80029bc:	4638      	mov	r0, r7
 80029be:	2301      	movs	r3, #1
 80029c0:	ca06      	ldmia	r2, {r1, r2}
 80029c2:	f7fe fdab 	bl	800151c <ssd1306_WriteString>
		}
		// Print number of menu item
		itoa(currentItem_buff -> id, str, 10);
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	7c1b      	ldrb	r3, [r3, #16]
 80029ca:	4618      	mov	r0, r3
 80029cc:	1d3b      	adds	r3, r7, #4
 80029ce:	220a      	movs	r2, #10
 80029d0:	4619      	mov	r1, r3
 80029d2:	f003 ff65 	bl	80068a0 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 80029d6:	4b26      	ldr	r3, [pc, #152]	; (8002a70 <print_menu_init+0x11c>)
 80029d8:	881b      	ldrh	r3, [r3, #0]
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	7efa      	ldrb	r2, [r7, #27]
 80029de:	4611      	mov	r1, r2
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fe fdc1 	bl	8001568 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 80029e6:	4a20      	ldr	r2, [pc, #128]	; (8002a68 <print_menu_init+0x114>)
 80029e8:	1d38      	adds	r0, r7, #4
 80029ea:	2301      	movs	r3, #1
 80029ec:	ca06      	ldmia	r2, {r1, r2}
 80029ee:	f7fe fd95 	bl	800151c <ssd1306_WriteString>
		memset(str, 0, sizeof(str));
 80029f2:	1d3b      	adds	r3, r7, #4
 80029f4:	2214      	movs	r2, #20
 80029f6:	2100      	movs	r1, #0
 80029f8:	4618      	mov	r0, r3
 80029fa:	f003 ff61 	bl	80068c0 <memset>

		// Print menu of menu item
		strncpy(str, currentItem_buff -> name, 15);
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	6959      	ldr	r1, [r3, #20]
 8002a02:	1d3b      	adds	r3, r7, #4
 8002a04:	220f      	movs	r2, #15
 8002a06:	4618      	mov	r0, r3
 8002a08:	f004 f84f 	bl	8006aaa <strncpy>
		ssd1306_SetCursor(start_print_name_menu_x, row);
 8002a0c:	4b19      	ldr	r3, [pc, #100]	; (8002a74 <print_menu_init+0x120>)
 8002a0e:	881b      	ldrh	r3, [r3, #0]
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	7efa      	ldrb	r2, [r7, #27]
 8002a14:	4611      	mov	r1, r2
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7fe fda6 	bl	8001568 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002a1c:	4a12      	ldr	r2, [pc, #72]	; (8002a68 <print_menu_init+0x114>)
 8002a1e:	1d38      	adds	r0, r7, #4
 8002a20:	2301      	movs	r3, #1
 8002a22:	ca06      	ldmia	r2, {r1, r2}
 8002a24:	f7fe fd7a 	bl	800151c <ssd1306_WriteString>

		ssd1306_UpdateScreen();
 8002a28:	f7fe fc68 	bl	80012fc <ssd1306_UpdateScreen>

		currentItem_buff = currentItem_buff -> down;
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	61fb      	str	r3, [r7, #28]
		if(currentItem_buff == 0)
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d00b      	beq.n	8002a50 <print_menu_init+0xfc>
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002a38:	4b0f      	ldr	r3, [pc, #60]	; (8002a78 <print_menu_init+0x124>)
 8002a3a:	781a      	ldrb	r2, [r3, #0]
 8002a3c:	7efb      	ldrb	r3, [r7, #27]
 8002a3e:	4413      	add	r3, r2
 8002a40:	76fb      	strb	r3, [r7, #27]
 8002a42:	7efb      	ldrb	r3, [r7, #27]
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	4b0d      	ldr	r3, [pc, #52]	; (8002a7c <print_menu_init+0x128>)
 8002a48:	881b      	ldrh	r3, [r3, #0]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d9a7      	bls.n	800299e <print_menu_init+0x4a>
 8002a4e:	e000      	b.n	8002a52 <print_menu_init+0xfe>
		{
			break;
 8002a50:	bf00      	nop
		}
	}
	scroll_bar();
 8002a52:	f7ff fd8b 	bl	800256c <scroll_bar>
}
 8002a56:	bf00      	nop
 8002a58:	3724      	adds	r7, #36	; 0x24
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd90      	pop	{r4, r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	20000028 	.word	0x20000028
 8002a64:	080072fc 	.word	0x080072fc
 8002a68:	20000014 	.word	0x20000014
 8002a6c:	20000030 	.word	0x20000030
 8002a70:	2000003a 	.word	0x2000003a
 8002a74:	2000003c 	.word	0x2000003c
 8002a78:	20000038 	.word	0x20000038
 8002a7c:	20000036 	.word	0x20000036

08002a80 <action>:
// ----------------------------------------------------------------------------------------
void action(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b088      	sub	sp, #32
 8002a84:	af00      	add	r7, sp, #0
	char str[16] = {0};
 8002a86:	2300      	movs	r3, #0
 8002a88:	607b      	str	r3, [r7, #4]
 8002a8a:	f107 0308 	add.w	r3, r7, #8
 8002a8e:	2200      	movs	r2, #0
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	605a      	str	r2, [r3, #4]
 8002a94:	609a      	str	r2, [r3, #8]

	clearn_oled();
 8002a96:	f7fe fb81 	bl	800119c <clearn_oled>

	print_rectangle_on_head();
 8002a9a:	f7ff fddb 	bl	8002654 <print_rectangle_on_head>

	//Print selected name of menu on top of OLED (in rectangle)
	MenuItem_t * currentItem_buff_parent = currentItem;
 8002a9e:	4b40      	ldr	r3, [pc, #256]	; (8002ba0 <action+0x120>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	617b      	str	r3, [r7, #20]
	currentItem_buff_parent = currentItem_buff_parent -> parent;
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	617b      	str	r3, [r7, #20]

	strncpy(str, currentItem_buff_parent -> name, 15);
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	6959      	ldr	r1, [r3, #20]
 8002aae:	1d3b      	adds	r3, r7, #4
 8002ab0:	220f      	movs	r2, #15
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f003 fff9 	bl	8006aaa <strncpy>
	ssd1306_SetCursor(10, 3);
 8002ab8:	2103      	movs	r1, #3
 8002aba:	200a      	movs	r0, #10
 8002abc:	f7fe fd54 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002ac0:	4a38      	ldr	r2, [pc, #224]	; (8002ba4 <action+0x124>)
 8002ac2:	1d38      	adds	r0, r7, #4
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	ca06      	ldmia	r2, {r1, r2}
 8002ac8:	f7fe fd28 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002acc:	f7fe fc16 	bl	80012fc <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002ad0:	1d3b      	adds	r3, r7, #4
 8002ad2:	2210      	movs	r2, #16
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f003 fef2 	bl	80068c0 <memset>

	MenuItem_t * currentItem_buff = currentItem;
 8002adc:	4b30      	ldr	r3, [pc, #192]	; (8002ba0 <action+0x120>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	61fb      	str	r3, [r7, #28]

	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002ae2:	4b31      	ldr	r3, [pc, #196]	; (8002ba8 <action+0x128>)
 8002ae4:	881b      	ldrh	r3, [r3, #0]
 8002ae6:	76fb      	strb	r3, [r7, #27]
 8002ae8:	e04b      	b.n	8002b82 <action+0x102>
	{
		if(row == first_menu_row)
 8002aea:	7efb      	ldrb	r3, [r7, #27]
 8002aec:	b29a      	uxth	r2, r3
 8002aee:	4b2e      	ldr	r3, [pc, #184]	; (8002ba8 <action+0x128>)
 8002af0:	881b      	ldrh	r3, [r3, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d10d      	bne.n	8002b12 <action+0x92>
		{
			// Print pointer on menu
			char str_pointer[4] = "->";
 8002af6:	f643 632d 	movw	r3, #15917	; 0x3e2d
 8002afa:	603b      	str	r3, [r7, #0]
			ssd1306_SetCursor(0, row);
 8002afc:	7efb      	ldrb	r3, [r7, #27]
 8002afe:	4619      	mov	r1, r3
 8002b00:	2000      	movs	r0, #0
 8002b02:	f7fe fd31 	bl	8001568 <ssd1306_SetCursor>
			ssd1306_WriteString(str_pointer,  Font_7x10, White);
 8002b06:	4a27      	ldr	r2, [pc, #156]	; (8002ba4 <action+0x124>)
 8002b08:	4638      	mov	r0, r7
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	ca06      	ldmia	r2, {r1, r2}
 8002b0e:	f7fe fd05 	bl	800151c <ssd1306_WriteString>
		}
		// Print number of menu item
		itoa(currentItem_buff -> id, str, 10);
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	7c1b      	ldrb	r3, [r3, #16]
 8002b16:	4618      	mov	r0, r3
 8002b18:	1d3b      	adds	r3, r7, #4
 8002b1a:	220a      	movs	r2, #10
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	f003 febf 	bl	80068a0 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 8002b22:	4b22      	ldr	r3, [pc, #136]	; (8002bac <action+0x12c>)
 8002b24:	881b      	ldrh	r3, [r3, #0]
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	7efa      	ldrb	r2, [r7, #27]
 8002b2a:	4611      	mov	r1, r2
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fe fd1b 	bl	8001568 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002b32:	4a1c      	ldr	r2, [pc, #112]	; (8002ba4 <action+0x124>)
 8002b34:	1d38      	adds	r0, r7, #4
 8002b36:	2301      	movs	r3, #1
 8002b38:	ca06      	ldmia	r2, {r1, r2}
 8002b3a:	f7fe fcef 	bl	800151c <ssd1306_WriteString>

		// Print menu of menu item
		strncpy(str, currentItem_buff -> name, 15);
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	6959      	ldr	r1, [r3, #20]
 8002b42:	1d3b      	adds	r3, r7, #4
 8002b44:	220f      	movs	r2, #15
 8002b46:	4618      	mov	r0, r3
 8002b48:	f003 ffaf 	bl	8006aaa <strncpy>
		ssd1306_SetCursor(start_print_name_menu_x, row);
 8002b4c:	4b18      	ldr	r3, [pc, #96]	; (8002bb0 <action+0x130>)
 8002b4e:	881b      	ldrh	r3, [r3, #0]
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	7efa      	ldrb	r2, [r7, #27]
 8002b54:	4611      	mov	r1, r2
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7fe fd06 	bl	8001568 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002b5c:	4a11      	ldr	r2, [pc, #68]	; (8002ba4 <action+0x124>)
 8002b5e:	1d38      	adds	r0, r7, #4
 8002b60:	2301      	movs	r3, #1
 8002b62:	ca06      	ldmia	r2, {r1, r2}
 8002b64:	f7fe fcda 	bl	800151c <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8002b68:	f7fe fbc8 	bl	80012fc <ssd1306_UpdateScreen>

		currentItem_buff = currentItem_buff -> down;
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	61fb      	str	r3, [r7, #28]
		if(currentItem_buff == 0)
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d00b      	beq.n	8002b90 <action+0x110>
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002b78:	4b0e      	ldr	r3, [pc, #56]	; (8002bb4 <action+0x134>)
 8002b7a:	781a      	ldrb	r2, [r3, #0]
 8002b7c:	7efb      	ldrb	r3, [r7, #27]
 8002b7e:	4413      	add	r3, r2
 8002b80:	76fb      	strb	r3, [r7, #27]
 8002b82:	7efb      	ldrb	r3, [r7, #27]
 8002b84:	b29a      	uxth	r2, r3
 8002b86:	4b0c      	ldr	r3, [pc, #48]	; (8002bb8 <action+0x138>)
 8002b88:	881b      	ldrh	r3, [r3, #0]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d9ad      	bls.n	8002aea <action+0x6a>
 8002b8e:	e000      	b.n	8002b92 <action+0x112>
		{
			break;
 8002b90:	bf00      	nop
		}
	}
	scroll_bar();
 8002b92:	f7ff fceb 	bl	800256c <scroll_bar>
}
 8002b96:	bf00      	nop
 8002b98:	3720      	adds	r7, #32
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	20000028 	.word	0x20000028
 8002ba4:	20000014 	.word	0x20000014
 8002ba8:	20000030 	.word	0x20000030
 8002bac:	2000003a 	.word	0x2000003a
 8002bb0:	2000003c 	.word	0x2000003c
 8002bb4:	20000038 	.word	0x20000038
 8002bb8:	20000036 	.word	0x20000036

08002bbc <return_from_menu>:
// ----------------------------------------------------------------------------------------
void return_from_menu(void)
{
 8002bbc:	b590      	push	{r4, r7, lr}
 8002bbe:	b087      	sub	sp, #28
 8002bc0:	af00      	add	r7, sp, #0
	currentItem = &items[0];											// Jump to main menu
 8002bc2:	4b0f      	ldr	r3, [pc, #60]	; (8002c00 <return_from_menu+0x44>)
 8002bc4:	4a0f      	ldr	r2, [pc, #60]	; (8002c04 <return_from_menu+0x48>)
 8002bc6:	601a      	str	r2, [r3, #0]
	clearn_oled();
 8002bc8:	f7fe fae8 	bl	800119c <clearn_oled>

	// Print "MAIN MENU:"
	char str[20] = ">> MAIN MENU <<";
 8002bcc:	4b0e      	ldr	r3, [pc, #56]	; (8002c08 <return_from_menu+0x4c>)
 8002bce:	1d3c      	adds	r4, r7, #4
 8002bd0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002bd2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	617b      	str	r3, [r7, #20]
	ssd1306_SetCursor(10, 3);
 8002bda:	2103      	movs	r1, #3
 8002bdc:	200a      	movs	r0, #10
 8002bde:	f7fe fcc3 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002be2:	4a0a      	ldr	r2, [pc, #40]	; (8002c0c <return_from_menu+0x50>)
 8002be4:	1d38      	adds	r0, r7, #4
 8002be6:	2301      	movs	r3, #1
 8002be8:	ca06      	ldmia	r2, {r1, r2}
 8002bea:	f7fe fc97 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002bee:	f7fe fb85 	bl	80012fc <ssd1306_UpdateScreen>

	print_menu_init();													// Print all start menu
 8002bf2:	f7ff feaf 	bl	8002954 <print_menu_init>
}
 8002bf6:	bf00      	nop
 8002bf8:	371c      	adds	r7, #28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd90      	pop	{r4, r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000028 	.word	0x20000028
 8002c04:	20000850 	.word	0x20000850
 8002c08:	080072fc 	.word	0x080072fc
 8002c0c:	20000014 	.word	0x20000014

08002c10 <lora_rx_mode>:
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
// LORA FUNCTIONS
void lora_rx_mode(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
	clearn_oled();
 8002c16:	f7fe fac1 	bl	800119c <clearn_oled>
	print_rectangle_on_head();
 8002c1a:	f7ff fd1b 	bl	8002654 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8002c1e:	2300      	movs	r3, #0
 8002c20:	603b      	str	r3, [r7, #0]
 8002c22:	1d3b      	adds	r3, r7, #4
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	605a      	str	r2, [r3, #4]
 8002c2a:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8002c2c:	4b1a      	ldr	r3, [pc, #104]	; (8002c98 <lora_rx_mode+0x88>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6959      	ldr	r1, [r3, #20]
 8002c32:	463b      	mov	r3, r7
 8002c34:	220f      	movs	r2, #15
 8002c36:	4618      	mov	r0, r3
 8002c38:	f003 ff37 	bl	8006aaa <strncpy>
	ssd1306_SetCursor(10, 3);
 8002c3c:	2103      	movs	r1, #3
 8002c3e:	200a      	movs	r0, #10
 8002c40:	f7fe fc92 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002c44:	4a15      	ldr	r2, [pc, #84]	; (8002c9c <lora_rx_mode+0x8c>)
 8002c46:	4638      	mov	r0, r7
 8002c48:	2301      	movs	r3, #1
 8002c4a:	ca06      	ldmia	r2, {r1, r2}
 8002c4c:	f7fe fc66 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002c50:	f7fe fb54 	bl	80012fc <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002c54:	463b      	mov	r3, r7
 8002c56:	2210      	movs	r2, #16
 8002c58:	2100      	movs	r1, #0
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f003 fe30 	bl	80068c0 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 8002c60:	4b0f      	ldr	r3, [pc, #60]	; (8002ca0 <lora_rx_mode+0x90>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8002c66:	4b0f      	ldr	r3, [pc, #60]	; (8002ca4 <lora_rx_mode+0x94>)
 8002c68:	2201      	movs	r2, #1
 8002c6a:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		LoRa_RX(true);
 8002c6c:	2001      	movs	r0, #1
 8002c6e:	f7fd fa6d 	bl	800014c <LoRa_RX>
	}while (button_status != BUTTON_ENTER);
 8002c72:	4b0b      	ldr	r3, [pc, #44]	; (8002ca0 <lora_rx_mode+0x90>)
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d1f8      	bne.n	8002c6c <lora_rx_mode+0x5c>
	LoRa_RX(false);
 8002c7a:	2000      	movs	r0, #0
 8002c7c:	f7fd fa66 	bl	800014c <LoRa_RX>

	block_interrupt_form_up_and_down_buttons = false;
 8002c80:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <lora_rx_mode+0x94>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_1[0];										// Set global pointer on first menu
 8002c86:	4b04      	ldr	r3, [pc, #16]	; (8002c98 <lora_rx_mode+0x88>)
 8002c88:	4a07      	ldr	r2, [pc, #28]	; (8002ca8 <lora_rx_mode+0x98>)
 8002c8a:	601a      	str	r2, [r3, #0]
	action();															// Print items on OLED
 8002c8c:	f7ff fef8 	bl	8002a80 <action>
}
 8002c90:	bf00      	nop
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	20000028 	.word	0x20000028
 8002c9c:	20000014 	.word	0x20000014
 8002ca0:	200005a9 	.word	0x200005a9
 8002ca4:	200005a8 	.word	0x200005a8
 8002ca8:	2000079c 	.word	0x2000079c

08002cac <lora_tx_mode>:
// ----------------------------------------------------------------------------------------
void lora_tx_mode(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
	clearn_oled();
 8002cb2:	f7fe fa73 	bl	800119c <clearn_oled>
	print_rectangle_on_head();
 8002cb6:	f7ff fccd 	bl	8002654 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8002cba:	2300      	movs	r3, #0
 8002cbc:	603b      	str	r3, [r7, #0]
 8002cbe:	1d3b      	adds	r3, r7, #4
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]
 8002cc4:	605a      	str	r2, [r3, #4]
 8002cc6:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8002cc8:	4b1a      	ldr	r3, [pc, #104]	; (8002d34 <lora_tx_mode+0x88>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	6959      	ldr	r1, [r3, #20]
 8002cce:	463b      	mov	r3, r7
 8002cd0:	220f      	movs	r2, #15
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f003 fee9 	bl	8006aaa <strncpy>
	ssd1306_SetCursor(10, 3);
 8002cd8:	2103      	movs	r1, #3
 8002cda:	200a      	movs	r0, #10
 8002cdc:	f7fe fc44 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002ce0:	4a15      	ldr	r2, [pc, #84]	; (8002d38 <lora_tx_mode+0x8c>)
 8002ce2:	4638      	mov	r0, r7
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	ca06      	ldmia	r2, {r1, r2}
 8002ce8:	f7fe fc18 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002cec:	f7fe fb06 	bl	80012fc <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002cf0:	463b      	mov	r3, r7
 8002cf2:	2210      	movs	r2, #16
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f003 fde2 	bl	80068c0 <memset>


	button_status = BOTTON_DOESENT_PRESS;
 8002cfc:	4b0f      	ldr	r3, [pc, #60]	; (8002d3c <lora_tx_mode+0x90>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8002d02:	4b0f      	ldr	r3, [pc, #60]	; (8002d40 <lora_tx_mode+0x94>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		LoRa_TX(true);
 8002d08:	2001      	movs	r0, #1
 8002d0a:	f7fd fab3 	bl	8000274 <LoRa_TX>

	}while (button_status != BUTTON_ENTER);
 8002d0e:	4b0b      	ldr	r3, [pc, #44]	; (8002d3c <lora_tx_mode+0x90>)
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d1f8      	bne.n	8002d08 <lora_tx_mode+0x5c>
	LoRa_TX(false);
 8002d16:	2000      	movs	r0, #0
 8002d18:	f7fd faac 	bl	8000274 <LoRa_TX>

	block_interrupt_form_up_and_down_buttons = false;
 8002d1c:	4b08      	ldr	r3, [pc, #32]	; (8002d40 <lora_tx_mode+0x94>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_1[0];										// Set global pointer on first menu
 8002d22:	4b04      	ldr	r3, [pc, #16]	; (8002d34 <lora_tx_mode+0x88>)
 8002d24:	4a07      	ldr	r2, [pc, #28]	; (8002d44 <lora_tx_mode+0x98>)
 8002d26:	601a      	str	r2, [r3, #0]
	action();															// Print items on OLED
 8002d28:	f7ff feaa 	bl	8002a80 <action>
}
 8002d2c:	bf00      	nop
 8002d2e:	3710      	adds	r7, #16
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	20000028 	.word	0x20000028
 8002d38:	20000014 	.word	0x20000014
 8002d3c:	200005a9 	.word	0x200005a9
 8002d40:	200005a8 	.word	0x200005a8
 8002d44:	2000079c 	.word	0x2000079c

08002d48 <nrf_rx_mode>:
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
// NRF FUNCTIONS
void nrf_rx_mode(void)    // <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<,,
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
	clearn_oled();
 8002d4e:	f7fe fa25 	bl	800119c <clearn_oled>
	NRF24_init_RX_mode();
 8002d52:	f7fd fd3f 	bl	80007d4 <NRF24_init_RX_mode>
	print_rectangle_on_head();
 8002d56:	f7ff fc7d 	bl	8002654 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	603b      	str	r3, [r7, #0]
 8002d5e:	1d3b      	adds	r3, r7, #4
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
 8002d64:	605a      	str	r2, [r3, #4]
 8002d66:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8002d68:	4b1d      	ldr	r3, [pc, #116]	; (8002de0 <nrf_rx_mode+0x98>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6959      	ldr	r1, [r3, #20]
 8002d6e:	463b      	mov	r3, r7
 8002d70:	220f      	movs	r2, #15
 8002d72:	4618      	mov	r0, r3
 8002d74:	f003 fe99 	bl	8006aaa <strncpy>
	ssd1306_SetCursor(10, 3);
 8002d78:	2103      	movs	r1, #3
 8002d7a:	200a      	movs	r0, #10
 8002d7c:	f7fe fbf4 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002d80:	4a18      	ldr	r2, [pc, #96]	; (8002de4 <nrf_rx_mode+0x9c>)
 8002d82:	4638      	mov	r0, r7
 8002d84:	2301      	movs	r3, #1
 8002d86:	ca06      	ldmia	r2, {r1, r2}
 8002d88:	f7fe fbc8 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002d8c:	f7fe fab6 	bl	80012fc <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002d90:	463b      	mov	r3, r7
 8002d92:	2210      	movs	r2, #16
 8002d94:	2100      	movs	r1, #0
 8002d96:	4618      	mov	r0, r3
 8002d98:	f003 fd92 	bl	80068c0 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 8002d9c:	4b12      	ldr	r3, [pc, #72]	; (8002de8 <nrf_rx_mode+0xa0>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8002da2:	4b12      	ldr	r3, [pc, #72]	; (8002dec <nrf_rx_mode+0xa4>)
 8002da4:	2201      	movs	r2, #1
 8002da6:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		NRF24L01_Receive();
 8002da8:	f7fd fcb2 	bl	8000710 <NRF24L01_Receive>
	}while (button_status != BUTTON_ENTER);
 8002dac:	4b0e      	ldr	r3, [pc, #56]	; (8002de8 <nrf_rx_mode+0xa0>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d1f9      	bne.n	8002da8 <nrf_rx_mode+0x60>

	NRF24_WriteReg(CONFIG, 0x00); 										// STOP work with nrf module  (Power off)
 8002db4:	2100      	movs	r1, #0
 8002db6:	2000      	movs	r0, #0
 8002db8:	f7fe f85c 	bl	8000e74 <NRF24_WriteReg>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);				// Turn off GREEN LED
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002dc2:	480b      	ldr	r0, [pc, #44]	; (8002df0 <nrf_rx_mode+0xa8>)
 8002dc4:	f000 fe2f 	bl	8003a26 <HAL_GPIO_WritePin>
	block_interrupt_form_up_and_down_buttons = false;
 8002dc8:	4b08      	ldr	r3, [pc, #32]	; (8002dec <nrf_rx_mode+0xa4>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_2[0];										// Set global pointer on first menu
 8002dce:	4b04      	ldr	r3, [pc, #16]	; (8002de0 <nrf_rx_mode+0x98>)
 8002dd0:	4a08      	ldr	r2, [pc, #32]	; (8002df4 <nrf_rx_mode+0xac>)
 8002dd2:	601a      	str	r2, [r3, #0]
	action();															// Print items on OLED
 8002dd4:	f7ff fe54 	bl	8002a80 <action>
}
 8002dd8:	bf00      	nop
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	20000028 	.word	0x20000028
 8002de4:	20000014 	.word	0x20000014
 8002de8:	200005a9 	.word	0x200005a9
 8002dec:	200005a8 	.word	0x200005a8
 8002df0:	40011000 	.word	0x40011000
 8002df4:	20000730 	.word	0x20000730

08002df8 <nrf_tx_mode>:
// ----------------------------------------------------------------------------------------
void nrf_tx_mode(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
	clearn_oled();
 8002dfe:	f7fe f9cd 	bl	800119c <clearn_oled>
	NRF24_init_TX_mode();
 8002e02:	f7fd fdab 	bl	800095c <NRF24_init_TX_mode>
	print_rectangle_on_head();
 8002e06:	f7ff fc25 	bl	8002654 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	603b      	str	r3, [r7, #0]
 8002e0e:	1d3b      	adds	r3, r7, #4
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	605a      	str	r2, [r3, #4]
 8002e16:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8002e18:	4b1d      	ldr	r3, [pc, #116]	; (8002e90 <nrf_tx_mode+0x98>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6959      	ldr	r1, [r3, #20]
 8002e1e:	463b      	mov	r3, r7
 8002e20:	220f      	movs	r2, #15
 8002e22:	4618      	mov	r0, r3
 8002e24:	f003 fe41 	bl	8006aaa <strncpy>
	ssd1306_SetCursor(10, 3);
 8002e28:	2103      	movs	r1, #3
 8002e2a:	200a      	movs	r0, #10
 8002e2c:	f7fe fb9c 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002e30:	4a18      	ldr	r2, [pc, #96]	; (8002e94 <nrf_tx_mode+0x9c>)
 8002e32:	4638      	mov	r0, r7
 8002e34:	2301      	movs	r3, #1
 8002e36:	ca06      	ldmia	r2, {r1, r2}
 8002e38:	f7fe fb70 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002e3c:	f7fe fa5e 	bl	80012fc <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002e40:	463b      	mov	r3, r7
 8002e42:	2210      	movs	r2, #16
 8002e44:	2100      	movs	r1, #0
 8002e46:	4618      	mov	r0, r3
 8002e48:	f003 fd3a 	bl	80068c0 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 8002e4c:	4b12      	ldr	r3, [pc, #72]	; (8002e98 <nrf_tx_mode+0xa0>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8002e52:	4b12      	ldr	r3, [pc, #72]	; (8002e9c <nrf_tx_mode+0xa4>)
 8002e54:	2201      	movs	r2, #1
 8002e56:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		NRF24L01_Transmission();
 8002e58:	f7fd fe8e 	bl	8000b78 <NRF24L01_Transmission>
	}while (button_status != BUTTON_ENTER);
 8002e5c:	4b0e      	ldr	r3, [pc, #56]	; (8002e98 <nrf_tx_mode+0xa0>)
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d1f9      	bne.n	8002e58 <nrf_tx_mode+0x60>

	NRF24_WriteReg(CONFIG, 0x00); 										// STOP work with nrf module  (Power off)
 8002e64:	2100      	movs	r1, #0
 8002e66:	2000      	movs	r0, #0
 8002e68:	f7fe f804 	bl	8000e74 <NRF24_WriteReg>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);				// Turn off GREEN LED
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e72:	480b      	ldr	r0, [pc, #44]	; (8002ea0 <nrf_tx_mode+0xa8>)
 8002e74:	f000 fdd7 	bl	8003a26 <HAL_GPIO_WritePin>
	block_interrupt_form_up_and_down_buttons = false;
 8002e78:	4b08      	ldr	r3, [pc, #32]	; (8002e9c <nrf_tx_mode+0xa4>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_2[0];										// Set global pointer on first menu
 8002e7e:	4b04      	ldr	r3, [pc, #16]	; (8002e90 <nrf_tx_mode+0x98>)
 8002e80:	4a08      	ldr	r2, [pc, #32]	; (8002ea4 <nrf_tx_mode+0xac>)
 8002e82:	601a      	str	r2, [r3, #0]
	action();															// Print items on OLED
 8002e84:	f7ff fdfc 	bl	8002a80 <action>
//	NRF24_init_TX_mode();
//	while(1)
//	{
//		NRF24L01_Transmission();
//	}
}
 8002e88:	bf00      	nop
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	20000028 	.word	0x20000028
 8002e94:	20000014 	.word	0x20000014
 8002e98:	200005a9 	.word	0x200005a9
 8002e9c:	200005a8 	.word	0x200005a8
 8002ea0:	40011000 	.word	0x40011000
 8002ea4:	20000730 	.word	0x20000730

08002ea8 <items_menu_1_set_par_2>:
	currentItem = &items_menu_1[0];										// Set global pointer on first menu
	action();															// Print items on OLED
}
// ----------------------------------------------------------------------------------------
void items_menu_1_set_par_2(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
	clearn_oled();
 8002eae:	f7fe f975 	bl	800119c <clearn_oled>

	// Print selected name of menu
	char str[16] = {0};
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	603b      	str	r3, [r7, #0]
 8002eb6:	1d3b      	adds	r3, r7, #4
 8002eb8:	2200      	movs	r2, #0
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	605a      	str	r2, [r3, #4]
 8002ebe:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8002ec0:	4b22      	ldr	r3, [pc, #136]	; (8002f4c <items_menu_1_set_par_2+0xa4>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6959      	ldr	r1, [r3, #20]
 8002ec6:	463b      	mov	r3, r7
 8002ec8:	220f      	movs	r2, #15
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f003 fded 	bl	8006aaa <strncpy>
	ssd1306_SetCursor(10, 3);
 8002ed0:	2103      	movs	r1, #3
 8002ed2:	200a      	movs	r0, #10
 8002ed4:	f7fe fb48 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002ed8:	4a1d      	ldr	r2, [pc, #116]	; (8002f50 <items_menu_1_set_par_2+0xa8>)
 8002eda:	4638      	mov	r0, r7
 8002edc:	2301      	movs	r3, #1
 8002ede:	ca06      	ldmia	r2, {r1, r2}
 8002ee0:	f7fe fb1c 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002ee4:	f7fe fa0a 	bl	80012fc <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002ee8:	463b      	mov	r3, r7
 8002eea:	2210      	movs	r2, #16
 8002eec:	2100      	movs	r1, #0
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f003 fce6 	bl	80068c0 <memset>

	strncpy(str, "Set parametr 2", sizeof(str));
 8002ef4:	463b      	mov	r3, r7
 8002ef6:	2210      	movs	r2, #16
 8002ef8:	4916      	ldr	r1, [pc, #88]	; (8002f54 <items_menu_1_set_par_2+0xac>)
 8002efa:	4618      	mov	r0, r3
 8002efc:	f003 fdd5 	bl	8006aaa <strncpy>
	ssd1306_SetCursor(0, first_menu_row);
 8002f00:	4b15      	ldr	r3, [pc, #84]	; (8002f58 <items_menu_1_set_par_2+0xb0>)
 8002f02:	881b      	ldrh	r3, [r3, #0]
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	4619      	mov	r1, r3
 8002f08:	2000      	movs	r0, #0
 8002f0a:	f7fe fb2d 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002f0e:	4a10      	ldr	r2, [pc, #64]	; (8002f50 <items_menu_1_set_par_2+0xa8>)
 8002f10:	4638      	mov	r0, r7
 8002f12:	2301      	movs	r3, #1
 8002f14:	ca06      	ldmia	r2, {r1, r2}
 8002f16:	f7fe fb01 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002f1a:	f7fe f9ef 	bl	80012fc <ssd1306_UpdateScreen>

	button_status = BOTTON_DOESENT_PRESS;
 8002f1e:	4b0f      	ldr	r3, [pc, #60]	; (8002f5c <items_menu_1_set_par_2+0xb4>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8002f24:	4b0e      	ldr	r3, [pc, #56]	; (8002f60 <items_menu_1_set_par_2+0xb8>)
 8002f26:	2201      	movs	r2, #1
 8002f28:	701a      	strb	r2, [r3, #0]
	do{
		// Doing settings <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
	}while (button_status != BUTTON_ENTER);
 8002f2a:	4b0c      	ldr	r3, [pc, #48]	; (8002f5c <items_menu_1_set_par_2+0xb4>)
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d1fb      	bne.n	8002f2a <items_menu_1_set_par_2+0x82>
	block_interrupt_form_up_and_down_buttons = false;
 8002f32:	4b0b      	ldr	r3, [pc, #44]	; (8002f60 <items_menu_1_set_par_2+0xb8>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_1[0];										// Set global pointer on first menu
 8002f38:	4b04      	ldr	r3, [pc, #16]	; (8002f4c <items_menu_1_set_par_2+0xa4>)
 8002f3a:	4a0a      	ldr	r2, [pc, #40]	; (8002f64 <items_menu_1_set_par_2+0xbc>)
 8002f3c:	601a      	str	r2, [r3, #0]
	action();															// Print items on OLED
 8002f3e:	f7ff fd9f 	bl	8002a80 <action>
}
 8002f42:	bf00      	nop
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	20000028 	.word	0x20000028
 8002f50:	20000014 	.word	0x20000014
 8002f54:	08007320 	.word	0x08007320
 8002f58:	20000030 	.word	0x20000030
 8002f5c:	200005a9 	.word	0x200005a9
 8002f60:	200005a8 	.word	0x200005a8
 8002f64:	2000079c 	.word	0x2000079c

08002f68 <items_menu_2_set_par_1>:
//	currentItem = &items_menu_2[0];										// Set global pointer on first menu
//	action();															// Print items on OLED
//}
// ----------------------------------------------------------------------------------------
void items_menu_2_set_par_1(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
	clearn_oled();
 8002f6e:	f7fe f915 	bl	800119c <clearn_oled>

	// Print selected name of menu
	char str[16] = {0};
 8002f72:	2300      	movs	r3, #0
 8002f74:	603b      	str	r3, [r7, #0]
 8002f76:	1d3b      	adds	r3, r7, #4
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	605a      	str	r2, [r3, #4]
 8002f7e:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8002f80:	4b22      	ldr	r3, [pc, #136]	; (800300c <items_menu_2_set_par_1+0xa4>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6959      	ldr	r1, [r3, #20]
 8002f86:	463b      	mov	r3, r7
 8002f88:	220f      	movs	r2, #15
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f003 fd8d 	bl	8006aaa <strncpy>
	ssd1306_SetCursor(10, 3);
 8002f90:	2103      	movs	r1, #3
 8002f92:	200a      	movs	r0, #10
 8002f94:	f7fe fae8 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002f98:	4a1d      	ldr	r2, [pc, #116]	; (8003010 <items_menu_2_set_par_1+0xa8>)
 8002f9a:	4638      	mov	r0, r7
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	ca06      	ldmia	r2, {r1, r2}
 8002fa0:	f7fe fabc 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002fa4:	f7fe f9aa 	bl	80012fc <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002fa8:	463b      	mov	r3, r7
 8002faa:	2210      	movs	r2, #16
 8002fac:	2100      	movs	r1, #0
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f003 fc86 	bl	80068c0 <memset>

	strncpy(str, "Set parametr 1", sizeof(str));
 8002fb4:	463b      	mov	r3, r7
 8002fb6:	2210      	movs	r2, #16
 8002fb8:	4916      	ldr	r1, [pc, #88]	; (8003014 <items_menu_2_set_par_1+0xac>)
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f003 fd75 	bl	8006aaa <strncpy>
	ssd1306_SetCursor(0, first_menu_row);
 8002fc0:	4b15      	ldr	r3, [pc, #84]	; (8003018 <items_menu_2_set_par_1+0xb0>)
 8002fc2:	881b      	ldrh	r3, [r3, #0]
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	2000      	movs	r0, #0
 8002fca:	f7fe facd 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002fce:	4a10      	ldr	r2, [pc, #64]	; (8003010 <items_menu_2_set_par_1+0xa8>)
 8002fd0:	4638      	mov	r0, r7
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	ca06      	ldmia	r2, {r1, r2}
 8002fd6:	f7fe faa1 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002fda:	f7fe f98f 	bl	80012fc <ssd1306_UpdateScreen>

	button_status = BOTTON_DOESENT_PRESS;
 8002fde:	4b0f      	ldr	r3, [pc, #60]	; (800301c <items_menu_2_set_par_1+0xb4>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8002fe4:	4b0e      	ldr	r3, [pc, #56]	; (8003020 <items_menu_2_set_par_1+0xb8>)
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	701a      	strb	r2, [r3, #0]
	do{
		// Doing settings <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
	}while (button_status != BUTTON_ENTER);
 8002fea:	4b0c      	ldr	r3, [pc, #48]	; (800301c <items_menu_2_set_par_1+0xb4>)
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d1fb      	bne.n	8002fea <items_menu_2_set_par_1+0x82>
	block_interrupt_form_up_and_down_buttons = false;
 8002ff2:	4b0b      	ldr	r3, [pc, #44]	; (8003020 <items_menu_2_set_par_1+0xb8>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_2[0];										// Set global pointer on first menu
 8002ff8:	4b04      	ldr	r3, [pc, #16]	; (800300c <items_menu_2_set_par_1+0xa4>)
 8002ffa:	4a0a      	ldr	r2, [pc, #40]	; (8003024 <items_menu_2_set_par_1+0xbc>)
 8002ffc:	601a      	str	r2, [r3, #0]
	action();															// Print items on OLED
 8002ffe:	f7ff fd3f 	bl	8002a80 <action>
}
 8003002:	bf00      	nop
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	20000028 	.word	0x20000028
 8003010:	20000014 	.word	0x20000014
 8003014:	08007310 	.word	0x08007310
 8003018:	20000030 	.word	0x20000030
 800301c:	200005a9 	.word	0x200005a9
 8003020:	200005a8 	.word	0x200005a8
 8003024:	20000730 	.word	0x20000730

08003028 <do_it_function_menu_3>:
// ----------------------------------------------------------------------------------------
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
void do_it_function_menu_3(void)        // Print T and H
{
 8003028:	b590      	push	{r4, r7, lr}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
	clearn_oled();
 800302e:	f7fe f8b5 	bl	800119c <clearn_oled>

	// Print selected name of menu
	char str[16] = {0};
 8003032:	2300      	movs	r3, #0
 8003034:	603b      	str	r3, [r7, #0]
 8003036:	1d3b      	adds	r3, r7, #4
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	605a      	str	r2, [r3, #4]
 800303e:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8003040:	4b2b      	ldr	r3, [pc, #172]	; (80030f0 <do_it_function_menu_3+0xc8>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	6959      	ldr	r1, [r3, #20]
 8003046:	463b      	mov	r3, r7
 8003048:	220f      	movs	r2, #15
 800304a:	4618      	mov	r0, r3
 800304c:	f003 fd2d 	bl	8006aaa <strncpy>
	ssd1306_SetCursor(10, 3);
 8003050:	2103      	movs	r1, #3
 8003052:	200a      	movs	r0, #10
 8003054:	f7fe fa88 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8003058:	4a26      	ldr	r2, [pc, #152]	; (80030f4 <do_it_function_menu_3+0xcc>)
 800305a:	4638      	mov	r0, r7
 800305c:	2301      	movs	r3, #1
 800305e:	ca06      	ldmia	r2, {r1, r2}
 8003060:	f7fe fa5c 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8003064:	f7fe f94a 	bl	80012fc <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8003068:	463b      	mov	r3, r7
 800306a:	2210      	movs	r2, #16
 800306c:	2100      	movs	r1, #0
 800306e:	4618      	mov	r0, r3
 8003070:	f003 fc26 	bl	80068c0 <memset>

	strncpy(str, "Doing something 3", sizeof(str));
 8003074:	4b20      	ldr	r3, [pc, #128]	; (80030f8 <do_it_function_menu_3+0xd0>)
 8003076:	463c      	mov	r4, r7
 8003078:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800307a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ssd1306_SetCursor(0, first_menu_row);
 800307e:	4b1f      	ldr	r3, [pc, #124]	; (80030fc <do_it_function_menu_3+0xd4>)
 8003080:	881b      	ldrh	r3, [r3, #0]
 8003082:	b2db      	uxtb	r3, r3
 8003084:	4619      	mov	r1, r3
 8003086:	2000      	movs	r0, #0
 8003088:	f7fe fa6e 	bl	8001568 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 800308c:	4a19      	ldr	r2, [pc, #100]	; (80030f4 <do_it_function_menu_3+0xcc>)
 800308e:	4638      	mov	r0, r7
 8003090:	2301      	movs	r3, #1
 8003092:	ca06      	ldmia	r2, {r1, r2}
 8003094:	f7fe fa42 	bl	800151c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8003098:	f7fe f930 	bl	80012fc <ssd1306_UpdateScreen>

	button_status = BOTTON_DOESENT_PRESS;
 800309c:	4b18      	ldr	r3, [pc, #96]	; (8003100 <do_it_function_menu_3+0xd8>)
 800309e:	2200      	movs	r2, #0
 80030a0:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 80030a2:	4b18      	ldr	r3, [pc, #96]	; (8003104 <do_it_function_menu_3+0xdc>)
 80030a4:	2201      	movs	r2, #1
 80030a6:	701a      	strb	r2, [r3, #0]
	do{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80030a8:	2200      	movs	r2, #0
 80030aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030ae:	4816      	ldr	r0, [pc, #88]	; (8003108 <do_it_function_menu_3+0xe0>)
 80030b0:	f000 fcb9 	bl	8003a26 <HAL_GPIO_WritePin>
		HAL_Delay(500);
 80030b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80030b8:	f000 f938 	bl	800332c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80030bc:	2201      	movs	r2, #1
 80030be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030c2:	4811      	ldr	r0, [pc, #68]	; (8003108 <do_it_function_menu_3+0xe0>)
 80030c4:	f000 fcaf 	bl	8003a26 <HAL_GPIO_WritePin>
		HAL_Delay(500);
 80030c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80030cc:	f000 f92e 	bl	800332c <HAL_Delay>

	}while (button_status != BUTTON_ENTER);
 80030d0:	4b0b      	ldr	r3, [pc, #44]	; (8003100 <do_it_function_menu_3+0xd8>)
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d1e7      	bne.n	80030a8 <do_it_function_menu_3+0x80>
	block_interrupt_form_up_and_down_buttons = false;
 80030d8:	4b0a      	ldr	r3, [pc, #40]	; (8003104 <do_it_function_menu_3+0xdc>)
 80030da:	2200      	movs	r2, #0
 80030dc:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_3[0];										// Set global pointer on first menu
 80030de:	4b04      	ldr	r3, [pc, #16]	; (80030f0 <do_it_function_menu_3+0xc8>)
 80030e0:	4a0a      	ldr	r2, [pc, #40]	; (800310c <do_it_function_menu_3+0xe4>)
 80030e2:	601a      	str	r2, [r3, #0]
	action();															// Print items on OLED
 80030e4:	f7ff fccc 	bl	8002a80 <action>
}
 80030e8:	bf00      	nop
 80030ea:	3714      	adds	r7, #20
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd90      	pop	{r4, r7, pc}
 80030f0:	20000028 	.word	0x20000028
 80030f4:	20000014 	.word	0x20000014
 80030f8:	08007330 	.word	0x08007330
 80030fc:	20000030 	.word	0x20000030
 8003100:	200005a9 	.word	0x200005a9
 8003104:	200005a8 	.word	0x200005a8
 8003108:	40011000 	.word	0x40011000
 800310c:	20000808 	.word	0x20000808

08003110 <up>:
//// ----------------------------------------------------------------------------------------
void up(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
	if (currentItem->up)
 8003114:	4b0a      	ldr	r3, [pc, #40]	; (8003140 <up+0x30>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00d      	beq.n	800313a <up+0x2a>
	{
	    currentItem = currentItem->up;
 800311e:	4b08      	ldr	r3, [pc, #32]	; (8003140 <up+0x30>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a06      	ldr	r2, [pc, #24]	; (8003140 <up+0x30>)
 8003126:	6013      	str	r3, [r2, #0]
	    if (currentItem->updateScreen_up )
 8003128:	4b05      	ldr	r3, [pc, #20]	; (8003140 <up+0x30>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <up+0x2a>
	    {
	        currentItem->updateScreen_up();
 8003132:	4b03      	ldr	r3, [pc, #12]	; (8003140 <up+0x30>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	4798      	blx	r3
	    }
	}
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20000028 	.word	0x20000028

08003144 <down>:
// ----------------------------------------------------------------------------------------
void down(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
	if (currentItem->down)
 8003148:	4b0a      	ldr	r3, [pc, #40]	; (8003174 <down+0x30>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00d      	beq.n	800316e <down+0x2a>
	{
	    currentItem = currentItem->down;
 8003152:	4b08      	ldr	r3, [pc, #32]	; (8003174 <down+0x30>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	4a06      	ldr	r2, [pc, #24]	; (8003174 <down+0x30>)
 800315a:	6013      	str	r3, [r2, #0]
	    if (currentItem->updateScreen_down )
 800315c:	4b05      	ldr	r3, [pc, #20]	; (8003174 <down+0x30>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	69db      	ldr	r3, [r3, #28]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d003      	beq.n	800316e <down+0x2a>
	    {
	        currentItem->updateScreen_down();
 8003166:	4b03      	ldr	r3, [pc, #12]	; (8003174 <down+0x30>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	4798      	blx	r3
	    }
	}
}
 800316e:	bf00      	nop
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000028 	.word	0x20000028

08003178 <enter>:
// ----------------------------------------------------------------------------------------
void enter(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
	bool status = true;
 800317e:	2301      	movs	r3, #1
 8003180:	71fb      	strb	r3, [r7, #7]
	// Якщо є функція "makeAction" тоді виконати її
	if (currentItem->makeAction)
 8003182:	4b0f      	ldr	r3, [pc, #60]	; (80031c0 <enter+0x48>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <enter+0x20>
	{
		currentItem->makeAction();
 800318c:	4b0c      	ldr	r3, [pc, #48]	; (80031c0 <enter+0x48>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	4798      	blx	r3
		status = false;
 8003194:	2300      	movs	r3, #0
 8003196:	71fb      	strb	r3, [r7, #7]
	}
	// Якщо є перехід на  "child" і "makeAction" не була виконана, тоді виконати перехід
	if((currentItem->child) && (status == true))
 8003198:	4b09      	ldr	r3, [pc, #36]	; (80031c0 <enter+0x48>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d009      	beq.n	80031b6 <enter+0x3e>
 80031a2:	79fb      	ldrb	r3, [r7, #7]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d006      	beq.n	80031b6 <enter+0x3e>
	{
		currentItem = currentItem->child;
 80031a8:	4b05      	ldr	r3, [pc, #20]	; (80031c0 <enter+0x48>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	4a04      	ldr	r2, [pc, #16]	; (80031c0 <enter+0x48>)
 80031b0:	6013      	str	r3, [r2, #0]
		action();
 80031b2:	f7ff fc65 	bl	8002a80 <action>
	}
}
 80031b6:	bf00      	nop
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	20000028 	.word	0x20000028

080031c4 <menu>:
// ----------------------------------------------------------------------------------------
void menu(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
	Menu_Init();									// Init all structures
 80031c8:	f7ff f83c 	bl	8002244 <Menu_Init>

	print_menu_init();								// Print start menu and scrolingbar
 80031cc:	f7ff fbc2 	bl	8002954 <print_menu_init>

	HAL_Delay(10);
 80031d0:	200a      	movs	r0, #10
 80031d2:	f000 f8ab 	bl	800332c <HAL_Delay>

	while(1)
	{
		if(button_processed_status == 1)			// If buttons was pressed
 80031d6:	4b0f      	ldr	r3, [pc, #60]	; (8003214 <menu+0x50>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d1fb      	bne.n	80031d6 <menu+0x12>
		{

			button_processed_status = 1;
 80031de:	4b0d      	ldr	r3, [pc, #52]	; (8003214 <menu+0x50>)
 80031e0:	2201      	movs	r2, #1
 80031e2:	601a      	str	r2, [r3, #0]
			switch (button_status)
 80031e4:	4b0c      	ldr	r3, [pc, #48]	; (8003218 <menu+0x54>)
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	2b03      	cmp	r3, #3
 80031ea:	d00c      	beq.n	8003206 <menu+0x42>
 80031ec:	2b03      	cmp	r3, #3
 80031ee:	dc0d      	bgt.n	800320c <menu+0x48>
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d002      	beq.n	80031fa <menu+0x36>
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d003      	beq.n	8003200 <menu+0x3c>
 80031f8:	e008      	b.n	800320c <menu+0x48>
			{
				case BOTTON_UP:
					up();
 80031fa:	f7ff ff89 	bl	8003110 <up>
					break;
 80031fe:	e005      	b.n	800320c <menu+0x48>
				case BUTTON_ENTER:
					enter();
 8003200:	f7ff ffba 	bl	8003178 <enter>
					break;
 8003204:	e002      	b.n	800320c <menu+0x48>
				case BUTTON_DOWN:
					down();
 8003206:	f7ff ff9d 	bl	8003144 <down>
					break;
 800320a:	bf00      	nop
			}
			button_status = BOTTON_DOESENT_PRESS;
 800320c:	4b02      	ldr	r3, [pc, #8]	; (8003218 <menu+0x54>)
 800320e:	2200      	movs	r2, #0
 8003210:	701a      	strb	r2, [r3, #0]
		if(button_processed_status == 1)			// If buttons was pressed
 8003212:	e7e0      	b.n	80031d6 <menu+0x12>
 8003214:	20000020 	.word	0x20000020
 8003218:	200005a9 	.word	0x200005a9

0800321c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800321c:	480c      	ldr	r0, [pc, #48]	; (8003250 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800321e:	490d      	ldr	r1, [pc, #52]	; (8003254 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003220:	4a0d      	ldr	r2, [pc, #52]	; (8003258 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003222:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003224:	e002      	b.n	800322c <LoopCopyDataInit>

08003226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800322a:	3304      	adds	r3, #4

0800322c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800322c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800322e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003230:	d3f9      	bcc.n	8003226 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003232:	4a0a      	ldr	r2, [pc, #40]	; (800325c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003234:	4c0a      	ldr	r4, [pc, #40]	; (8003260 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003236:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003238:	e001      	b.n	800323e <LoopFillZerobss>

0800323a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800323a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800323c:	3204      	adds	r2, #4

0800323e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800323e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003240:	d3fb      	bcc.n	800323a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003242:	f7fe fff9 	bl	8002238 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003246:	f003 faef 	bl	8006828 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800324a:	f7fe fa7f 	bl	800174c <main>
  bx lr
 800324e:	4770      	bx	lr
  ldr r0, =_sdata
 8003250:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003254:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8003258:	08007b38 	.word	0x08007b38
  ldr r2, =_sbss
 800325c:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8003260:	200008d0 	.word	0x200008d0

08003264 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003264:	e7fe      	b.n	8003264 <ADC1_2_IRQHandler>
	...

08003268 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800326c:	4b08      	ldr	r3, [pc, #32]	; (8003290 <HAL_Init+0x28>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a07      	ldr	r2, [pc, #28]	; (8003290 <HAL_Init+0x28>)
 8003272:	f043 0310 	orr.w	r3, r3, #16
 8003276:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003278:	2003      	movs	r0, #3
 800327a:	f000 f947 	bl	800350c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800327e:	2000      	movs	r0, #0
 8003280:	f000 f808 	bl	8003294 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003284:	f7fe fd0a 	bl	8001c9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	40022000 	.word	0x40022000

08003294 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800329c:	4b12      	ldr	r3, [pc, #72]	; (80032e8 <HAL_InitTick+0x54>)
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	4b12      	ldr	r3, [pc, #72]	; (80032ec <HAL_InitTick+0x58>)
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	4619      	mov	r1, r3
 80032a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80032ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 f95f 	bl	8003576 <HAL_SYSTICK_Config>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e00e      	b.n	80032e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2b0f      	cmp	r3, #15
 80032c6:	d80a      	bhi.n	80032de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032c8:	2200      	movs	r2, #0
 80032ca:	6879      	ldr	r1, [r7, #4]
 80032cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032d0:	f000 f927 	bl	8003522 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032d4:	4a06      	ldr	r2, [pc, #24]	; (80032f0 <HAL_InitTick+0x5c>)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032da:	2300      	movs	r3, #0
 80032dc:	e000      	b.n	80032e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	20000024 	.word	0x20000024
 80032ec:	20000044 	.word	0x20000044
 80032f0:	20000040 	.word	0x20000040

080032f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032f8:	4b05      	ldr	r3, [pc, #20]	; (8003310 <HAL_IncTick+0x1c>)
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	461a      	mov	r2, r3
 80032fe:	4b05      	ldr	r3, [pc, #20]	; (8003314 <HAL_IncTick+0x20>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4413      	add	r3, r2
 8003304:	4a03      	ldr	r2, [pc, #12]	; (8003314 <HAL_IncTick+0x20>)
 8003306:	6013      	str	r3, [r2, #0]
}
 8003308:	bf00      	nop
 800330a:	46bd      	mov	sp, r7
 800330c:	bc80      	pop	{r7}
 800330e:	4770      	bx	lr
 8003310:	20000044 	.word	0x20000044
 8003314:	200008bc 	.word	0x200008bc

08003318 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
  return uwTick;
 800331c:	4b02      	ldr	r3, [pc, #8]	; (8003328 <HAL_GetTick+0x10>)
 800331e:	681b      	ldr	r3, [r3, #0]
}
 8003320:	4618      	mov	r0, r3
 8003322:	46bd      	mov	sp, r7
 8003324:	bc80      	pop	{r7}
 8003326:	4770      	bx	lr
 8003328:	200008bc 	.word	0x200008bc

0800332c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003334:	f7ff fff0 	bl	8003318 <HAL_GetTick>
 8003338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003344:	d005      	beq.n	8003352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003346:	4b0a      	ldr	r3, [pc, #40]	; (8003370 <HAL_Delay+0x44>)
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	461a      	mov	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	4413      	add	r3, r2
 8003350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003352:	bf00      	nop
 8003354:	f7ff ffe0 	bl	8003318 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	429a      	cmp	r2, r3
 8003362:	d8f7      	bhi.n	8003354 <HAL_Delay+0x28>
  {
  }
}
 8003364:	bf00      	nop
 8003366:	bf00      	nop
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	20000044 	.word	0x20000044

08003374 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003374:	b480      	push	{r7}
 8003376:	b085      	sub	sp, #20
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003384:	4b0c      	ldr	r3, [pc, #48]	; (80033b8 <__NVIC_SetPriorityGrouping+0x44>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800338a:	68ba      	ldr	r2, [r7, #8]
 800338c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003390:	4013      	ands	r3, r2
 8003392:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800339c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033a6:	4a04      	ldr	r2, [pc, #16]	; (80033b8 <__NVIC_SetPriorityGrouping+0x44>)
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	60d3      	str	r3, [r2, #12]
}
 80033ac:	bf00      	nop
 80033ae:	3714      	adds	r7, #20
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bc80      	pop	{r7}
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	e000ed00 	.word	0xe000ed00

080033bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033c0:	4b04      	ldr	r3, [pc, #16]	; (80033d4 <__NVIC_GetPriorityGrouping+0x18>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	0a1b      	lsrs	r3, r3, #8
 80033c6:	f003 0307 	and.w	r3, r3, #7
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bc80      	pop	{r7}
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	e000ed00 	.word	0xe000ed00

080033d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	db0b      	blt.n	8003402 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033ea:	79fb      	ldrb	r3, [r7, #7]
 80033ec:	f003 021f 	and.w	r2, r3, #31
 80033f0:	4906      	ldr	r1, [pc, #24]	; (800340c <__NVIC_EnableIRQ+0x34>)
 80033f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f6:	095b      	lsrs	r3, r3, #5
 80033f8:	2001      	movs	r0, #1
 80033fa:	fa00 f202 	lsl.w	r2, r0, r2
 80033fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr
 800340c:	e000e100 	.word	0xe000e100

08003410 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	6039      	str	r1, [r7, #0]
 800341a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800341c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003420:	2b00      	cmp	r3, #0
 8003422:	db0a      	blt.n	800343a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	b2da      	uxtb	r2, r3
 8003428:	490c      	ldr	r1, [pc, #48]	; (800345c <__NVIC_SetPriority+0x4c>)
 800342a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342e:	0112      	lsls	r2, r2, #4
 8003430:	b2d2      	uxtb	r2, r2
 8003432:	440b      	add	r3, r1
 8003434:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003438:	e00a      	b.n	8003450 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	b2da      	uxtb	r2, r3
 800343e:	4908      	ldr	r1, [pc, #32]	; (8003460 <__NVIC_SetPriority+0x50>)
 8003440:	79fb      	ldrb	r3, [r7, #7]
 8003442:	f003 030f 	and.w	r3, r3, #15
 8003446:	3b04      	subs	r3, #4
 8003448:	0112      	lsls	r2, r2, #4
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	440b      	add	r3, r1
 800344e:	761a      	strb	r2, [r3, #24]
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	bc80      	pop	{r7}
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	e000e100 	.word	0xe000e100
 8003460:	e000ed00 	.word	0xe000ed00

08003464 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003464:	b480      	push	{r7}
 8003466:	b089      	sub	sp, #36	; 0x24
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f003 0307 	and.w	r3, r3, #7
 8003476:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	f1c3 0307 	rsb	r3, r3, #7
 800347e:	2b04      	cmp	r3, #4
 8003480:	bf28      	it	cs
 8003482:	2304      	movcs	r3, #4
 8003484:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	3304      	adds	r3, #4
 800348a:	2b06      	cmp	r3, #6
 800348c:	d902      	bls.n	8003494 <NVIC_EncodePriority+0x30>
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	3b03      	subs	r3, #3
 8003492:	e000      	b.n	8003496 <NVIC_EncodePriority+0x32>
 8003494:	2300      	movs	r3, #0
 8003496:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003498:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43da      	mvns	r2, r3
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	401a      	ands	r2, r3
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	fa01 f303 	lsl.w	r3, r1, r3
 80034b6:	43d9      	mvns	r1, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034bc:	4313      	orrs	r3, r2
         );
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3724      	adds	r7, #36	; 0x24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr

080034c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	3b01      	subs	r3, #1
 80034d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034d8:	d301      	bcc.n	80034de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034da:	2301      	movs	r3, #1
 80034dc:	e00f      	b.n	80034fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034de:	4a0a      	ldr	r2, [pc, #40]	; (8003508 <SysTick_Config+0x40>)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034e6:	210f      	movs	r1, #15
 80034e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034ec:	f7ff ff90 	bl	8003410 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034f0:	4b05      	ldr	r3, [pc, #20]	; (8003508 <SysTick_Config+0x40>)
 80034f2:	2200      	movs	r2, #0
 80034f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034f6:	4b04      	ldr	r3, [pc, #16]	; (8003508 <SysTick_Config+0x40>)
 80034f8:	2207      	movs	r2, #7
 80034fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	e000e010 	.word	0xe000e010

0800350c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f7ff ff2d 	bl	8003374 <__NVIC_SetPriorityGrouping>
}
 800351a:	bf00      	nop
 800351c:	3708      	adds	r7, #8
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003522:	b580      	push	{r7, lr}
 8003524:	b086      	sub	sp, #24
 8003526:	af00      	add	r7, sp, #0
 8003528:	4603      	mov	r3, r0
 800352a:	60b9      	str	r1, [r7, #8]
 800352c:	607a      	str	r2, [r7, #4]
 800352e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003530:	2300      	movs	r3, #0
 8003532:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003534:	f7ff ff42 	bl	80033bc <__NVIC_GetPriorityGrouping>
 8003538:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	68b9      	ldr	r1, [r7, #8]
 800353e:	6978      	ldr	r0, [r7, #20]
 8003540:	f7ff ff90 	bl	8003464 <NVIC_EncodePriority>
 8003544:	4602      	mov	r2, r0
 8003546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800354a:	4611      	mov	r1, r2
 800354c:	4618      	mov	r0, r3
 800354e:	f7ff ff5f 	bl	8003410 <__NVIC_SetPriority>
}
 8003552:	bf00      	nop
 8003554:	3718      	adds	r7, #24
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	b082      	sub	sp, #8
 800355e:	af00      	add	r7, sp, #0
 8003560:	4603      	mov	r3, r0
 8003562:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003568:	4618      	mov	r0, r3
 800356a:	f7ff ff35 	bl	80033d8 <__NVIC_EnableIRQ>
}
 800356e:	bf00      	nop
 8003570:	3708      	adds	r7, #8
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}

08003576 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003576:	b580      	push	{r7, lr}
 8003578:	b082      	sub	sp, #8
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f7ff ffa2 	bl	80034c8 <SysTick_Config>
 8003584:	4603      	mov	r3, r0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3708      	adds	r7, #8
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}

0800358e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800358e:	b480      	push	{r7}
 8003590:	b085      	sub	sp, #20
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003596:	2300      	movs	r3, #0
 8003598:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d008      	beq.n	80035b6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2204      	movs	r2, #4
 80035a8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e020      	b.n	80035f8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 020e 	bic.w	r2, r2, #14
 80035c4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0201 	bic.w	r2, r2, #1
 80035d4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035de:	2101      	movs	r1, #1
 80035e0:	fa01 f202 	lsl.w	r2, r1, r2
 80035e4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80035f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3714      	adds	r7, #20
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bc80      	pop	{r7}
 8003600:	4770      	bx	lr
	...

08003604 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800360c:	2300      	movs	r3, #0
 800360e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003616:	2b02      	cmp	r3, #2
 8003618:	d005      	beq.n	8003626 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2204      	movs	r2, #4
 800361e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
 8003624:	e051      	b.n	80036ca <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f022 020e 	bic.w	r2, r2, #14
 8003634:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0201 	bic.w	r2, r2, #1
 8003644:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a22      	ldr	r2, [pc, #136]	; (80036d4 <HAL_DMA_Abort_IT+0xd0>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d029      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xa0>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a20      	ldr	r2, [pc, #128]	; (80036d8 <HAL_DMA_Abort_IT+0xd4>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d022      	beq.n	80036a0 <HAL_DMA_Abort_IT+0x9c>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a1f      	ldr	r2, [pc, #124]	; (80036dc <HAL_DMA_Abort_IT+0xd8>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d01a      	beq.n	800369a <HAL_DMA_Abort_IT+0x96>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a1d      	ldr	r2, [pc, #116]	; (80036e0 <HAL_DMA_Abort_IT+0xdc>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d012      	beq.n	8003694 <HAL_DMA_Abort_IT+0x90>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a1c      	ldr	r2, [pc, #112]	; (80036e4 <HAL_DMA_Abort_IT+0xe0>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d00a      	beq.n	800368e <HAL_DMA_Abort_IT+0x8a>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a1a      	ldr	r2, [pc, #104]	; (80036e8 <HAL_DMA_Abort_IT+0xe4>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d102      	bne.n	8003688 <HAL_DMA_Abort_IT+0x84>
 8003682:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003686:	e00e      	b.n	80036a6 <HAL_DMA_Abort_IT+0xa2>
 8003688:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800368c:	e00b      	b.n	80036a6 <HAL_DMA_Abort_IT+0xa2>
 800368e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003692:	e008      	b.n	80036a6 <HAL_DMA_Abort_IT+0xa2>
 8003694:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003698:	e005      	b.n	80036a6 <HAL_DMA_Abort_IT+0xa2>
 800369a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800369e:	e002      	b.n	80036a6 <HAL_DMA_Abort_IT+0xa2>
 80036a0:	2310      	movs	r3, #16
 80036a2:	e000      	b.n	80036a6 <HAL_DMA_Abort_IT+0xa2>
 80036a4:	2301      	movs	r3, #1
 80036a6:	4a11      	ldr	r2, [pc, #68]	; (80036ec <HAL_DMA_Abort_IT+0xe8>)
 80036a8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d003      	beq.n	80036ca <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	4798      	blx	r3
    } 
  }
  return status;
 80036ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3710      	adds	r7, #16
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40020008 	.word	0x40020008
 80036d8:	4002001c 	.word	0x4002001c
 80036dc:	40020030 	.word	0x40020030
 80036e0:	40020044 	.word	0x40020044
 80036e4:	40020058 	.word	0x40020058
 80036e8:	4002006c 	.word	0x4002006c
 80036ec:	40020000 	.word	0x40020000

080036f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b08b      	sub	sp, #44	; 0x2c
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036fa:	2300      	movs	r3, #0
 80036fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80036fe:	2300      	movs	r3, #0
 8003700:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003702:	e169      	b.n	80039d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003704:	2201      	movs	r2, #1
 8003706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	69fa      	ldr	r2, [r7, #28]
 8003714:	4013      	ands	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	429a      	cmp	r2, r3
 800371e:	f040 8158 	bne.w	80039d2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	4a9a      	ldr	r2, [pc, #616]	; (8003990 <HAL_GPIO_Init+0x2a0>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d05e      	beq.n	80037ea <HAL_GPIO_Init+0xfa>
 800372c:	4a98      	ldr	r2, [pc, #608]	; (8003990 <HAL_GPIO_Init+0x2a0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d875      	bhi.n	800381e <HAL_GPIO_Init+0x12e>
 8003732:	4a98      	ldr	r2, [pc, #608]	; (8003994 <HAL_GPIO_Init+0x2a4>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d058      	beq.n	80037ea <HAL_GPIO_Init+0xfa>
 8003738:	4a96      	ldr	r2, [pc, #600]	; (8003994 <HAL_GPIO_Init+0x2a4>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d86f      	bhi.n	800381e <HAL_GPIO_Init+0x12e>
 800373e:	4a96      	ldr	r2, [pc, #600]	; (8003998 <HAL_GPIO_Init+0x2a8>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d052      	beq.n	80037ea <HAL_GPIO_Init+0xfa>
 8003744:	4a94      	ldr	r2, [pc, #592]	; (8003998 <HAL_GPIO_Init+0x2a8>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d869      	bhi.n	800381e <HAL_GPIO_Init+0x12e>
 800374a:	4a94      	ldr	r2, [pc, #592]	; (800399c <HAL_GPIO_Init+0x2ac>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d04c      	beq.n	80037ea <HAL_GPIO_Init+0xfa>
 8003750:	4a92      	ldr	r2, [pc, #584]	; (800399c <HAL_GPIO_Init+0x2ac>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d863      	bhi.n	800381e <HAL_GPIO_Init+0x12e>
 8003756:	4a92      	ldr	r2, [pc, #584]	; (80039a0 <HAL_GPIO_Init+0x2b0>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d046      	beq.n	80037ea <HAL_GPIO_Init+0xfa>
 800375c:	4a90      	ldr	r2, [pc, #576]	; (80039a0 <HAL_GPIO_Init+0x2b0>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d85d      	bhi.n	800381e <HAL_GPIO_Init+0x12e>
 8003762:	2b12      	cmp	r3, #18
 8003764:	d82a      	bhi.n	80037bc <HAL_GPIO_Init+0xcc>
 8003766:	2b12      	cmp	r3, #18
 8003768:	d859      	bhi.n	800381e <HAL_GPIO_Init+0x12e>
 800376a:	a201      	add	r2, pc, #4	; (adr r2, 8003770 <HAL_GPIO_Init+0x80>)
 800376c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003770:	080037eb 	.word	0x080037eb
 8003774:	080037c5 	.word	0x080037c5
 8003778:	080037d7 	.word	0x080037d7
 800377c:	08003819 	.word	0x08003819
 8003780:	0800381f 	.word	0x0800381f
 8003784:	0800381f 	.word	0x0800381f
 8003788:	0800381f 	.word	0x0800381f
 800378c:	0800381f 	.word	0x0800381f
 8003790:	0800381f 	.word	0x0800381f
 8003794:	0800381f 	.word	0x0800381f
 8003798:	0800381f 	.word	0x0800381f
 800379c:	0800381f 	.word	0x0800381f
 80037a0:	0800381f 	.word	0x0800381f
 80037a4:	0800381f 	.word	0x0800381f
 80037a8:	0800381f 	.word	0x0800381f
 80037ac:	0800381f 	.word	0x0800381f
 80037b0:	0800381f 	.word	0x0800381f
 80037b4:	080037cd 	.word	0x080037cd
 80037b8:	080037e1 	.word	0x080037e1
 80037bc:	4a79      	ldr	r2, [pc, #484]	; (80039a4 <HAL_GPIO_Init+0x2b4>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d013      	beq.n	80037ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80037c2:	e02c      	b.n	800381e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	623b      	str	r3, [r7, #32]
          break;
 80037ca:	e029      	b.n	8003820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	3304      	adds	r3, #4
 80037d2:	623b      	str	r3, [r7, #32]
          break;
 80037d4:	e024      	b.n	8003820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	3308      	adds	r3, #8
 80037dc:	623b      	str	r3, [r7, #32]
          break;
 80037de:	e01f      	b.n	8003820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	330c      	adds	r3, #12
 80037e6:	623b      	str	r3, [r7, #32]
          break;
 80037e8:	e01a      	b.n	8003820 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d102      	bne.n	80037f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80037f2:	2304      	movs	r3, #4
 80037f4:	623b      	str	r3, [r7, #32]
          break;
 80037f6:	e013      	b.n	8003820 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d105      	bne.n	800380c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003800:	2308      	movs	r3, #8
 8003802:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	69fa      	ldr	r2, [r7, #28]
 8003808:	611a      	str	r2, [r3, #16]
          break;
 800380a:	e009      	b.n	8003820 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800380c:	2308      	movs	r3, #8
 800380e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	69fa      	ldr	r2, [r7, #28]
 8003814:	615a      	str	r2, [r3, #20]
          break;
 8003816:	e003      	b.n	8003820 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003818:	2300      	movs	r3, #0
 800381a:	623b      	str	r3, [r7, #32]
          break;
 800381c:	e000      	b.n	8003820 <HAL_GPIO_Init+0x130>
          break;
 800381e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	2bff      	cmp	r3, #255	; 0xff
 8003824:	d801      	bhi.n	800382a <HAL_GPIO_Init+0x13a>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	e001      	b.n	800382e <HAL_GPIO_Init+0x13e>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	3304      	adds	r3, #4
 800382e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	2bff      	cmp	r3, #255	; 0xff
 8003834:	d802      	bhi.n	800383c <HAL_GPIO_Init+0x14c>
 8003836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	e002      	b.n	8003842 <HAL_GPIO_Init+0x152>
 800383c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383e:	3b08      	subs	r3, #8
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	210f      	movs	r1, #15
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	fa01 f303 	lsl.w	r3, r1, r3
 8003850:	43db      	mvns	r3, r3
 8003852:	401a      	ands	r2, r3
 8003854:	6a39      	ldr	r1, [r7, #32]
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	fa01 f303 	lsl.w	r3, r1, r3
 800385c:	431a      	orrs	r2, r3
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800386a:	2b00      	cmp	r3, #0
 800386c:	f000 80b1 	beq.w	80039d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003870:	4b4d      	ldr	r3, [pc, #308]	; (80039a8 <HAL_GPIO_Init+0x2b8>)
 8003872:	699b      	ldr	r3, [r3, #24]
 8003874:	4a4c      	ldr	r2, [pc, #304]	; (80039a8 <HAL_GPIO_Init+0x2b8>)
 8003876:	f043 0301 	orr.w	r3, r3, #1
 800387a:	6193      	str	r3, [r2, #24]
 800387c:	4b4a      	ldr	r3, [pc, #296]	; (80039a8 <HAL_GPIO_Init+0x2b8>)
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	f003 0301 	and.w	r3, r3, #1
 8003884:	60bb      	str	r3, [r7, #8]
 8003886:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003888:	4a48      	ldr	r2, [pc, #288]	; (80039ac <HAL_GPIO_Init+0x2bc>)
 800388a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388c:	089b      	lsrs	r3, r3, #2
 800388e:	3302      	adds	r3, #2
 8003890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003894:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003898:	f003 0303 	and.w	r3, r3, #3
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	220f      	movs	r2, #15
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	43db      	mvns	r3, r3
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	4013      	ands	r3, r2
 80038aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a40      	ldr	r2, [pc, #256]	; (80039b0 <HAL_GPIO_Init+0x2c0>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d013      	beq.n	80038dc <HAL_GPIO_Init+0x1ec>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a3f      	ldr	r2, [pc, #252]	; (80039b4 <HAL_GPIO_Init+0x2c4>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d00d      	beq.n	80038d8 <HAL_GPIO_Init+0x1e8>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a3e      	ldr	r2, [pc, #248]	; (80039b8 <HAL_GPIO_Init+0x2c8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d007      	beq.n	80038d4 <HAL_GPIO_Init+0x1e4>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a3d      	ldr	r2, [pc, #244]	; (80039bc <HAL_GPIO_Init+0x2cc>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d101      	bne.n	80038d0 <HAL_GPIO_Init+0x1e0>
 80038cc:	2303      	movs	r3, #3
 80038ce:	e006      	b.n	80038de <HAL_GPIO_Init+0x1ee>
 80038d0:	2304      	movs	r3, #4
 80038d2:	e004      	b.n	80038de <HAL_GPIO_Init+0x1ee>
 80038d4:	2302      	movs	r3, #2
 80038d6:	e002      	b.n	80038de <HAL_GPIO_Init+0x1ee>
 80038d8:	2301      	movs	r3, #1
 80038da:	e000      	b.n	80038de <HAL_GPIO_Init+0x1ee>
 80038dc:	2300      	movs	r3, #0
 80038de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038e0:	f002 0203 	and.w	r2, r2, #3
 80038e4:	0092      	lsls	r2, r2, #2
 80038e6:	4093      	lsls	r3, r2
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80038ee:	492f      	ldr	r1, [pc, #188]	; (80039ac <HAL_GPIO_Init+0x2bc>)
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	089b      	lsrs	r3, r3, #2
 80038f4:	3302      	adds	r3, #2
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d006      	beq.n	8003916 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003908:	4b2d      	ldr	r3, [pc, #180]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	492c      	ldr	r1, [pc, #176]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	4313      	orrs	r3, r2
 8003912:	600b      	str	r3, [r1, #0]
 8003914:	e006      	b.n	8003924 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003916:	4b2a      	ldr	r3, [pc, #168]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	43db      	mvns	r3, r3
 800391e:	4928      	ldr	r1, [pc, #160]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 8003920:	4013      	ands	r3, r2
 8003922:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d006      	beq.n	800393e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003930:	4b23      	ldr	r3, [pc, #140]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 8003932:	685a      	ldr	r2, [r3, #4]
 8003934:	4922      	ldr	r1, [pc, #136]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	4313      	orrs	r3, r2
 800393a:	604b      	str	r3, [r1, #4]
 800393c:	e006      	b.n	800394c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800393e:	4b20      	ldr	r3, [pc, #128]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 8003940:	685a      	ldr	r2, [r3, #4]
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	43db      	mvns	r3, r3
 8003946:	491e      	ldr	r1, [pc, #120]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 8003948:	4013      	ands	r3, r2
 800394a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d006      	beq.n	8003966 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003958:	4b19      	ldr	r3, [pc, #100]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 800395a:	689a      	ldr	r2, [r3, #8]
 800395c:	4918      	ldr	r1, [pc, #96]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	4313      	orrs	r3, r2
 8003962:	608b      	str	r3, [r1, #8]
 8003964:	e006      	b.n	8003974 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003966:	4b16      	ldr	r3, [pc, #88]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	43db      	mvns	r3, r3
 800396e:	4914      	ldr	r1, [pc, #80]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 8003970:	4013      	ands	r3, r2
 8003972:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d021      	beq.n	80039c4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003980:	4b0f      	ldr	r3, [pc, #60]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 8003982:	68da      	ldr	r2, [r3, #12]
 8003984:	490e      	ldr	r1, [pc, #56]	; (80039c0 <HAL_GPIO_Init+0x2d0>)
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	4313      	orrs	r3, r2
 800398a:	60cb      	str	r3, [r1, #12]
 800398c:	e021      	b.n	80039d2 <HAL_GPIO_Init+0x2e2>
 800398e:	bf00      	nop
 8003990:	10320000 	.word	0x10320000
 8003994:	10310000 	.word	0x10310000
 8003998:	10220000 	.word	0x10220000
 800399c:	10210000 	.word	0x10210000
 80039a0:	10120000 	.word	0x10120000
 80039a4:	10110000 	.word	0x10110000
 80039a8:	40021000 	.word	0x40021000
 80039ac:	40010000 	.word	0x40010000
 80039b0:	40010800 	.word	0x40010800
 80039b4:	40010c00 	.word	0x40010c00
 80039b8:	40011000 	.word	0x40011000
 80039bc:	40011400 	.word	0x40011400
 80039c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80039c4:	4b0b      	ldr	r3, [pc, #44]	; (80039f4 <HAL_GPIO_Init+0x304>)
 80039c6:	68da      	ldr	r2, [r3, #12]
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	43db      	mvns	r3, r3
 80039cc:	4909      	ldr	r1, [pc, #36]	; (80039f4 <HAL_GPIO_Init+0x304>)
 80039ce:	4013      	ands	r3, r2
 80039d0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80039d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d4:	3301      	adds	r3, #1
 80039d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039de:	fa22 f303 	lsr.w	r3, r2, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f47f ae8e 	bne.w	8003704 <HAL_GPIO_Init+0x14>
  }
}
 80039e8:	bf00      	nop
 80039ea:	bf00      	nop
 80039ec:	372c      	adds	r7, #44	; 0x2c
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bc80      	pop	{r7}
 80039f2:	4770      	bx	lr
 80039f4:	40010400 	.word	0x40010400

080039f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	460b      	mov	r3, r1
 8003a02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	887b      	ldrh	r3, [r7, #2]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d002      	beq.n	8003a16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a10:	2301      	movs	r3, #1
 8003a12:	73fb      	strb	r3, [r7, #15]
 8003a14:	e001      	b.n	8003a1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a16:	2300      	movs	r3, #0
 8003a18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3714      	adds	r7, #20
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc80      	pop	{r7}
 8003a24:	4770      	bx	lr

08003a26 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b083      	sub	sp, #12
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
 8003a2e:	460b      	mov	r3, r1
 8003a30:	807b      	strh	r3, [r7, #2]
 8003a32:	4613      	mov	r3, r2
 8003a34:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a36:	787b      	ldrb	r3, [r7, #1]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d003      	beq.n	8003a44 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a3c:	887a      	ldrh	r2, [r7, #2]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003a42:	e003      	b.n	8003a4c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003a44:	887b      	ldrh	r3, [r7, #2]
 8003a46:	041a      	lsls	r2, r3, #16
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	611a      	str	r2, [r3, #16]
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bc80      	pop	{r7}
 8003a54:	4770      	bx	lr

08003a56 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b085      	sub	sp, #20
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
 8003a5e:	460b      	mov	r3, r1
 8003a60:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a68:	887a      	ldrh	r2, [r7, #2]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	041a      	lsls	r2, r3, #16
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	43d9      	mvns	r1, r3
 8003a74:	887b      	ldrh	r3, [r7, #2]
 8003a76:	400b      	ands	r3, r1
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	611a      	str	r2, [r3, #16]
}
 8003a7e:	bf00      	nop
 8003a80:	3714      	adds	r7, #20
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bc80      	pop	{r7}
 8003a86:	4770      	bx	lr

08003a88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4603      	mov	r3, r0
 8003a90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a92:	4b08      	ldr	r3, [pc, #32]	; (8003ab4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a94:	695a      	ldr	r2, [r3, #20]
 8003a96:	88fb      	ldrh	r3, [r7, #6]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d006      	beq.n	8003aac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a9e:	4a05      	ldr	r2, [pc, #20]	; (8003ab4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aa0:	88fb      	ldrh	r3, [r7, #6]
 8003aa2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003aa4:	88fb      	ldrh	r3, [r7, #6]
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7fe f89e 	bl	8001be8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003aac:	bf00      	nop
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	40010400 	.word	0x40010400

08003ab8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e12b      	b.n	8003d22 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7fe f90e 	bl	8001d00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2224      	movs	r2, #36	; 0x24
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0201 	bic.w	r2, r2, #1
 8003afa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b1c:	f000 fffa 	bl	8004b14 <HAL_RCC_GetPCLK1Freq>
 8003b20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	4a81      	ldr	r2, [pc, #516]	; (8003d2c <HAL_I2C_Init+0x274>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d807      	bhi.n	8003b3c <HAL_I2C_Init+0x84>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4a80      	ldr	r2, [pc, #512]	; (8003d30 <HAL_I2C_Init+0x278>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	bf94      	ite	ls
 8003b34:	2301      	movls	r3, #1
 8003b36:	2300      	movhi	r3, #0
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	e006      	b.n	8003b4a <HAL_I2C_Init+0x92>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4a7d      	ldr	r2, [pc, #500]	; (8003d34 <HAL_I2C_Init+0x27c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	bf94      	ite	ls
 8003b44:	2301      	movls	r3, #1
 8003b46:	2300      	movhi	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e0e7      	b.n	8003d22 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	4a78      	ldr	r2, [pc, #480]	; (8003d38 <HAL_I2C_Init+0x280>)
 8003b56:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5a:	0c9b      	lsrs	r3, r3, #18
 8003b5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	4a6a      	ldr	r2, [pc, #424]	; (8003d2c <HAL_I2C_Init+0x274>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d802      	bhi.n	8003b8c <HAL_I2C_Init+0xd4>
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	e009      	b.n	8003ba0 <HAL_I2C_Init+0xe8>
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b92:	fb02 f303 	mul.w	r3, r2, r3
 8003b96:	4a69      	ldr	r2, [pc, #420]	; (8003d3c <HAL_I2C_Init+0x284>)
 8003b98:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9c:	099b      	lsrs	r3, r3, #6
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	6812      	ldr	r2, [r2, #0]
 8003ba4:	430b      	orrs	r3, r1
 8003ba6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003bb2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	495c      	ldr	r1, [pc, #368]	; (8003d2c <HAL_I2C_Init+0x274>)
 8003bbc:	428b      	cmp	r3, r1
 8003bbe:	d819      	bhi.n	8003bf4 <HAL_I2C_Init+0x13c>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	1e59      	subs	r1, r3, #1
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bce:	1c59      	adds	r1, r3, #1
 8003bd0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003bd4:	400b      	ands	r3, r1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d00a      	beq.n	8003bf0 <HAL_I2C_Init+0x138>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	1e59      	subs	r1, r3, #1
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003be8:	3301      	adds	r3, #1
 8003bea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bee:	e051      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003bf0:	2304      	movs	r3, #4
 8003bf2:	e04f      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d111      	bne.n	8003c20 <HAL_I2C_Init+0x168>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	1e58      	subs	r0, r3, #1
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6859      	ldr	r1, [r3, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	005b      	lsls	r3, r3, #1
 8003c08:	440b      	add	r3, r1
 8003c0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c0e:	3301      	adds	r3, #1
 8003c10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	bf0c      	ite	eq
 8003c18:	2301      	moveq	r3, #1
 8003c1a:	2300      	movne	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	e012      	b.n	8003c46 <HAL_I2C_Init+0x18e>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	1e58      	subs	r0, r3, #1
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6859      	ldr	r1, [r3, #4]
 8003c28:	460b      	mov	r3, r1
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	440b      	add	r3, r1
 8003c2e:	0099      	lsls	r1, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c36:	3301      	adds	r3, #1
 8003c38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	bf0c      	ite	eq
 8003c40:	2301      	moveq	r3, #1
 8003c42:	2300      	movne	r3, #0
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_I2C_Init+0x196>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e022      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10e      	bne.n	8003c74 <HAL_I2C_Init+0x1bc>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	1e58      	subs	r0, r3, #1
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6859      	ldr	r1, [r3, #4]
 8003c5e:	460b      	mov	r3, r1
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	440b      	add	r3, r1
 8003c64:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c68:	3301      	adds	r3, #1
 8003c6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c72:	e00f      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	1e58      	subs	r0, r3, #1
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6859      	ldr	r1, [r3, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	440b      	add	r3, r1
 8003c82:	0099      	lsls	r1, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c94:	6879      	ldr	r1, [r7, #4]
 8003c96:	6809      	ldr	r1, [r1, #0]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	69da      	ldr	r2, [r3, #28]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003cc2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	6911      	ldr	r1, [r2, #16]
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	68d2      	ldr	r2, [r2, #12]
 8003cce:	4311      	orrs	r1, r2
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	6812      	ldr	r2, [r2, #0]
 8003cd4:	430b      	orrs	r3, r1
 8003cd6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	695a      	ldr	r2, [r3, #20]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	431a      	orrs	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0201 	orr.w	r2, r2, #1
 8003d02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2220      	movs	r2, #32
 8003d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	000186a0 	.word	0x000186a0
 8003d30:	001e847f 	.word	0x001e847f
 8003d34:	003d08ff 	.word	0x003d08ff
 8003d38:	431bde83 	.word	0x431bde83
 8003d3c:	10624dd3 	.word	0x10624dd3

08003d40 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b088      	sub	sp, #32
 8003d44:	af02      	add	r7, sp, #8
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	4608      	mov	r0, r1
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	4603      	mov	r3, r0
 8003d50:	817b      	strh	r3, [r7, #10]
 8003d52:	460b      	mov	r3, r1
 8003d54:	813b      	strh	r3, [r7, #8]
 8003d56:	4613      	mov	r3, r2
 8003d58:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d5a:	f7ff fadd 	bl	8003318 <HAL_GetTick>
 8003d5e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	2b20      	cmp	r3, #32
 8003d6a:	f040 80d9 	bne.w	8003f20 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	2319      	movs	r3, #25
 8003d74:	2201      	movs	r2, #1
 8003d76:	496d      	ldr	r1, [pc, #436]	; (8003f2c <HAL_I2C_Mem_Write+0x1ec>)
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 f971 	bl	8004060 <I2C_WaitOnFlagUntilTimeout>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003d84:	2302      	movs	r3, #2
 8003d86:	e0cc      	b.n	8003f22 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d101      	bne.n	8003d96 <HAL_I2C_Mem_Write+0x56>
 8003d92:	2302      	movs	r3, #2
 8003d94:	e0c5      	b.n	8003f22 <HAL_I2C_Mem_Write+0x1e2>
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d007      	beq.n	8003dbc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f042 0201 	orr.w	r2, r2, #1
 8003dba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2221      	movs	r2, #33	; 0x21
 8003dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2240      	movs	r2, #64	; 0x40
 8003dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2200      	movs	r2, #0
 8003de0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6a3a      	ldr	r2, [r7, #32]
 8003de6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003dec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	4a4d      	ldr	r2, [pc, #308]	; (8003f30 <HAL_I2C_Mem_Write+0x1f0>)
 8003dfc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003dfe:	88f8      	ldrh	r0, [r7, #6]
 8003e00:	893a      	ldrh	r2, [r7, #8]
 8003e02:	8979      	ldrh	r1, [r7, #10]
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	9301      	str	r3, [sp, #4]
 8003e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e0a:	9300      	str	r3, [sp, #0]
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f000 f890 	bl	8003f34 <I2C_RequestMemoryWrite>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d052      	beq.n	8003ec0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e081      	b.n	8003f22 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e22:	68f8      	ldr	r0, [r7, #12]
 8003e24:	f000 f9f2 	bl	800420c <I2C_WaitOnTXEFlagUntilTimeout>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00d      	beq.n	8003e4a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e32:	2b04      	cmp	r3, #4
 8003e34:	d107      	bne.n	8003e46 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e44:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e06b      	b.n	8003f22 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4e:	781a      	ldrb	r2, [r3, #0]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5a:	1c5a      	adds	r2, r3, #1
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e64:	3b01      	subs	r3, #1
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	695b      	ldr	r3, [r3, #20]
 8003e80:	f003 0304 	and.w	r3, r3, #4
 8003e84:	2b04      	cmp	r3, #4
 8003e86:	d11b      	bne.n	8003ec0 <HAL_I2C_Mem_Write+0x180>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d017      	beq.n	8003ec0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e94:	781a      	ldrb	r2, [r3, #0]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	1c5a      	adds	r2, r3, #1
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	b29a      	uxth	r2, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1aa      	bne.n	8003e1e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ecc:	68f8      	ldr	r0, [r7, #12]
 8003ece:	f000 f9de 	bl	800428e <I2C_WaitOnBTFFlagUntilTimeout>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00d      	beq.n	8003ef4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003edc:	2b04      	cmp	r3, #4
 8003ede:	d107      	bne.n	8003ef0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e016      	b.n	8003f22 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2220      	movs	r2, #32
 8003f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	e000      	b.n	8003f22 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003f20:	2302      	movs	r3, #2
  }
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3718      	adds	r7, #24
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	00100002 	.word	0x00100002
 8003f30:	ffff0000 	.word	0xffff0000

08003f34 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b088      	sub	sp, #32
 8003f38:	af02      	add	r7, sp, #8
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	4608      	mov	r0, r1
 8003f3e:	4611      	mov	r1, r2
 8003f40:	461a      	mov	r2, r3
 8003f42:	4603      	mov	r3, r0
 8003f44:	817b      	strh	r3, [r7, #10]
 8003f46:	460b      	mov	r3, r1
 8003f48:	813b      	strh	r3, [r7, #8]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f60:	9300      	str	r3, [sp, #0]
 8003f62:	6a3b      	ldr	r3, [r7, #32]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 f878 	bl	8004060 <I2C_WaitOnFlagUntilTimeout>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00d      	beq.n	8003f92 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f84:	d103      	bne.n	8003f8e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e05f      	b.n	8004052 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f92:	897b      	ldrh	r3, [r7, #10]
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	461a      	mov	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003fa0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa4:	6a3a      	ldr	r2, [r7, #32]
 8003fa6:	492d      	ldr	r1, [pc, #180]	; (800405c <I2C_RequestMemoryWrite+0x128>)
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 f8b0 	bl	800410e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d001      	beq.n	8003fb8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e04c      	b.n	8004052 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fb8:	2300      	movs	r3, #0
 8003fba:	617b      	str	r3, [r7, #20]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	617b      	str	r3, [r7, #20]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	617b      	str	r3, [r7, #20]
 8003fcc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fd0:	6a39      	ldr	r1, [r7, #32]
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	f000 f91a 	bl	800420c <I2C_WaitOnTXEFlagUntilTimeout>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00d      	beq.n	8003ffa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe2:	2b04      	cmp	r3, #4
 8003fe4:	d107      	bne.n	8003ff6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ff4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e02b      	b.n	8004052 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ffa:	88fb      	ldrh	r3, [r7, #6]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d105      	bne.n	800400c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004000:	893b      	ldrh	r3, [r7, #8]
 8004002:	b2da      	uxtb	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	611a      	str	r2, [r3, #16]
 800400a:	e021      	b.n	8004050 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800400c:	893b      	ldrh	r3, [r7, #8]
 800400e:	0a1b      	lsrs	r3, r3, #8
 8004010:	b29b      	uxth	r3, r3
 8004012:	b2da      	uxtb	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800401a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800401c:	6a39      	ldr	r1, [r7, #32]
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 f8f4 	bl	800420c <I2C_WaitOnTXEFlagUntilTimeout>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00d      	beq.n	8004046 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402e:	2b04      	cmp	r3, #4
 8004030:	d107      	bne.n	8004042 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004040:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e005      	b.n	8004052 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004046:	893b      	ldrh	r3, [r7, #8]
 8004048:	b2da      	uxtb	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3718      	adds	r7, #24
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	00010002 	.word	0x00010002

08004060 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	603b      	str	r3, [r7, #0]
 800406c:	4613      	mov	r3, r2
 800406e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004070:	e025      	b.n	80040be <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004078:	d021      	beq.n	80040be <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800407a:	f7ff f94d 	bl	8003318 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	683a      	ldr	r2, [r7, #0]
 8004086:	429a      	cmp	r2, r3
 8004088:	d302      	bcc.n	8004090 <I2C_WaitOnFlagUntilTimeout+0x30>
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d116      	bne.n	80040be <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2220      	movs	r2, #32
 800409a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040aa:	f043 0220 	orr.w	r2, r3, #32
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e023      	b.n	8004106 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	0c1b      	lsrs	r3, r3, #16
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d10d      	bne.n	80040e4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	43da      	mvns	r2, r3
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	4013      	ands	r3, r2
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	bf0c      	ite	eq
 80040da:	2301      	moveq	r3, #1
 80040dc:	2300      	movne	r3, #0
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	461a      	mov	r2, r3
 80040e2:	e00c      	b.n	80040fe <I2C_WaitOnFlagUntilTimeout+0x9e>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	43da      	mvns	r2, r3
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	4013      	ands	r3, r2
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	bf0c      	ite	eq
 80040f6:	2301      	moveq	r3, #1
 80040f8:	2300      	movne	r3, #0
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	461a      	mov	r2, r3
 80040fe:	79fb      	ldrb	r3, [r7, #7]
 8004100:	429a      	cmp	r2, r3
 8004102:	d0b6      	beq.n	8004072 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b084      	sub	sp, #16
 8004112:	af00      	add	r7, sp, #0
 8004114:	60f8      	str	r0, [r7, #12]
 8004116:	60b9      	str	r1, [r7, #8]
 8004118:	607a      	str	r2, [r7, #4]
 800411a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800411c:	e051      	b.n	80041c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	695b      	ldr	r3, [r3, #20]
 8004124:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004128:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800412c:	d123      	bne.n	8004176 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800413c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004146:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2200      	movs	r2, #0
 800414c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2220      	movs	r2, #32
 8004152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004162:	f043 0204 	orr.w	r2, r3, #4
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e046      	b.n	8004204 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800417c:	d021      	beq.n	80041c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800417e:	f7ff f8cb 	bl	8003318 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	429a      	cmp	r2, r3
 800418c:	d302      	bcc.n	8004194 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d116      	bne.n	80041c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2220      	movs	r2, #32
 800419e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ae:	f043 0220 	orr.w	r2, r3, #32
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e020      	b.n	8004204 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	0c1b      	lsrs	r3, r3, #16
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d10c      	bne.n	80041e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	43da      	mvns	r2, r3
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	4013      	ands	r3, r2
 80041d8:	b29b      	uxth	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	bf14      	ite	ne
 80041de:	2301      	movne	r3, #1
 80041e0:	2300      	moveq	r3, #0
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	e00b      	b.n	80041fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	43da      	mvns	r2, r3
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	4013      	ands	r3, r2
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	bf14      	ite	ne
 80041f8:	2301      	movne	r3, #1
 80041fa:	2300      	moveq	r3, #0
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d18d      	bne.n	800411e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004202:	2300      	movs	r3, #0
}
 8004204:	4618      	mov	r0, r3
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004218:	e02d      	b.n	8004276 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	f000 f878 	bl	8004310 <I2C_IsAcknowledgeFailed>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e02d      	b.n	8004286 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004230:	d021      	beq.n	8004276 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004232:	f7ff f871 	bl	8003318 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	68ba      	ldr	r2, [r7, #8]
 800423e:	429a      	cmp	r2, r3
 8004240:	d302      	bcc.n	8004248 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d116      	bne.n	8004276 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2220      	movs	r2, #32
 8004252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004262:	f043 0220 	orr.w	r2, r3, #32
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e007      	b.n	8004286 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	695b      	ldr	r3, [r3, #20]
 800427c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004280:	2b80      	cmp	r3, #128	; 0x80
 8004282:	d1ca      	bne.n	800421a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004284:	2300      	movs	r3, #0
}
 8004286:	4618      	mov	r0, r3
 8004288:	3710      	adds	r7, #16
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b084      	sub	sp, #16
 8004292:	af00      	add	r7, sp, #0
 8004294:	60f8      	str	r0, [r7, #12]
 8004296:	60b9      	str	r1, [r7, #8]
 8004298:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800429a:	e02d      	b.n	80042f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f000 f837 	bl	8004310 <I2C_IsAcknowledgeFailed>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d001      	beq.n	80042ac <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e02d      	b.n	8004308 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042b2:	d021      	beq.n	80042f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042b4:	f7ff f830 	bl	8003318 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	68ba      	ldr	r2, [r7, #8]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d302      	bcc.n	80042ca <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d116      	bne.n	80042f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2200      	movs	r2, #0
 80042ce:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2220      	movs	r2, #32
 80042d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e4:	f043 0220 	orr.w	r2, r3, #32
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e007      	b.n	8004308 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	695b      	ldr	r3, [r3, #20]
 80042fe:	f003 0304 	and.w	r3, r3, #4
 8004302:	2b04      	cmp	r3, #4
 8004304:	d1ca      	bne.n	800429c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004322:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004326:	d11b      	bne.n	8004360 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004330:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2220      	movs	r2, #32
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434c:	f043 0204 	orr.w	r2, r3, #4
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e000      	b.n	8004362 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	370c      	adds	r7, #12
 8004366:	46bd      	mov	sp, r7
 8004368:	bc80      	pop	{r7}
 800436a:	4770      	bx	lr

0800436c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b086      	sub	sp, #24
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d101      	bne.n	800437e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e26c      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 8087 	beq.w	800449a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800438c:	4b92      	ldr	r3, [pc, #584]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 030c 	and.w	r3, r3, #12
 8004394:	2b04      	cmp	r3, #4
 8004396:	d00c      	beq.n	80043b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004398:	4b8f      	ldr	r3, [pc, #572]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f003 030c 	and.w	r3, r3, #12
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	d112      	bne.n	80043ca <HAL_RCC_OscConfig+0x5e>
 80043a4:	4b8c      	ldr	r3, [pc, #560]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b0:	d10b      	bne.n	80043ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043b2:	4b89      	ldr	r3, [pc, #548]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d06c      	beq.n	8004498 <HAL_RCC_OscConfig+0x12c>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d168      	bne.n	8004498 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e246      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043d2:	d106      	bne.n	80043e2 <HAL_RCC_OscConfig+0x76>
 80043d4:	4b80      	ldr	r3, [pc, #512]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a7f      	ldr	r2, [pc, #508]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80043da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043de:	6013      	str	r3, [r2, #0]
 80043e0:	e02e      	b.n	8004440 <HAL_RCC_OscConfig+0xd4>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10c      	bne.n	8004404 <HAL_RCC_OscConfig+0x98>
 80043ea:	4b7b      	ldr	r3, [pc, #492]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a7a      	ldr	r2, [pc, #488]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80043f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	4b78      	ldr	r3, [pc, #480]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a77      	ldr	r2, [pc, #476]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80043fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004400:	6013      	str	r3, [r2, #0]
 8004402:	e01d      	b.n	8004440 <HAL_RCC_OscConfig+0xd4>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800440c:	d10c      	bne.n	8004428 <HAL_RCC_OscConfig+0xbc>
 800440e:	4b72      	ldr	r3, [pc, #456]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a71      	ldr	r2, [pc, #452]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 8004414:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004418:	6013      	str	r3, [r2, #0]
 800441a:	4b6f      	ldr	r3, [pc, #444]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a6e      	ldr	r2, [pc, #440]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 8004420:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004424:	6013      	str	r3, [r2, #0]
 8004426:	e00b      	b.n	8004440 <HAL_RCC_OscConfig+0xd4>
 8004428:	4b6b      	ldr	r3, [pc, #428]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a6a      	ldr	r2, [pc, #424]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 800442e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004432:	6013      	str	r3, [r2, #0]
 8004434:	4b68      	ldr	r3, [pc, #416]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a67      	ldr	r2, [pc, #412]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 800443a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800443e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d013      	beq.n	8004470 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004448:	f7fe ff66 	bl	8003318 <HAL_GetTick>
 800444c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800444e:	e008      	b.n	8004462 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004450:	f7fe ff62 	bl	8003318 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	2b64      	cmp	r3, #100	; 0x64
 800445c:	d901      	bls.n	8004462 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e1fa      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004462:	4b5d      	ldr	r3, [pc, #372]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d0f0      	beq.n	8004450 <HAL_RCC_OscConfig+0xe4>
 800446e:	e014      	b.n	800449a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004470:	f7fe ff52 	bl	8003318 <HAL_GetTick>
 8004474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004476:	e008      	b.n	800448a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004478:	f7fe ff4e 	bl	8003318 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	2b64      	cmp	r3, #100	; 0x64
 8004484:	d901      	bls.n	800448a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e1e6      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800448a:	4b53      	ldr	r3, [pc, #332]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d1f0      	bne.n	8004478 <HAL_RCC_OscConfig+0x10c>
 8004496:	e000      	b.n	800449a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004498:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0302 	and.w	r3, r3, #2
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d063      	beq.n	800456e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044a6:	4b4c      	ldr	r3, [pc, #304]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f003 030c 	and.w	r3, r3, #12
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00b      	beq.n	80044ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80044b2:	4b49      	ldr	r3, [pc, #292]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f003 030c 	and.w	r3, r3, #12
 80044ba:	2b08      	cmp	r3, #8
 80044bc:	d11c      	bne.n	80044f8 <HAL_RCC_OscConfig+0x18c>
 80044be:	4b46      	ldr	r3, [pc, #280]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d116      	bne.n	80044f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ca:	4b43      	ldr	r3, [pc, #268]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d005      	beq.n	80044e2 <HAL_RCC_OscConfig+0x176>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d001      	beq.n	80044e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e1ba      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044e2:	4b3d      	ldr	r3, [pc, #244]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	4939      	ldr	r1, [pc, #228]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044f6:	e03a      	b.n	800456e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d020      	beq.n	8004542 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004500:	4b36      	ldr	r3, [pc, #216]	; (80045dc <HAL_RCC_OscConfig+0x270>)
 8004502:	2201      	movs	r2, #1
 8004504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004506:	f7fe ff07 	bl	8003318 <HAL_GetTick>
 800450a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800450c:	e008      	b.n	8004520 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800450e:	f7fe ff03 	bl	8003318 <HAL_GetTick>
 8004512:	4602      	mov	r2, r0
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	2b02      	cmp	r3, #2
 800451a:	d901      	bls.n	8004520 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800451c:	2303      	movs	r3, #3
 800451e:	e19b      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004520:	4b2d      	ldr	r3, [pc, #180]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0302 	and.w	r3, r3, #2
 8004528:	2b00      	cmp	r3, #0
 800452a:	d0f0      	beq.n	800450e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800452c:	4b2a      	ldr	r3, [pc, #168]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	695b      	ldr	r3, [r3, #20]
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	4927      	ldr	r1, [pc, #156]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 800453c:	4313      	orrs	r3, r2
 800453e:	600b      	str	r3, [r1, #0]
 8004540:	e015      	b.n	800456e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004542:	4b26      	ldr	r3, [pc, #152]	; (80045dc <HAL_RCC_OscConfig+0x270>)
 8004544:	2200      	movs	r2, #0
 8004546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004548:	f7fe fee6 	bl	8003318 <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004550:	f7fe fee2 	bl	8003318 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b02      	cmp	r3, #2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e17a      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004562:	4b1d      	ldr	r3, [pc, #116]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1f0      	bne.n	8004550 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0308 	and.w	r3, r3, #8
 8004576:	2b00      	cmp	r3, #0
 8004578:	d03a      	beq.n	80045f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d019      	beq.n	80045b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004582:	4b17      	ldr	r3, [pc, #92]	; (80045e0 <HAL_RCC_OscConfig+0x274>)
 8004584:	2201      	movs	r2, #1
 8004586:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004588:	f7fe fec6 	bl	8003318 <HAL_GetTick>
 800458c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800458e:	e008      	b.n	80045a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004590:	f7fe fec2 	bl	8003318 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b02      	cmp	r3, #2
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e15a      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045a2:	4b0d      	ldr	r3, [pc, #52]	; (80045d8 <HAL_RCC_OscConfig+0x26c>)
 80045a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d0f0      	beq.n	8004590 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80045ae:	2001      	movs	r0, #1
 80045b0:	f000 fad8 	bl	8004b64 <RCC_Delay>
 80045b4:	e01c      	b.n	80045f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045b6:	4b0a      	ldr	r3, [pc, #40]	; (80045e0 <HAL_RCC_OscConfig+0x274>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045bc:	f7fe feac 	bl	8003318 <HAL_GetTick>
 80045c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045c2:	e00f      	b.n	80045e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045c4:	f7fe fea8 	bl	8003318 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d908      	bls.n	80045e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e140      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
 80045d6:	bf00      	nop
 80045d8:	40021000 	.word	0x40021000
 80045dc:	42420000 	.word	0x42420000
 80045e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045e4:	4b9e      	ldr	r3, [pc, #632]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80045e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e8:	f003 0302 	and.w	r3, r3, #2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1e9      	bne.n	80045c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0304 	and.w	r3, r3, #4
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f000 80a6 	beq.w	800474a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045fe:	2300      	movs	r3, #0
 8004600:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004602:	4b97      	ldr	r3, [pc, #604]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004604:	69db      	ldr	r3, [r3, #28]
 8004606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10d      	bne.n	800462a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800460e:	4b94      	ldr	r3, [pc, #592]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	4a93      	ldr	r2, [pc, #588]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004618:	61d3      	str	r3, [r2, #28]
 800461a:	4b91      	ldr	r3, [pc, #580]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004622:	60bb      	str	r3, [r7, #8]
 8004624:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004626:	2301      	movs	r3, #1
 8004628:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800462a:	4b8e      	ldr	r3, [pc, #568]	; (8004864 <HAL_RCC_OscConfig+0x4f8>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004632:	2b00      	cmp	r3, #0
 8004634:	d118      	bne.n	8004668 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004636:	4b8b      	ldr	r3, [pc, #556]	; (8004864 <HAL_RCC_OscConfig+0x4f8>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a8a      	ldr	r2, [pc, #552]	; (8004864 <HAL_RCC_OscConfig+0x4f8>)
 800463c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004640:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004642:	f7fe fe69 	bl	8003318 <HAL_GetTick>
 8004646:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004648:	e008      	b.n	800465c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800464a:	f7fe fe65 	bl	8003318 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b64      	cmp	r3, #100	; 0x64
 8004656:	d901      	bls.n	800465c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e0fd      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800465c:	4b81      	ldr	r3, [pc, #516]	; (8004864 <HAL_RCC_OscConfig+0x4f8>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004664:	2b00      	cmp	r3, #0
 8004666:	d0f0      	beq.n	800464a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	2b01      	cmp	r3, #1
 800466e:	d106      	bne.n	800467e <HAL_RCC_OscConfig+0x312>
 8004670:	4b7b      	ldr	r3, [pc, #492]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	4a7a      	ldr	r2, [pc, #488]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004676:	f043 0301 	orr.w	r3, r3, #1
 800467a:	6213      	str	r3, [r2, #32]
 800467c:	e02d      	b.n	80046da <HAL_RCC_OscConfig+0x36e>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10c      	bne.n	80046a0 <HAL_RCC_OscConfig+0x334>
 8004686:	4b76      	ldr	r3, [pc, #472]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004688:	6a1b      	ldr	r3, [r3, #32]
 800468a:	4a75      	ldr	r2, [pc, #468]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 800468c:	f023 0301 	bic.w	r3, r3, #1
 8004690:	6213      	str	r3, [r2, #32]
 8004692:	4b73      	ldr	r3, [pc, #460]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004694:	6a1b      	ldr	r3, [r3, #32]
 8004696:	4a72      	ldr	r2, [pc, #456]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004698:	f023 0304 	bic.w	r3, r3, #4
 800469c:	6213      	str	r3, [r2, #32]
 800469e:	e01c      	b.n	80046da <HAL_RCC_OscConfig+0x36e>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	2b05      	cmp	r3, #5
 80046a6:	d10c      	bne.n	80046c2 <HAL_RCC_OscConfig+0x356>
 80046a8:	4b6d      	ldr	r3, [pc, #436]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	4a6c      	ldr	r2, [pc, #432]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80046ae:	f043 0304 	orr.w	r3, r3, #4
 80046b2:	6213      	str	r3, [r2, #32]
 80046b4:	4b6a      	ldr	r3, [pc, #424]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80046b6:	6a1b      	ldr	r3, [r3, #32]
 80046b8:	4a69      	ldr	r2, [pc, #420]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80046ba:	f043 0301 	orr.w	r3, r3, #1
 80046be:	6213      	str	r3, [r2, #32]
 80046c0:	e00b      	b.n	80046da <HAL_RCC_OscConfig+0x36e>
 80046c2:	4b67      	ldr	r3, [pc, #412]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	4a66      	ldr	r2, [pc, #408]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80046c8:	f023 0301 	bic.w	r3, r3, #1
 80046cc:	6213      	str	r3, [r2, #32]
 80046ce:	4b64      	ldr	r3, [pc, #400]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	4a63      	ldr	r2, [pc, #396]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80046d4:	f023 0304 	bic.w	r3, r3, #4
 80046d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d015      	beq.n	800470e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046e2:	f7fe fe19 	bl	8003318 <HAL_GetTick>
 80046e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046e8:	e00a      	b.n	8004700 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ea:	f7fe fe15 	bl	8003318 <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d901      	bls.n	8004700 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	e0ab      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004700:	4b57      	ldr	r3, [pc, #348]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d0ee      	beq.n	80046ea <HAL_RCC_OscConfig+0x37e>
 800470c:	e014      	b.n	8004738 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800470e:	f7fe fe03 	bl	8003318 <HAL_GetTick>
 8004712:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004714:	e00a      	b.n	800472c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004716:	f7fe fdff 	bl	8003318 <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	f241 3288 	movw	r2, #5000	; 0x1388
 8004724:	4293      	cmp	r3, r2
 8004726:	d901      	bls.n	800472c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e095      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800472c:	4b4c      	ldr	r3, [pc, #304]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 800472e:	6a1b      	ldr	r3, [r3, #32]
 8004730:	f003 0302 	and.w	r3, r3, #2
 8004734:	2b00      	cmp	r3, #0
 8004736:	d1ee      	bne.n	8004716 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004738:	7dfb      	ldrb	r3, [r7, #23]
 800473a:	2b01      	cmp	r3, #1
 800473c:	d105      	bne.n	800474a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800473e:	4b48      	ldr	r3, [pc, #288]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004740:	69db      	ldr	r3, [r3, #28]
 8004742:	4a47      	ldr	r2, [pc, #284]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004744:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004748:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	69db      	ldr	r3, [r3, #28]
 800474e:	2b00      	cmp	r3, #0
 8004750:	f000 8081 	beq.w	8004856 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004754:	4b42      	ldr	r3, [pc, #264]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	f003 030c 	and.w	r3, r3, #12
 800475c:	2b08      	cmp	r3, #8
 800475e:	d061      	beq.n	8004824 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	69db      	ldr	r3, [r3, #28]
 8004764:	2b02      	cmp	r3, #2
 8004766:	d146      	bne.n	80047f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004768:	4b3f      	ldr	r3, [pc, #252]	; (8004868 <HAL_RCC_OscConfig+0x4fc>)
 800476a:	2200      	movs	r2, #0
 800476c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800476e:	f7fe fdd3 	bl	8003318 <HAL_GetTick>
 8004772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004774:	e008      	b.n	8004788 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004776:	f7fe fdcf 	bl	8003318 <HAL_GetTick>
 800477a:	4602      	mov	r2, r0
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	2b02      	cmp	r3, #2
 8004782:	d901      	bls.n	8004788 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e067      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004788:	4b35      	ldr	r3, [pc, #212]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1f0      	bne.n	8004776 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800479c:	d108      	bne.n	80047b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800479e:	4b30      	ldr	r3, [pc, #192]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	492d      	ldr	r1, [pc, #180]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047b0:	4b2b      	ldr	r3, [pc, #172]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a19      	ldr	r1, [r3, #32]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c0:	430b      	orrs	r3, r1
 80047c2:	4927      	ldr	r1, [pc, #156]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047c8:	4b27      	ldr	r3, [pc, #156]	; (8004868 <HAL_RCC_OscConfig+0x4fc>)
 80047ca:	2201      	movs	r2, #1
 80047cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ce:	f7fe fda3 	bl	8003318 <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80047d4:	e008      	b.n	80047e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d6:	f7fe fd9f 	bl	8003318 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d901      	bls.n	80047e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e037      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80047e8:	4b1d      	ldr	r3, [pc, #116]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d0f0      	beq.n	80047d6 <HAL_RCC_OscConfig+0x46a>
 80047f4:	e02f      	b.n	8004856 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047f6:	4b1c      	ldr	r3, [pc, #112]	; (8004868 <HAL_RCC_OscConfig+0x4fc>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047fc:	f7fe fd8c 	bl	8003318 <HAL_GetTick>
 8004800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004802:	e008      	b.n	8004816 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004804:	f7fe fd88 	bl	8003318 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	2b02      	cmp	r3, #2
 8004810:	d901      	bls.n	8004816 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e020      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004816:	4b12      	ldr	r3, [pc, #72]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1f0      	bne.n	8004804 <HAL_RCC_OscConfig+0x498>
 8004822:	e018      	b.n	8004856 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	69db      	ldr	r3, [r3, #28]
 8004828:	2b01      	cmp	r3, #1
 800482a:	d101      	bne.n	8004830 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e013      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004830:	4b0b      	ldr	r3, [pc, #44]	; (8004860 <HAL_RCC_OscConfig+0x4f4>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a1b      	ldr	r3, [r3, #32]
 8004840:	429a      	cmp	r2, r3
 8004842:	d106      	bne.n	8004852 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800484e:	429a      	cmp	r2, r3
 8004850:	d001      	beq.n	8004856 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e000      	b.n	8004858 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3718      	adds	r7, #24
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40021000 	.word	0x40021000
 8004864:	40007000 	.word	0x40007000
 8004868:	42420060 	.word	0x42420060

0800486c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d101      	bne.n	8004880 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e0d0      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004880:	4b6a      	ldr	r3, [pc, #424]	; (8004a2c <HAL_RCC_ClockConfig+0x1c0>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	429a      	cmp	r2, r3
 800488c:	d910      	bls.n	80048b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800488e:	4b67      	ldr	r3, [pc, #412]	; (8004a2c <HAL_RCC_ClockConfig+0x1c0>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f023 0207 	bic.w	r2, r3, #7
 8004896:	4965      	ldr	r1, [pc, #404]	; (8004a2c <HAL_RCC_ClockConfig+0x1c0>)
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	4313      	orrs	r3, r2
 800489c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800489e:	4b63      	ldr	r3, [pc, #396]	; (8004a2c <HAL_RCC_ClockConfig+0x1c0>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0307 	and.w	r3, r3, #7
 80048a6:	683a      	ldr	r2, [r7, #0]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d001      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e0b8      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d020      	beq.n	80048fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0304 	and.w	r3, r3, #4
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d005      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048c8:	4b59      	ldr	r3, [pc, #356]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	4a58      	ldr	r2, [pc, #352]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 80048ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80048d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0308 	and.w	r3, r3, #8
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d005      	beq.n	80048ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048e0:	4b53      	ldr	r3, [pc, #332]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	4a52      	ldr	r2, [pc, #328]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 80048e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80048ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048ec:	4b50      	ldr	r3, [pc, #320]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	494d      	ldr	r1, [pc, #308]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d040      	beq.n	800498c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b01      	cmp	r3, #1
 8004910:	d107      	bne.n	8004922 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004912:	4b47      	ldr	r3, [pc, #284]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d115      	bne.n	800494a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e07f      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	2b02      	cmp	r3, #2
 8004928:	d107      	bne.n	800493a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800492a:	4b41      	ldr	r3, [pc, #260]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d109      	bne.n	800494a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e073      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800493a:	4b3d      	ldr	r3, [pc, #244]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e06b      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800494a:	4b39      	ldr	r3, [pc, #228]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f023 0203 	bic.w	r2, r3, #3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	4936      	ldr	r1, [pc, #216]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 8004958:	4313      	orrs	r3, r2
 800495a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800495c:	f7fe fcdc 	bl	8003318 <HAL_GetTick>
 8004960:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004962:	e00a      	b.n	800497a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004964:	f7fe fcd8 	bl	8003318 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004972:	4293      	cmp	r3, r2
 8004974:	d901      	bls.n	800497a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e053      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800497a:	4b2d      	ldr	r3, [pc, #180]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f003 020c 	and.w	r2, r3, #12
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	429a      	cmp	r2, r3
 800498a:	d1eb      	bne.n	8004964 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800498c:	4b27      	ldr	r3, [pc, #156]	; (8004a2c <HAL_RCC_ClockConfig+0x1c0>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0307 	and.w	r3, r3, #7
 8004994:	683a      	ldr	r2, [r7, #0]
 8004996:	429a      	cmp	r2, r3
 8004998:	d210      	bcs.n	80049bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800499a:	4b24      	ldr	r3, [pc, #144]	; (8004a2c <HAL_RCC_ClockConfig+0x1c0>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f023 0207 	bic.w	r2, r3, #7
 80049a2:	4922      	ldr	r1, [pc, #136]	; (8004a2c <HAL_RCC_ClockConfig+0x1c0>)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049aa:	4b20      	ldr	r3, [pc, #128]	; (8004a2c <HAL_RCC_ClockConfig+0x1c0>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0307 	and.w	r3, r3, #7
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d001      	beq.n	80049bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e032      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0304 	and.w	r3, r3, #4
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d008      	beq.n	80049da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049c8:	4b19      	ldr	r3, [pc, #100]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	4916      	ldr	r1, [pc, #88]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 80049d6:	4313      	orrs	r3, r2
 80049d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d009      	beq.n	80049fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80049e6:	4b12      	ldr	r3, [pc, #72]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	00db      	lsls	r3, r3, #3
 80049f4:	490e      	ldr	r1, [pc, #56]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049fa:	f000 f821 	bl	8004a40 <HAL_RCC_GetSysClockFreq>
 80049fe:	4602      	mov	r2, r0
 8004a00:	4b0b      	ldr	r3, [pc, #44]	; (8004a30 <HAL_RCC_ClockConfig+0x1c4>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	091b      	lsrs	r3, r3, #4
 8004a06:	f003 030f 	and.w	r3, r3, #15
 8004a0a:	490a      	ldr	r1, [pc, #40]	; (8004a34 <HAL_RCC_ClockConfig+0x1c8>)
 8004a0c:	5ccb      	ldrb	r3, [r1, r3]
 8004a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a12:	4a09      	ldr	r2, [pc, #36]	; (8004a38 <HAL_RCC_ClockConfig+0x1cc>)
 8004a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a16:	4b09      	ldr	r3, [pc, #36]	; (8004a3c <HAL_RCC_ClockConfig+0x1d0>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7fe fc3a 	bl	8003294 <HAL_InitTick>

  return HAL_OK;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	40022000 	.word	0x40022000
 8004a30:	40021000 	.word	0x40021000
 8004a34:	08007ac0 	.word	0x08007ac0
 8004a38:	20000024 	.word	0x20000024
 8004a3c:	20000040 	.word	0x20000040

08004a40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a40:	b490      	push	{r4, r7}
 8004a42:	b08a      	sub	sp, #40	; 0x28
 8004a44:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004a46:	4b2a      	ldr	r3, [pc, #168]	; (8004af0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004a48:	1d3c      	adds	r4, r7, #4
 8004a4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004a4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004a50:	f240 2301 	movw	r3, #513	; 0x201
 8004a54:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004a56:	2300      	movs	r3, #0
 8004a58:	61fb      	str	r3, [r7, #28]
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	61bb      	str	r3, [r7, #24]
 8004a5e:	2300      	movs	r3, #0
 8004a60:	627b      	str	r3, [r7, #36]	; 0x24
 8004a62:	2300      	movs	r3, #0
 8004a64:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004a66:	2300      	movs	r3, #0
 8004a68:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004a6a:	4b22      	ldr	r3, [pc, #136]	; (8004af4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	f003 030c 	and.w	r3, r3, #12
 8004a76:	2b04      	cmp	r3, #4
 8004a78:	d002      	beq.n	8004a80 <HAL_RCC_GetSysClockFreq+0x40>
 8004a7a:	2b08      	cmp	r3, #8
 8004a7c:	d003      	beq.n	8004a86 <HAL_RCC_GetSysClockFreq+0x46>
 8004a7e:	e02d      	b.n	8004adc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004a80:	4b1d      	ldr	r3, [pc, #116]	; (8004af8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a82:	623b      	str	r3, [r7, #32]
      break;
 8004a84:	e02d      	b.n	8004ae2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	0c9b      	lsrs	r3, r3, #18
 8004a8a:	f003 030f 	and.w	r3, r3, #15
 8004a8e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004a92:	4413      	add	r3, r2
 8004a94:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004a98:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d013      	beq.n	8004acc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004aa4:	4b13      	ldr	r3, [pc, #76]	; (8004af4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	0c5b      	lsrs	r3, r3, #17
 8004aaa:	f003 0301 	and.w	r3, r3, #1
 8004aae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004ab2:	4413      	add	r3, r2
 8004ab4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ab8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	4a0e      	ldr	r2, [pc, #56]	; (8004af8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004abe:	fb02 f203 	mul.w	r2, r2, r3
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8004aca:	e004      	b.n	8004ad6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	4a0b      	ldr	r2, [pc, #44]	; (8004afc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ad0:	fb02 f303 	mul.w	r3, r2, r3
 8004ad4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad8:	623b      	str	r3, [r7, #32]
      break;
 8004ada:	e002      	b.n	8004ae2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004adc:	4b06      	ldr	r3, [pc, #24]	; (8004af8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ade:	623b      	str	r3, [r7, #32]
      break;
 8004ae0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3728      	adds	r7, #40	; 0x28
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bc90      	pop	{r4, r7}
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	08007344 	.word	0x08007344
 8004af4:	40021000 	.word	0x40021000
 8004af8:	007a1200 	.word	0x007a1200
 8004afc:	003d0900 	.word	0x003d0900

08004b00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b00:	b480      	push	{r7}
 8004b02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b04:	4b02      	ldr	r3, [pc, #8]	; (8004b10 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b06:	681b      	ldr	r3, [r3, #0]
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bc80      	pop	{r7}
 8004b0e:	4770      	bx	lr
 8004b10:	20000024 	.word	0x20000024

08004b14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b18:	f7ff fff2 	bl	8004b00 <HAL_RCC_GetHCLKFreq>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	4b05      	ldr	r3, [pc, #20]	; (8004b34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	0a1b      	lsrs	r3, r3, #8
 8004b24:	f003 0307 	and.w	r3, r3, #7
 8004b28:	4903      	ldr	r1, [pc, #12]	; (8004b38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b2a:	5ccb      	ldrb	r3, [r1, r3]
 8004b2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	40021000 	.word	0x40021000
 8004b38:	08007ad0 	.word	0x08007ad0

08004b3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b40:	f7ff ffde 	bl	8004b00 <HAL_RCC_GetHCLKFreq>
 8004b44:	4602      	mov	r2, r0
 8004b46:	4b05      	ldr	r3, [pc, #20]	; (8004b5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	0adb      	lsrs	r3, r3, #11
 8004b4c:	f003 0307 	and.w	r3, r3, #7
 8004b50:	4903      	ldr	r1, [pc, #12]	; (8004b60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b52:	5ccb      	ldrb	r3, [r1, r3]
 8004b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	40021000 	.word	0x40021000
 8004b60:	08007ad0 	.word	0x08007ad0

08004b64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b6c:	4b0a      	ldr	r3, [pc, #40]	; (8004b98 <RCC_Delay+0x34>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a0a      	ldr	r2, [pc, #40]	; (8004b9c <RCC_Delay+0x38>)
 8004b72:	fba2 2303 	umull	r2, r3, r2, r3
 8004b76:	0a5b      	lsrs	r3, r3, #9
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	fb02 f303 	mul.w	r3, r2, r3
 8004b7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004b80:	bf00      	nop
  }
  while (Delay --);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	1e5a      	subs	r2, r3, #1
 8004b86:	60fa      	str	r2, [r7, #12]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d1f9      	bne.n	8004b80 <RCC_Delay+0x1c>
}
 8004b8c:	bf00      	nop
 8004b8e:	bf00      	nop
 8004b90:	3714      	adds	r7, #20
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bc80      	pop	{r7}
 8004b96:	4770      	bx	lr
 8004b98:	20000024 	.word	0x20000024
 8004b9c:	10624dd3 	.word	0x10624dd3

08004ba0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e076      	b.n	8004ca0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d108      	bne.n	8004bcc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bc2:	d009      	beq.n	8004bd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	61da      	str	r2, [r3, #28]
 8004bca:	e005      	b.n	8004bd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d106      	bne.n	8004bf8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7fd f8c2 	bl	8001d7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2202      	movs	r2, #2
 8004bfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004c20:	431a      	orrs	r2, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c2a:	431a      	orrs	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	691b      	ldr	r3, [r3, #16]
 8004c30:	f003 0302 	and.w	r3, r3, #2
 8004c34:	431a      	orrs	r2, r3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	f003 0301 	and.w	r3, r3, #1
 8004c3e:	431a      	orrs	r2, r3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c48:	431a      	orrs	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	69db      	ldr	r3, [r3, #28]
 8004c4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c52:	431a      	orrs	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c5c:	ea42 0103 	orr.w	r1, r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c64:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	430a      	orrs	r2, r1
 8004c6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	0c1a      	lsrs	r2, r3, #16
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f002 0204 	and.w	r2, r2, #4
 8004c7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	69da      	ldr	r2, [r3, #28]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3708      	adds	r7, #8
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b088      	sub	sp, #32
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	603b      	str	r3, [r7, #0]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d101      	bne.n	8004cca <HAL_SPI_Transmit+0x22>
 8004cc6:	2302      	movs	r3, #2
 8004cc8:	e126      	b.n	8004f18 <HAL_SPI_Transmit+0x270>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cd2:	f7fe fb21 	bl	8003318 <HAL_GetTick>
 8004cd6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004cd8:	88fb      	ldrh	r3, [r7, #6]
 8004cda:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d002      	beq.n	8004cee <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004ce8:	2302      	movs	r3, #2
 8004cea:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cec:	e10b      	b.n	8004f06 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d002      	beq.n	8004cfa <HAL_SPI_Transmit+0x52>
 8004cf4:	88fb      	ldrh	r3, [r7, #6]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d102      	bne.n	8004d00 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cfe:	e102      	b.n	8004f06 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2203      	movs	r2, #3
 8004d04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	68ba      	ldr	r2, [r7, #8]
 8004d12:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	88fa      	ldrh	r2, [r7, #6]
 8004d18:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	88fa      	ldrh	r2, [r7, #6]
 8004d1e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2200      	movs	r2, #0
 8004d36:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d46:	d10f      	bne.n	8004d68 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d56:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d66:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d72:	2b40      	cmp	r3, #64	; 0x40
 8004d74:	d007      	beq.n	8004d86 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d84:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d8e:	d14b      	bne.n	8004e28 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d002      	beq.n	8004d9e <HAL_SPI_Transmit+0xf6>
 8004d98:	8afb      	ldrh	r3, [r7, #22]
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d13e      	bne.n	8004e1c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da2:	881a      	ldrh	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dae:	1c9a      	adds	r2, r3, #2
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	b29a      	uxth	r2, r3
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004dc2:	e02b      	b.n	8004e1c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d112      	bne.n	8004df8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd6:	881a      	ldrh	r2, [r3, #0]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de2:	1c9a      	adds	r2, r3, #2
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	3b01      	subs	r3, #1
 8004df0:	b29a      	uxth	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	86da      	strh	r2, [r3, #54]	; 0x36
 8004df6:	e011      	b.n	8004e1c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004df8:	f7fe fa8e 	bl	8003318 <HAL_GetTick>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	683a      	ldr	r2, [r7, #0]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d803      	bhi.n	8004e10 <HAL_SPI_Transmit+0x168>
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e0e:	d102      	bne.n	8004e16 <HAL_SPI_Transmit+0x16e>
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d102      	bne.n	8004e1c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e1a:	e074      	b.n	8004f06 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d1ce      	bne.n	8004dc4 <HAL_SPI_Transmit+0x11c>
 8004e26:	e04c      	b.n	8004ec2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d002      	beq.n	8004e36 <HAL_SPI_Transmit+0x18e>
 8004e30:	8afb      	ldrh	r3, [r7, #22]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d140      	bne.n	8004eb8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	330c      	adds	r3, #12
 8004e40:	7812      	ldrb	r2, [r2, #0]
 8004e42:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e48:	1c5a      	adds	r2, r3, #1
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	3b01      	subs	r3, #1
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e5c:	e02c      	b.n	8004eb8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f003 0302 	and.w	r3, r3, #2
 8004e68:	2b02      	cmp	r3, #2
 8004e6a:	d113      	bne.n	8004e94 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	330c      	adds	r3, #12
 8004e76:	7812      	ldrb	r2, [r2, #0]
 8004e78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7e:	1c5a      	adds	r2, r3, #1
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	86da      	strh	r2, [r3, #54]	; 0x36
 8004e92:	e011      	b.n	8004eb8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e94:	f7fe fa40 	bl	8003318 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	683a      	ldr	r2, [r7, #0]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d803      	bhi.n	8004eac <HAL_SPI_Transmit+0x204>
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004eaa:	d102      	bne.n	8004eb2 <HAL_SPI_Transmit+0x20a>
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d102      	bne.n	8004eb8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004eb6:	e026      	b.n	8004f06 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1cd      	bne.n	8004e5e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ec2:	69ba      	ldr	r2, [r7, #24]
 8004ec4:	6839      	ldr	r1, [r7, #0]
 8004ec6:	68f8      	ldr	r0, [r7, #12]
 8004ec8:	f000 fbb8 	bl	800563c <SPI_EndRxTxTransaction>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d002      	beq.n	8004ed8 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d10a      	bne.n	8004ef6 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	613b      	str	r3, [r7, #16]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	613b      	str	r3, [r7, #16]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	613b      	str	r3, [r7, #16]
 8004ef4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d002      	beq.n	8004f04 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	77fb      	strb	r3, [r7, #31]
 8004f02:	e000      	b.n	8004f06 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004f04:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f16:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3720      	adds	r7, #32
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b088      	sub	sp, #32
 8004f24:	af02      	add	r7, sp, #8
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	603b      	str	r3, [r7, #0]
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004f30:	2300      	movs	r3, #0
 8004f32:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f3c:	d112      	bne.n	8004f64 <HAL_SPI_Receive+0x44>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d10e      	bne.n	8004f64 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2204      	movs	r2, #4
 8004f4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004f4e:	88fa      	ldrh	r2, [r7, #6]
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	9300      	str	r3, [sp, #0]
 8004f54:	4613      	mov	r3, r2
 8004f56:	68ba      	ldr	r2, [r7, #8]
 8004f58:	68b9      	ldr	r1, [r7, #8]
 8004f5a:	68f8      	ldr	r0, [r7, #12]
 8004f5c:	f000 f8f1 	bl	8005142 <HAL_SPI_TransmitReceive>
 8004f60:	4603      	mov	r3, r0
 8004f62:	e0ea      	b.n	800513a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d101      	bne.n	8004f72 <HAL_SPI_Receive+0x52>
 8004f6e:	2302      	movs	r3, #2
 8004f70:	e0e3      	b.n	800513a <HAL_SPI_Receive+0x21a>
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2201      	movs	r2, #1
 8004f76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f7a:	f7fe f9cd 	bl	8003318 <HAL_GetTick>
 8004f7e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d002      	beq.n	8004f92 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004f90:	e0ca      	b.n	8005128 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d002      	beq.n	8004f9e <HAL_SPI_Receive+0x7e>
 8004f98:	88fb      	ldrh	r3, [r7, #6]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d102      	bne.n	8004fa4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004fa2:	e0c1      	b.n	8005128 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2204      	movs	r2, #4
 8004fa8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	68ba      	ldr	r2, [r7, #8]
 8004fb6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	88fa      	ldrh	r2, [r7, #6]
 8004fbc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	88fa      	ldrh	r2, [r7, #6]
 8004fc2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fea:	d10f      	bne.n	800500c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ffa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800500a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005016:	2b40      	cmp	r3, #64	; 0x40
 8005018:	d007      	beq.n	800502a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005028:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d162      	bne.n	80050f8 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005032:	e02e      	b.n	8005092 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f003 0301 	and.w	r3, r3, #1
 800503e:	2b01      	cmp	r3, #1
 8005040:	d115      	bne.n	800506e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f103 020c 	add.w	r2, r3, #12
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504e:	7812      	ldrb	r2, [r2, #0]
 8005050:	b2d2      	uxtb	r2, r2
 8005052:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005058:	1c5a      	adds	r2, r3, #1
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005062:	b29b      	uxth	r3, r3
 8005064:	3b01      	subs	r3, #1
 8005066:	b29a      	uxth	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800506c:	e011      	b.n	8005092 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800506e:	f7fe f953 	bl	8003318 <HAL_GetTick>
 8005072:	4602      	mov	r2, r0
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	683a      	ldr	r2, [r7, #0]
 800507a:	429a      	cmp	r2, r3
 800507c:	d803      	bhi.n	8005086 <HAL_SPI_Receive+0x166>
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005084:	d102      	bne.n	800508c <HAL_SPI_Receive+0x16c>
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d102      	bne.n	8005092 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005090:	e04a      	b.n	8005128 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005096:	b29b      	uxth	r3, r3
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1cb      	bne.n	8005034 <HAL_SPI_Receive+0x114>
 800509c:	e031      	b.n	8005102 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f003 0301 	and.w	r3, r3, #1
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d113      	bne.n	80050d4 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68da      	ldr	r2, [r3, #12]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b6:	b292      	uxth	r2, r2
 80050b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050be:	1c9a      	adds	r2, r3, #2
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	3b01      	subs	r3, #1
 80050cc:	b29a      	uxth	r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050d2:	e011      	b.n	80050f8 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050d4:	f7fe f920 	bl	8003318 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	683a      	ldr	r2, [r7, #0]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d803      	bhi.n	80050ec <HAL_SPI_Receive+0x1cc>
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050ea:	d102      	bne.n	80050f2 <HAL_SPI_Receive+0x1d2>
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d102      	bne.n	80050f8 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80050f6:	e017      	b.n	8005128 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1cd      	bne.n	800509e <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005102:	693a      	ldr	r2, [r7, #16]
 8005104:	6839      	ldr	r1, [r7, #0]
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f000 fa46 	bl	8005598 <SPI_EndRxTransaction>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d002      	beq.n	8005118 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2220      	movs	r2, #32
 8005116:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800511c:	2b00      	cmp	r3, #0
 800511e:	d002      	beq.n	8005126 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	75fb      	strb	r3, [r7, #23]
 8005124:	e000      	b.n	8005128 <HAL_SPI_Receive+0x208>
  }

error :
 8005126:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005138:	7dfb      	ldrb	r3, [r7, #23]
}
 800513a:	4618      	mov	r0, r3
 800513c:	3718      	adds	r7, #24
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b08c      	sub	sp, #48	; 0x30
 8005146:	af00      	add	r7, sp, #0
 8005148:	60f8      	str	r0, [r7, #12]
 800514a:	60b9      	str	r1, [r7, #8]
 800514c:	607a      	str	r2, [r7, #4]
 800514e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005150:	2301      	movs	r3, #1
 8005152:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005154:	2300      	movs	r3, #0
 8005156:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005160:	2b01      	cmp	r3, #1
 8005162:	d101      	bne.n	8005168 <HAL_SPI_TransmitReceive+0x26>
 8005164:	2302      	movs	r3, #2
 8005166:	e18a      	b.n	800547e <HAL_SPI_TransmitReceive+0x33c>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005170:	f7fe f8d2 	bl	8003318 <HAL_GetTick>
 8005174:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800517c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005186:	887b      	ldrh	r3, [r7, #2]
 8005188:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800518a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800518e:	2b01      	cmp	r3, #1
 8005190:	d00f      	beq.n	80051b2 <HAL_SPI_TransmitReceive+0x70>
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005198:	d107      	bne.n	80051aa <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d103      	bne.n	80051aa <HAL_SPI_TransmitReceive+0x68>
 80051a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051a6:	2b04      	cmp	r3, #4
 80051a8:	d003      	beq.n	80051b2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80051aa:	2302      	movs	r3, #2
 80051ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80051b0:	e15b      	b.n	800546a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d005      	beq.n	80051c4 <HAL_SPI_TransmitReceive+0x82>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d002      	beq.n	80051c4 <HAL_SPI_TransmitReceive+0x82>
 80051be:	887b      	ldrh	r3, [r7, #2]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d103      	bne.n	80051cc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80051ca:	e14e      	b.n	800546a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2b04      	cmp	r3, #4
 80051d6:	d003      	beq.n	80051e0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2205      	movs	r2, #5
 80051dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	887a      	ldrh	r2, [r7, #2]
 80051f0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	887a      	ldrh	r2, [r7, #2]
 80051f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	68ba      	ldr	r2, [r7, #8]
 80051fc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	887a      	ldrh	r2, [r7, #2]
 8005202:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	887a      	ldrh	r2, [r7, #2]
 8005208:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005220:	2b40      	cmp	r3, #64	; 0x40
 8005222:	d007      	beq.n	8005234 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005232:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800523c:	d178      	bne.n	8005330 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d002      	beq.n	800524c <HAL_SPI_TransmitReceive+0x10a>
 8005246:	8b7b      	ldrh	r3, [r7, #26]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d166      	bne.n	800531a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005250:	881a      	ldrh	r2, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525c:	1c9a      	adds	r2, r3, #2
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005266:	b29b      	uxth	r3, r3
 8005268:	3b01      	subs	r3, #1
 800526a:	b29a      	uxth	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005270:	e053      	b.n	800531a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	f003 0302 	and.w	r3, r3, #2
 800527c:	2b02      	cmp	r3, #2
 800527e:	d11b      	bne.n	80052b8 <HAL_SPI_TransmitReceive+0x176>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005284:	b29b      	uxth	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d016      	beq.n	80052b8 <HAL_SPI_TransmitReceive+0x176>
 800528a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800528c:	2b01      	cmp	r3, #1
 800528e:	d113      	bne.n	80052b8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005294:	881a      	ldrh	r2, [r3, #0]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a0:	1c9a      	adds	r2, r3, #2
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	3b01      	subs	r3, #1
 80052ae:	b29a      	uxth	r2, r3
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052b4:	2300      	movs	r3, #0
 80052b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d119      	bne.n	80052fa <HAL_SPI_TransmitReceive+0x1b8>
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d014      	beq.n	80052fa <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68da      	ldr	r2, [r3, #12]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052da:	b292      	uxth	r2, r2
 80052dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e2:	1c9a      	adds	r2, r3, #2
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	3b01      	subs	r3, #1
 80052f0:	b29a      	uxth	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052f6:	2301      	movs	r3, #1
 80052f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80052fa:	f7fe f80d 	bl	8003318 <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005306:	429a      	cmp	r2, r3
 8005308:	d807      	bhi.n	800531a <HAL_SPI_TransmitReceive+0x1d8>
 800530a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800530c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005310:	d003      	beq.n	800531a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005318:	e0a7      	b.n	800546a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800531e:	b29b      	uxth	r3, r3
 8005320:	2b00      	cmp	r3, #0
 8005322:	d1a6      	bne.n	8005272 <HAL_SPI_TransmitReceive+0x130>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005328:	b29b      	uxth	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1a1      	bne.n	8005272 <HAL_SPI_TransmitReceive+0x130>
 800532e:	e07c      	b.n	800542a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d002      	beq.n	800533e <HAL_SPI_TransmitReceive+0x1fc>
 8005338:	8b7b      	ldrh	r3, [r7, #26]
 800533a:	2b01      	cmp	r3, #1
 800533c:	d16b      	bne.n	8005416 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	330c      	adds	r3, #12
 8005348:	7812      	ldrb	r2, [r2, #0]
 800534a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800535a:	b29b      	uxth	r3, r3
 800535c:	3b01      	subs	r3, #1
 800535e:	b29a      	uxth	r2, r3
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005364:	e057      	b.n	8005416 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f003 0302 	and.w	r3, r3, #2
 8005370:	2b02      	cmp	r3, #2
 8005372:	d11c      	bne.n	80053ae <HAL_SPI_TransmitReceive+0x26c>
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005378:	b29b      	uxth	r3, r3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d017      	beq.n	80053ae <HAL_SPI_TransmitReceive+0x26c>
 800537e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005380:	2b01      	cmp	r3, #1
 8005382:	d114      	bne.n	80053ae <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	330c      	adds	r3, #12
 800538e:	7812      	ldrb	r2, [r2, #0]
 8005390:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005396:	1c5a      	adds	r2, r3, #1
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	3b01      	subs	r3, #1
 80053a4:	b29a      	uxth	r2, r3
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80053aa:	2300      	movs	r3, #0
 80053ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d119      	bne.n	80053f0 <HAL_SPI_TransmitReceive+0x2ae>
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d014      	beq.n	80053f0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68da      	ldr	r2, [r3, #12]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d0:	b2d2      	uxtb	r2, r2
 80053d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d8:	1c5a      	adds	r2, r3, #1
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	3b01      	subs	r3, #1
 80053e6:	b29a      	uxth	r2, r3
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80053ec:	2301      	movs	r3, #1
 80053ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80053f0:	f7fd ff92 	bl	8003318 <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d803      	bhi.n	8005408 <HAL_SPI_TransmitReceive+0x2c6>
 8005400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005402:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005406:	d102      	bne.n	800540e <HAL_SPI_TransmitReceive+0x2cc>
 8005408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800540a:	2b00      	cmp	r3, #0
 800540c:	d103      	bne.n	8005416 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005414:	e029      	b.n	800546a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800541a:	b29b      	uxth	r3, r3
 800541c:	2b00      	cmp	r3, #0
 800541e:	d1a2      	bne.n	8005366 <HAL_SPI_TransmitReceive+0x224>
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005424:	b29b      	uxth	r3, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	d19d      	bne.n	8005366 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800542a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800542c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800542e:	68f8      	ldr	r0, [r7, #12]
 8005430:	f000 f904 	bl	800563c <SPI_EndRxTxTransaction>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d006      	beq.n	8005448 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2220      	movs	r2, #32
 8005444:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005446:	e010      	b.n	800546a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d10b      	bne.n	8005468 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005450:	2300      	movs	r3, #0
 8005452:	617b      	str	r3, [r7, #20]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	617b      	str	r3, [r7, #20]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	617b      	str	r3, [r7, #20]
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	e000      	b.n	800546a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005468:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2201      	movs	r2, #1
 800546e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800547a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800547e:	4618      	mov	r0, r3
 8005480:	3730      	adds	r7, #48	; 0x30
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
	...

08005488 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b088      	sub	sp, #32
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	603b      	str	r3, [r7, #0]
 8005494:	4613      	mov	r3, r2
 8005496:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005498:	f7fd ff3e 	bl	8003318 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054a0:	1a9b      	subs	r3, r3, r2
 80054a2:	683a      	ldr	r2, [r7, #0]
 80054a4:	4413      	add	r3, r2
 80054a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80054a8:	f7fd ff36 	bl	8003318 <HAL_GetTick>
 80054ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80054ae:	4b39      	ldr	r3, [pc, #228]	; (8005594 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	015b      	lsls	r3, r3, #5
 80054b4:	0d1b      	lsrs	r3, r3, #20
 80054b6:	69fa      	ldr	r2, [r7, #28]
 80054b8:	fb02 f303 	mul.w	r3, r2, r3
 80054bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054be:	e054      	b.n	800556a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054c6:	d050      	beq.n	800556a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80054c8:	f7fd ff26 	bl	8003318 <HAL_GetTick>
 80054cc:	4602      	mov	r2, r0
 80054ce:	69bb      	ldr	r3, [r7, #24]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	69fa      	ldr	r2, [r7, #28]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d902      	bls.n	80054de <SPI_WaitFlagStateUntilTimeout+0x56>
 80054d8:	69fb      	ldr	r3, [r7, #28]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d13d      	bne.n	800555a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	685a      	ldr	r2, [r3, #4]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80054ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054f6:	d111      	bne.n	800551c <SPI_WaitFlagStateUntilTimeout+0x94>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005500:	d004      	beq.n	800550c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800550a:	d107      	bne.n	800551c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800551a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005520:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005524:	d10f      	bne.n	8005546 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005534:	601a      	str	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005544:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2201      	movs	r2, #1
 800554a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e017      	b.n	800558a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005560:	2300      	movs	r3, #0
 8005562:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	3b01      	subs	r3, #1
 8005568:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	689a      	ldr	r2, [r3, #8]
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	4013      	ands	r3, r2
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	429a      	cmp	r2, r3
 8005578:	bf0c      	ite	eq
 800557a:	2301      	moveq	r3, #1
 800557c:	2300      	movne	r3, #0
 800557e:	b2db      	uxtb	r3, r3
 8005580:	461a      	mov	r2, r3
 8005582:	79fb      	ldrb	r3, [r7, #7]
 8005584:	429a      	cmp	r2, r3
 8005586:	d19b      	bne.n	80054c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005588:	2300      	movs	r3, #0
}
 800558a:	4618      	mov	r0, r3
 800558c:	3720      	adds	r7, #32
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	20000024 	.word	0x20000024

08005598 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b086      	sub	sp, #24
 800559c:	af02      	add	r7, sp, #8
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055ac:	d111      	bne.n	80055d2 <SPI_EndRxTransaction+0x3a>
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055b6:	d004      	beq.n	80055c2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055c0:	d107      	bne.n	80055d2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055d0:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055da:	d117      	bne.n	800560c <SPI_EndRxTransaction+0x74>
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055e4:	d112      	bne.n	800560c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	2200      	movs	r2, #0
 80055ee:	2101      	movs	r1, #1
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f7ff ff49 	bl	8005488 <SPI_WaitFlagStateUntilTimeout>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d01a      	beq.n	8005632 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005600:	f043 0220 	orr.w	r2, r3, #32
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e013      	b.n	8005634 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	9300      	str	r3, [sp, #0]
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	2200      	movs	r2, #0
 8005614:	2180      	movs	r1, #128	; 0x80
 8005616:	68f8      	ldr	r0, [r7, #12]
 8005618:	f7ff ff36 	bl	8005488 <SPI_WaitFlagStateUntilTimeout>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d007      	beq.n	8005632 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005626:	f043 0220 	orr.w	r2, r3, #32
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e000      	b.n	8005634 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3710      	adds	r7, #16
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b086      	sub	sp, #24
 8005640:	af02      	add	r7, sp, #8
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	9300      	str	r3, [sp, #0]
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	2200      	movs	r2, #0
 8005650:	2180      	movs	r1, #128	; 0x80
 8005652:	68f8      	ldr	r0, [r7, #12]
 8005654:	f7ff ff18 	bl	8005488 <SPI_WaitFlagStateUntilTimeout>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d007      	beq.n	800566e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005662:	f043 0220 	orr.w	r2, r3, #32
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e000      	b.n	8005670 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3710      	adds	r7, #16
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e041      	b.n	800570e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b00      	cmp	r3, #0
 8005694:	d106      	bne.n	80056a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f7fc fbb6 	bl	8001e10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	3304      	adds	r3, #4
 80056b4:	4619      	mov	r1, r3
 80056b6:	4610      	mov	r0, r2
 80056b8:	f000 faa8 	bl	8005c0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
	...

08005718 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005718:	b480      	push	{r7}
 800571a:	b085      	sub	sp, #20
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005726:	b2db      	uxtb	r3, r3
 8005728:	2b01      	cmp	r3, #1
 800572a:	d001      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e03a      	b.n	80057a6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2202      	movs	r2, #2
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	68da      	ldr	r2, [r3, #12]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f042 0201 	orr.w	r2, r2, #1
 8005746:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a18      	ldr	r2, [pc, #96]	; (80057b0 <HAL_TIM_Base_Start_IT+0x98>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d00e      	beq.n	8005770 <HAL_TIM_Base_Start_IT+0x58>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800575a:	d009      	beq.n	8005770 <HAL_TIM_Base_Start_IT+0x58>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a14      	ldr	r2, [pc, #80]	; (80057b4 <HAL_TIM_Base_Start_IT+0x9c>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d004      	beq.n	8005770 <HAL_TIM_Base_Start_IT+0x58>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a13      	ldr	r2, [pc, #76]	; (80057b8 <HAL_TIM_Base_Start_IT+0xa0>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d111      	bne.n	8005794 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f003 0307 	and.w	r3, r3, #7
 800577a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2b06      	cmp	r3, #6
 8005780:	d010      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f042 0201 	orr.w	r2, r2, #1
 8005790:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005792:	e007      	b.n	80057a4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f042 0201 	orr.w	r2, r2, #1
 80057a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3714      	adds	r7, #20
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bc80      	pop	{r7}
 80057ae:	4770      	bx	lr
 80057b0:	40012c00 	.word	0x40012c00
 80057b4:	40000400 	.word	0x40000400
 80057b8:	40000800 	.word	0x40000800

080057bc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68da      	ldr	r2, [r3, #12]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f022 0201 	bic.w	r2, r2, #1
 80057d2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	6a1a      	ldr	r2, [r3, #32]
 80057da:	f241 1311 	movw	r3, #4369	; 0x1111
 80057de:	4013      	ands	r3, r2
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10f      	bne.n	8005804 <HAL_TIM_Base_Stop_IT+0x48>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6a1a      	ldr	r2, [r3, #32]
 80057ea:	f240 4344 	movw	r3, #1092	; 0x444
 80057ee:	4013      	ands	r3, r2
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d107      	bne.n	8005804 <HAL_TIM_Base_Stop_IT+0x48>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f022 0201 	bic.w	r2, r2, #1
 8005802:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800580c:	2300      	movs	r3, #0
}
 800580e:	4618      	mov	r0, r3
 8005810:	370c      	adds	r7, #12
 8005812:	46bd      	mov	sp, r7
 8005814:	bc80      	pop	{r7}
 8005816:	4770      	bx	lr

08005818 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b02      	cmp	r3, #2
 800582c:	d122      	bne.n	8005874 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	f003 0302 	and.w	r3, r3, #2
 8005838:	2b02      	cmp	r3, #2
 800583a:	d11b      	bne.n	8005874 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f06f 0202 	mvn.w	r2, #2
 8005844:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2201      	movs	r2, #1
 800584a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	f003 0303 	and.w	r3, r3, #3
 8005856:	2b00      	cmp	r3, #0
 8005858:	d003      	beq.n	8005862 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 f9ba 	bl	8005bd4 <HAL_TIM_IC_CaptureCallback>
 8005860:	e005      	b.n	800586e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 f9ad 	bl	8005bc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f000 f9bc 	bl	8005be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	f003 0304 	and.w	r3, r3, #4
 800587e:	2b04      	cmp	r3, #4
 8005880:	d122      	bne.n	80058c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	f003 0304 	and.w	r3, r3, #4
 800588c:	2b04      	cmp	r3, #4
 800588e:	d11b      	bne.n	80058c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f06f 0204 	mvn.w	r2, #4
 8005898:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2202      	movs	r2, #2
 800589e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d003      	beq.n	80058b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 f990 	bl	8005bd4 <HAL_TIM_IC_CaptureCallback>
 80058b4:	e005      	b.n	80058c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f983 	bl	8005bc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 f992 	bl	8005be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	691b      	ldr	r3, [r3, #16]
 80058ce:	f003 0308 	and.w	r3, r3, #8
 80058d2:	2b08      	cmp	r3, #8
 80058d4:	d122      	bne.n	800591c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	f003 0308 	and.w	r3, r3, #8
 80058e0:	2b08      	cmp	r3, #8
 80058e2:	d11b      	bne.n	800591c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f06f 0208 	mvn.w	r2, #8
 80058ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2204      	movs	r2, #4
 80058f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	69db      	ldr	r3, [r3, #28]
 80058fa:	f003 0303 	and.w	r3, r3, #3
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d003      	beq.n	800590a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 f966 	bl	8005bd4 <HAL_TIM_IC_CaptureCallback>
 8005908:	e005      	b.n	8005916 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 f959 	bl	8005bc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	f000 f968 	bl	8005be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	f003 0310 	and.w	r3, r3, #16
 8005926:	2b10      	cmp	r3, #16
 8005928:	d122      	bne.n	8005970 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	f003 0310 	and.w	r3, r3, #16
 8005934:	2b10      	cmp	r3, #16
 8005936:	d11b      	bne.n	8005970 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f06f 0210 	mvn.w	r2, #16
 8005940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2208      	movs	r2, #8
 8005946:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	69db      	ldr	r3, [r3, #28]
 800594e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005952:	2b00      	cmp	r3, #0
 8005954:	d003      	beq.n	800595e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 f93c 	bl	8005bd4 <HAL_TIM_IC_CaptureCallback>
 800595c:	e005      	b.n	800596a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 f92f 	bl	8005bc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f000 f93e 	bl	8005be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	2b01      	cmp	r3, #1
 800597c:	d10e      	bne.n	800599c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	2b01      	cmp	r3, #1
 800598a:	d107      	bne.n	800599c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f06f 0201 	mvn.w	r2, #1
 8005994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f90a 	bl	8005bb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	691b      	ldr	r3, [r3, #16]
 80059a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059a6:	2b80      	cmp	r3, #128	; 0x80
 80059a8:	d10e      	bne.n	80059c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059b4:	2b80      	cmp	r3, #128	; 0x80
 80059b6:	d107      	bne.n	80059c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80059c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 fa81 	bl	8005eca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059d2:	2b40      	cmp	r3, #64	; 0x40
 80059d4:	d10e      	bne.n	80059f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e0:	2b40      	cmp	r3, #64	; 0x40
 80059e2:	d107      	bne.n	80059f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80059ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f902 	bl	8005bf8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	f003 0320 	and.w	r3, r3, #32
 80059fe:	2b20      	cmp	r3, #32
 8005a00:	d10e      	bne.n	8005a20 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	f003 0320 	and.w	r3, r3, #32
 8005a0c:	2b20      	cmp	r3, #32
 8005a0e:	d107      	bne.n	8005a20 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f06f 0220 	mvn.w	r2, #32
 8005a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 fa4c 	bl	8005eb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a20:	bf00      	nop
 8005a22:	3708      	adds	r7, #8
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d101      	bne.n	8005a40 <HAL_TIM_ConfigClockSource+0x18>
 8005a3c:	2302      	movs	r3, #2
 8005a3e:	e0b3      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x180>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2202      	movs	r2, #2
 8005a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a5e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a66:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a78:	d03e      	beq.n	8005af8 <HAL_TIM_ConfigClockSource+0xd0>
 8005a7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a7e:	f200 8087 	bhi.w	8005b90 <HAL_TIM_ConfigClockSource+0x168>
 8005a82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a86:	f000 8085 	beq.w	8005b94 <HAL_TIM_ConfigClockSource+0x16c>
 8005a8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a8e:	d87f      	bhi.n	8005b90 <HAL_TIM_ConfigClockSource+0x168>
 8005a90:	2b70      	cmp	r3, #112	; 0x70
 8005a92:	d01a      	beq.n	8005aca <HAL_TIM_ConfigClockSource+0xa2>
 8005a94:	2b70      	cmp	r3, #112	; 0x70
 8005a96:	d87b      	bhi.n	8005b90 <HAL_TIM_ConfigClockSource+0x168>
 8005a98:	2b60      	cmp	r3, #96	; 0x60
 8005a9a:	d050      	beq.n	8005b3e <HAL_TIM_ConfigClockSource+0x116>
 8005a9c:	2b60      	cmp	r3, #96	; 0x60
 8005a9e:	d877      	bhi.n	8005b90 <HAL_TIM_ConfigClockSource+0x168>
 8005aa0:	2b50      	cmp	r3, #80	; 0x50
 8005aa2:	d03c      	beq.n	8005b1e <HAL_TIM_ConfigClockSource+0xf6>
 8005aa4:	2b50      	cmp	r3, #80	; 0x50
 8005aa6:	d873      	bhi.n	8005b90 <HAL_TIM_ConfigClockSource+0x168>
 8005aa8:	2b40      	cmp	r3, #64	; 0x40
 8005aaa:	d058      	beq.n	8005b5e <HAL_TIM_ConfigClockSource+0x136>
 8005aac:	2b40      	cmp	r3, #64	; 0x40
 8005aae:	d86f      	bhi.n	8005b90 <HAL_TIM_ConfigClockSource+0x168>
 8005ab0:	2b30      	cmp	r3, #48	; 0x30
 8005ab2:	d064      	beq.n	8005b7e <HAL_TIM_ConfigClockSource+0x156>
 8005ab4:	2b30      	cmp	r3, #48	; 0x30
 8005ab6:	d86b      	bhi.n	8005b90 <HAL_TIM_ConfigClockSource+0x168>
 8005ab8:	2b20      	cmp	r3, #32
 8005aba:	d060      	beq.n	8005b7e <HAL_TIM_ConfigClockSource+0x156>
 8005abc:	2b20      	cmp	r3, #32
 8005abe:	d867      	bhi.n	8005b90 <HAL_TIM_ConfigClockSource+0x168>
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d05c      	beq.n	8005b7e <HAL_TIM_ConfigClockSource+0x156>
 8005ac4:	2b10      	cmp	r3, #16
 8005ac6:	d05a      	beq.n	8005b7e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005ac8:	e062      	b.n	8005b90 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6818      	ldr	r0, [r3, #0]
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	6899      	ldr	r1, [r3, #8]
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	f000 f970 	bl	8005dbe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005aec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	609a      	str	r2, [r3, #8]
      break;
 8005af6:	e04e      	b.n	8005b96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6818      	ldr	r0, [r3, #0]
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	6899      	ldr	r1, [r3, #8]
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	685a      	ldr	r2, [r3, #4]
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	f000 f959 	bl	8005dbe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689a      	ldr	r2, [r3, #8]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b1a:	609a      	str	r2, [r3, #8]
      break;
 8005b1c:	e03b      	b.n	8005b96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6818      	ldr	r0, [r3, #0]
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	6859      	ldr	r1, [r3, #4]
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	f000 f8d0 	bl	8005cd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2150      	movs	r1, #80	; 0x50
 8005b36:	4618      	mov	r0, r3
 8005b38:	f000 f927 	bl	8005d8a <TIM_ITRx_SetConfig>
      break;
 8005b3c:	e02b      	b.n	8005b96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6818      	ldr	r0, [r3, #0]
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	6859      	ldr	r1, [r3, #4]
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	f000 f8ee 	bl	8005d2c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2160      	movs	r1, #96	; 0x60
 8005b56:	4618      	mov	r0, r3
 8005b58:	f000 f917 	bl	8005d8a <TIM_ITRx_SetConfig>
      break;
 8005b5c:	e01b      	b.n	8005b96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6818      	ldr	r0, [r3, #0]
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	6859      	ldr	r1, [r3, #4]
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	f000 f8b0 	bl	8005cd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2140      	movs	r1, #64	; 0x40
 8005b76:	4618      	mov	r0, r3
 8005b78:	f000 f907 	bl	8005d8a <TIM_ITRx_SetConfig>
      break;
 8005b7c:	e00b      	b.n	8005b96 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4619      	mov	r1, r3
 8005b88:	4610      	mov	r0, r2
 8005b8a:	f000 f8fe 	bl	8005d8a <TIM_ITRx_SetConfig>
        break;
 8005b8e:	e002      	b.n	8005b96 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005b90:	bf00      	nop
 8005b92:	e000      	b.n	8005b96 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005b94:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3710      	adds	r7, #16
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005bb8:	bf00      	nop
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bc80      	pop	{r7}
 8005bc0:	4770      	bx	lr

08005bc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bc2:	b480      	push	{r7}
 8005bc4:	b083      	sub	sp, #12
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bca:	bf00      	nop
 8005bcc:	370c      	adds	r7, #12
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bc80      	pop	{r7}
 8005bd2:	4770      	bx	lr

08005bd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bdc:	bf00      	nop
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bc80      	pop	{r7}
 8005be4:	4770      	bx	lr

08005be6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b083      	sub	sp, #12
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bee:	bf00      	nop
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bc80      	pop	{r7}
 8005bf6:	4770      	bx	lr

08005bf8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c00:	bf00      	nop
 8005c02:	370c      	adds	r7, #12
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bc80      	pop	{r7}
 8005c08:	4770      	bx	lr
	...

08005c0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a29      	ldr	r2, [pc, #164]	; (8005cc4 <TIM_Base_SetConfig+0xb8>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d00b      	beq.n	8005c3c <TIM_Base_SetConfig+0x30>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c2a:	d007      	beq.n	8005c3c <TIM_Base_SetConfig+0x30>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a26      	ldr	r2, [pc, #152]	; (8005cc8 <TIM_Base_SetConfig+0xbc>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d003      	beq.n	8005c3c <TIM_Base_SetConfig+0x30>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a25      	ldr	r2, [pc, #148]	; (8005ccc <TIM_Base_SetConfig+0xc0>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d108      	bne.n	8005c4e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a1c      	ldr	r2, [pc, #112]	; (8005cc4 <TIM_Base_SetConfig+0xb8>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d00b      	beq.n	8005c6e <TIM_Base_SetConfig+0x62>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c5c:	d007      	beq.n	8005c6e <TIM_Base_SetConfig+0x62>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a19      	ldr	r2, [pc, #100]	; (8005cc8 <TIM_Base_SetConfig+0xbc>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d003      	beq.n	8005c6e <TIM_Base_SetConfig+0x62>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a18      	ldr	r2, [pc, #96]	; (8005ccc <TIM_Base_SetConfig+0xc0>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d108      	bne.n	8005c80 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	689a      	ldr	r2, [r3, #8]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a07      	ldr	r2, [pc, #28]	; (8005cc4 <TIM_Base_SetConfig+0xb8>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d103      	bne.n	8005cb4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	691a      	ldr	r2, [r3, #16]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	615a      	str	r2, [r3, #20]
}
 8005cba:	bf00      	nop
 8005cbc:	3714      	adds	r7, #20
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bc80      	pop	{r7}
 8005cc2:	4770      	bx	lr
 8005cc4:	40012c00 	.word	0x40012c00
 8005cc8:	40000400 	.word	0x40000400
 8005ccc:	40000800 	.word	0x40000800

08005cd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b087      	sub	sp, #28
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6a1b      	ldr	r3, [r3, #32]
 8005ce0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	f023 0201 	bic.w	r2, r3, #1
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	011b      	lsls	r3, r3, #4
 8005d00:	693a      	ldr	r2, [r7, #16]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	f023 030a 	bic.w	r3, r3, #10
 8005d0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d0e:	697a      	ldr	r2, [r7, #20]
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	693a      	ldr	r2, [r7, #16]
 8005d1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	621a      	str	r2, [r3, #32]
}
 8005d22:	bf00      	nop
 8005d24:	371c      	adds	r7, #28
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bc80      	pop	{r7}
 8005d2a:	4770      	bx	lr

08005d2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b087      	sub	sp, #28
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	f023 0210 	bic.w	r2, r3, #16
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6a1b      	ldr	r3, [r3, #32]
 8005d4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d56:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	031b      	lsls	r3, r3, #12
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d68:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	011b      	lsls	r3, r3, #4
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	621a      	str	r2, [r3, #32]
}
 8005d80:	bf00      	nop
 8005d82:	371c      	adds	r7, #28
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bc80      	pop	{r7}
 8005d88:	4770      	bx	lr

08005d8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d8a:	b480      	push	{r7}
 8005d8c:	b085      	sub	sp, #20
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
 8005d92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005da0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005da2:	683a      	ldr	r2, [r7, #0]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	f043 0307 	orr.w	r3, r3, #7
 8005dac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	68fa      	ldr	r2, [r7, #12]
 8005db2:	609a      	str	r2, [r3, #8]
}
 8005db4:	bf00      	nop
 8005db6:	3714      	adds	r7, #20
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bc80      	pop	{r7}
 8005dbc:	4770      	bx	lr

08005dbe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dbe:	b480      	push	{r7}
 8005dc0:	b087      	sub	sp, #28
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	60f8      	str	r0, [r7, #12]
 8005dc6:	60b9      	str	r1, [r7, #8]
 8005dc8:	607a      	str	r2, [r7, #4]
 8005dca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005dd8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	021a      	lsls	r2, r3, #8
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	431a      	orrs	r2, r3
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	609a      	str	r2, [r3, #8]
}
 8005df2:	bf00      	nop
 8005df4:	371c      	adds	r7, #28
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bc80      	pop	{r7}
 8005dfa:	4770      	bx	lr

08005dfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b085      	sub	sp, #20
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d101      	bne.n	8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e10:	2302      	movs	r3, #2
 8005e12:	e046      	b.n	8005ea2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2201      	movs	r2, #1
 8005e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2202      	movs	r2, #2
 8005e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a16      	ldr	r2, [pc, #88]	; (8005eac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d00e      	beq.n	8005e76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e60:	d009      	beq.n	8005e76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a12      	ldr	r2, [pc, #72]	; (8005eb0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d004      	beq.n	8005e76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a10      	ldr	r2, [pc, #64]	; (8005eb4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d10c      	bne.n	8005e90 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	68ba      	ldr	r2, [r7, #8]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68ba      	ldr	r2, [r7, #8]
 8005e8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3714      	adds	r7, #20
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bc80      	pop	{r7}
 8005eaa:	4770      	bx	lr
 8005eac:	40012c00 	.word	0x40012c00
 8005eb0:	40000400 	.word	0x40000400
 8005eb4:	40000800 	.word	0x40000800

08005eb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ec0:	bf00      	nop
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bc80      	pop	{r7}
 8005ec8:	4770      	bx	lr

08005eca <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005eca:	b480      	push	{r7}
 8005ecc:	b083      	sub	sp, #12
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ed2:	bf00      	nop
 8005ed4:	370c      	adds	r7, #12
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bc80      	pop	{r7}
 8005eda:	4770      	bx	lr

08005edc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b082      	sub	sp, #8
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e03f      	b.n	8005f6e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d106      	bne.n	8005f08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7fb ffaa 	bl	8001e5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2224      	movs	r2, #36	; 0x24
 8005f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68da      	ldr	r2, [r3, #12]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 fbed 	bl	8006700 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	691a      	ldr	r2, [r3, #16]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	695a      	ldr	r2, [r3, #20]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68da      	ldr	r2, [r3, #12]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2220      	movs	r2, #32
 8005f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2220      	movs	r2, #32
 8005f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3708      	adds	r7, #8
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}

08005f76 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f76:	b480      	push	{r7}
 8005f78:	b085      	sub	sp, #20
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	60f8      	str	r0, [r7, #12]
 8005f7e:	60b9      	str	r1, [r7, #8]
 8005f80:	4613      	mov	r3, r2
 8005f82:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f8a:	b2db      	uxtb	r3, r3
 8005f8c:	2b20      	cmp	r3, #32
 8005f8e:	d130      	bne.n	8005ff2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d002      	beq.n	8005f9c <HAL_UART_Transmit_IT+0x26>
 8005f96:	88fb      	ldrh	r3, [r7, #6]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d101      	bne.n	8005fa0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e029      	b.n	8005ff4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d101      	bne.n	8005fae <HAL_UART_Transmit_IT+0x38>
 8005faa:	2302      	movs	r3, #2
 8005fac:	e022      	b.n	8005ff4 <HAL_UART_Transmit_IT+0x7e>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	68ba      	ldr	r2, [r7, #8]
 8005fba:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	88fa      	ldrh	r2, [r7, #6]
 8005fc0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	88fa      	ldrh	r2, [r7, #6]
 8005fc6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2221      	movs	r2, #33	; 0x21
 8005fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	68da      	ldr	r2, [r3, #12]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005fec:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	e000      	b.n	8005ff4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005ff2:	2302      	movs	r3, #2
  }
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3714      	adds	r7, #20
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bc80      	pop	{r7}
 8005ffc:	4770      	bx	lr

08005ffe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b084      	sub	sp, #16
 8006002:	af00      	add	r7, sp, #0
 8006004:	60f8      	str	r0, [r7, #12]
 8006006:	60b9      	str	r1, [r7, #8]
 8006008:	4613      	mov	r3, r2
 800600a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006012:	b2db      	uxtb	r3, r3
 8006014:	2b20      	cmp	r3, #32
 8006016:	d11d      	bne.n	8006054 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d002      	beq.n	8006024 <HAL_UART_Receive_IT+0x26>
 800601e:	88fb      	ldrh	r3, [r7, #6]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d101      	bne.n	8006028 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e016      	b.n	8006056 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800602e:	2b01      	cmp	r3, #1
 8006030:	d101      	bne.n	8006036 <HAL_UART_Receive_IT+0x38>
 8006032:	2302      	movs	r3, #2
 8006034:	e00f      	b.n	8006056 <HAL_UART_Receive_IT+0x58>
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2201      	movs	r2, #1
 800603a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2200      	movs	r2, #0
 8006042:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006044:	88fb      	ldrh	r3, [r7, #6]
 8006046:	461a      	mov	r2, r3
 8006048:	68b9      	ldr	r1, [r7, #8]
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	f000 f9cf 	bl	80063ee <UART_Start_Receive_IT>
 8006050:	4603      	mov	r3, r0
 8006052:	e000      	b.n	8006056 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006054:	2302      	movs	r3, #2
  }
}
 8006056:	4618      	mov	r0, r3
 8006058:	3710      	adds	r7, #16
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
	...

08006060 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b08a      	sub	sp, #40	; 0x28
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	695b      	ldr	r3, [r3, #20]
 800607e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006080:	2300      	movs	r3, #0
 8006082:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006084:	2300      	movs	r3, #0
 8006086:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608a:	f003 030f 	and.w	r3, r3, #15
 800608e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d10d      	bne.n	80060b2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006098:	f003 0320 	and.w	r3, r3, #32
 800609c:	2b00      	cmp	r3, #0
 800609e:	d008      	beq.n	80060b2 <HAL_UART_IRQHandler+0x52>
 80060a0:	6a3b      	ldr	r3, [r7, #32]
 80060a2:	f003 0320 	and.w	r3, r3, #32
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d003      	beq.n	80060b2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 fa7f 	bl	80065ae <UART_Receive_IT>
      return;
 80060b0:	e17b      	b.n	80063aa <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	f000 80b1 	beq.w	800621c <HAL_UART_IRQHandler+0x1bc>
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	f003 0301 	and.w	r3, r3, #1
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d105      	bne.n	80060d0 <HAL_UART_IRQHandler+0x70>
 80060c4:	6a3b      	ldr	r3, [r7, #32]
 80060c6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	f000 80a6 	beq.w	800621c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80060d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d00a      	beq.n	80060f0 <HAL_UART_IRQHandler+0x90>
 80060da:	6a3b      	ldr	r3, [r7, #32]
 80060dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d005      	beq.n	80060f0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e8:	f043 0201 	orr.w	r2, r3, #1
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f2:	f003 0304 	and.w	r3, r3, #4
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00a      	beq.n	8006110 <HAL_UART_IRQHandler+0xb0>
 80060fa:	69fb      	ldr	r3, [r7, #28]
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	2b00      	cmp	r3, #0
 8006102:	d005      	beq.n	8006110 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006108:	f043 0202 	orr.w	r2, r3, #2
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006112:	f003 0302 	and.w	r3, r3, #2
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00a      	beq.n	8006130 <HAL_UART_IRQHandler+0xd0>
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	f003 0301 	and.w	r3, r3, #1
 8006120:	2b00      	cmp	r3, #0
 8006122:	d005      	beq.n	8006130 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006128:	f043 0204 	orr.w	r2, r3, #4
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006132:	f003 0308 	and.w	r3, r3, #8
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00f      	beq.n	800615a <HAL_UART_IRQHandler+0xfa>
 800613a:	6a3b      	ldr	r3, [r7, #32]
 800613c:	f003 0320 	and.w	r3, r3, #32
 8006140:	2b00      	cmp	r3, #0
 8006142:	d104      	bne.n	800614e <HAL_UART_IRQHandler+0xee>
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	f003 0301 	and.w	r3, r3, #1
 800614a:	2b00      	cmp	r3, #0
 800614c:	d005      	beq.n	800615a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006152:	f043 0208 	orr.w	r2, r3, #8
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800615e:	2b00      	cmp	r3, #0
 8006160:	f000 811e 	beq.w	80063a0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006166:	f003 0320 	and.w	r3, r3, #32
 800616a:	2b00      	cmp	r3, #0
 800616c:	d007      	beq.n	800617e <HAL_UART_IRQHandler+0x11e>
 800616e:	6a3b      	ldr	r3, [r7, #32]
 8006170:	f003 0320 	and.w	r3, r3, #32
 8006174:	2b00      	cmp	r3, #0
 8006176:	d002      	beq.n	800617e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 fa18 	bl	80065ae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	695b      	ldr	r3, [r3, #20]
 8006184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006188:	2b00      	cmp	r3, #0
 800618a:	bf14      	ite	ne
 800618c:	2301      	movne	r3, #1
 800618e:	2300      	moveq	r3, #0
 8006190:	b2db      	uxtb	r3, r3
 8006192:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006198:	f003 0308 	and.w	r3, r3, #8
 800619c:	2b00      	cmp	r3, #0
 800619e:	d102      	bne.n	80061a6 <HAL_UART_IRQHandler+0x146>
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d031      	beq.n	800620a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 f95a 	bl	8006460 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	695b      	ldr	r3, [r3, #20]
 80061b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d023      	beq.n	8006202 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	695a      	ldr	r2, [r3, #20]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061c8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d013      	beq.n	80061fa <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d6:	4a76      	ldr	r2, [pc, #472]	; (80063b0 <HAL_UART_IRQHandler+0x350>)
 80061d8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061de:	4618      	mov	r0, r3
 80061e0:	f7fd fa10 	bl	8003604 <HAL_DMA_Abort_IT>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d016      	beq.n	8006218 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80061f4:	4610      	mov	r0, r2
 80061f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061f8:	e00e      	b.n	8006218 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 f8e3 	bl	80063c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006200:	e00a      	b.n	8006218 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 f8df 	bl	80063c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006208:	e006      	b.n	8006218 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 f8db 	bl	80063c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006216:	e0c3      	b.n	80063a0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006218:	bf00      	nop
    return;
 800621a:	e0c1      	b.n	80063a0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006220:	2b01      	cmp	r3, #1
 8006222:	f040 80a1 	bne.w	8006368 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006228:	f003 0310 	and.w	r3, r3, #16
 800622c:	2b00      	cmp	r3, #0
 800622e:	f000 809b 	beq.w	8006368 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006232:	6a3b      	ldr	r3, [r7, #32]
 8006234:	f003 0310 	and.w	r3, r3, #16
 8006238:	2b00      	cmp	r3, #0
 800623a:	f000 8095 	beq.w	8006368 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800623e:	2300      	movs	r3, #0
 8006240:	60fb      	str	r3, [r7, #12]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	60fb      	str	r3, [r7, #12]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	60fb      	str	r3, [r7, #12]
 8006252:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	695b      	ldr	r3, [r3, #20]
 800625a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800625e:	2b00      	cmp	r3, #0
 8006260:	d04e      	beq.n	8006300 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800626c:	8a3b      	ldrh	r3, [r7, #16]
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 8098 	beq.w	80063a4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006278:	8a3a      	ldrh	r2, [r7, #16]
 800627a:	429a      	cmp	r2, r3
 800627c:	f080 8092 	bcs.w	80063a4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	8a3a      	ldrh	r2, [r7, #16]
 8006284:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800628a:	699b      	ldr	r3, [r3, #24]
 800628c:	2b20      	cmp	r3, #32
 800628e:	d02b      	beq.n	80062e8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68da      	ldr	r2, [r3, #12]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800629e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	695a      	ldr	r2, [r3, #20]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f022 0201 	bic.w	r2, r2, #1
 80062ae:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	695a      	ldr	r2, [r3, #20]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062be:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2220      	movs	r2, #32
 80062c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68da      	ldr	r2, [r3, #12]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f022 0210 	bic.w	r2, r2, #16
 80062dc:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e2:	4618      	mov	r0, r3
 80062e4:	f7fd f953 	bl	800358e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	4619      	mov	r1, r3
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f000 f86d 	bl	80063d8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80062fe:	e051      	b.n	80063a4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006308:	b29b      	uxth	r3, r3
 800630a:	1ad3      	subs	r3, r2, r3
 800630c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006312:	b29b      	uxth	r3, r3
 8006314:	2b00      	cmp	r3, #0
 8006316:	d047      	beq.n	80063a8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006318:	8a7b      	ldrh	r3, [r7, #18]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d044      	beq.n	80063a8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68da      	ldr	r2, [r3, #12]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800632c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	695a      	ldr	r2, [r3, #20]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f022 0201 	bic.w	r2, r2, #1
 800633c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2220      	movs	r2, #32
 8006342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	68da      	ldr	r2, [r3, #12]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f022 0210 	bic.w	r2, r2, #16
 800635a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800635c:	8a7b      	ldrh	r3, [r7, #18]
 800635e:	4619      	mov	r1, r3
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f000 f839 	bl	80063d8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006366:	e01f      	b.n	80063a8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800636a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800636e:	2b00      	cmp	r3, #0
 8006370:	d008      	beq.n	8006384 <HAL_UART_IRQHandler+0x324>
 8006372:	6a3b      	ldr	r3, [r7, #32]
 8006374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006378:	2b00      	cmp	r3, #0
 800637a:	d003      	beq.n	8006384 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 f8af 	bl	80064e0 <UART_Transmit_IT>
    return;
 8006382:	e012      	b.n	80063aa <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00d      	beq.n	80063aa <HAL_UART_IRQHandler+0x34a>
 800638e:	6a3b      	ldr	r3, [r7, #32]
 8006390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006394:	2b00      	cmp	r3, #0
 8006396:	d008      	beq.n	80063aa <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f8f0 	bl	800657e <UART_EndTransmit_IT>
    return;
 800639e:	e004      	b.n	80063aa <HAL_UART_IRQHandler+0x34a>
    return;
 80063a0:	bf00      	nop
 80063a2:	e002      	b.n	80063aa <HAL_UART_IRQHandler+0x34a>
      return;
 80063a4:	bf00      	nop
 80063a6:	e000      	b.n	80063aa <HAL_UART_IRQHandler+0x34a>
      return;
 80063a8:	bf00      	nop
  }
}
 80063aa:	3728      	adds	r7, #40	; 0x28
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}
 80063b0:	080064b9 	.word	0x080064b9

080063b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bc80      	pop	{r7}
 80063c4:	4770      	bx	lr

080063c6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80063c6:	b480      	push	{r7}
 80063c8:	b083      	sub	sp, #12
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80063ce:	bf00      	nop
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bc80      	pop	{r7}
 80063d6:	4770      	bx	lr

080063d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80063d8:	b480      	push	{r7}
 80063da:	b083      	sub	sp, #12
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	460b      	mov	r3, r1
 80063e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bc80      	pop	{r7}
 80063ec:	4770      	bx	lr

080063ee <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b085      	sub	sp, #20
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	60f8      	str	r0, [r7, #12]
 80063f6:	60b9      	str	r1, [r7, #8]
 80063f8:	4613      	mov	r3, r2
 80063fa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	68ba      	ldr	r2, [r7, #8]
 8006400:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	88fa      	ldrh	r2, [r7, #6]
 8006406:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	88fa      	ldrh	r2, [r7, #6]
 800640c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2222      	movs	r2, #34	; 0x22
 8006418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68da      	ldr	r2, [r3, #12]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006432:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	695a      	ldr	r2, [r3, #20]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f042 0201 	orr.w	r2, r2, #1
 8006442:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68da      	ldr	r2, [r3, #12]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f042 0220 	orr.w	r2, r2, #32
 8006452:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	3714      	adds	r7, #20
 800645a:	46bd      	mov	sp, r7
 800645c:	bc80      	pop	{r7}
 800645e:	4770      	bx	lr

08006460 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68da      	ldr	r2, [r3, #12]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006476:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	695a      	ldr	r2, [r3, #20]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f022 0201 	bic.w	r2, r2, #1
 8006486:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800648c:	2b01      	cmp	r3, #1
 800648e:	d107      	bne.n	80064a0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68da      	ldr	r2, [r3, #12]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f022 0210 	bic.w	r2, r2, #16
 800649e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064ae:	bf00      	nop
 80064b0:	370c      	adds	r7, #12
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bc80      	pop	{r7}
 80064b6:	4770      	bx	lr

080064b8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064d2:	68f8      	ldr	r0, [r7, #12]
 80064d4:	f7ff ff77 	bl	80063c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064d8:	bf00      	nop
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b085      	sub	sp, #20
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	2b21      	cmp	r3, #33	; 0x21
 80064f2:	d13e      	bne.n	8006572 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064fc:	d114      	bne.n	8006528 <UART_Transmit_IT+0x48>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d110      	bne.n	8006528 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6a1b      	ldr	r3, [r3, #32]
 800650a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	881b      	ldrh	r3, [r3, #0]
 8006510:	461a      	mov	r2, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800651a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a1b      	ldr	r3, [r3, #32]
 8006520:	1c9a      	adds	r2, r3, #2
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	621a      	str	r2, [r3, #32]
 8006526:	e008      	b.n	800653a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a1b      	ldr	r3, [r3, #32]
 800652c:	1c59      	adds	r1, r3, #1
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	6211      	str	r1, [r2, #32]
 8006532:	781a      	ldrb	r2, [r3, #0]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800653e:	b29b      	uxth	r3, r3
 8006540:	3b01      	subs	r3, #1
 8006542:	b29b      	uxth	r3, r3
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	4619      	mov	r1, r3
 8006548:	84d1      	strh	r1, [r2, #38]	; 0x26
 800654a:	2b00      	cmp	r3, #0
 800654c:	d10f      	bne.n	800656e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68da      	ldr	r2, [r3, #12]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800655c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68da      	ldr	r2, [r3, #12]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800656c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800656e:	2300      	movs	r3, #0
 8006570:	e000      	b.n	8006574 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006572:	2302      	movs	r3, #2
  }
}
 8006574:	4618      	mov	r0, r3
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	bc80      	pop	{r7}
 800657c:	4770      	bx	lr

0800657e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b082      	sub	sp, #8
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	68da      	ldr	r2, [r3, #12]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006594:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2220      	movs	r2, #32
 800659a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7ff ff08 	bl	80063b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065a4:	2300      	movs	r3, #0
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3708      	adds	r7, #8
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}

080065ae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065ae:	b580      	push	{r7, lr}
 80065b0:	b086      	sub	sp, #24
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b22      	cmp	r3, #34	; 0x22
 80065c0:	f040 8099 	bne.w	80066f6 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065cc:	d117      	bne.n	80065fe <UART_Receive_IT+0x50>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d113      	bne.n	80065fe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80065d6:	2300      	movs	r3, #0
 80065d8:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065de:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f6:	1c9a      	adds	r2, r3, #2
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	629a      	str	r2, [r3, #40]	; 0x28
 80065fc:	e026      	b.n	800664c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006602:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006604:	2300      	movs	r3, #0
 8006606:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006610:	d007      	beq.n	8006622 <UART_Receive_IT+0x74>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d10a      	bne.n	8006630 <UART_Receive_IT+0x82>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d106      	bne.n	8006630 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	b2da      	uxtb	r2, r3
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	701a      	strb	r2, [r3, #0]
 800662e:	e008      	b.n	8006642 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	b2db      	uxtb	r3, r3
 8006638:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800663c:	b2da      	uxtb	r2, r3
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006646:	1c5a      	adds	r2, r3, #1
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006650:	b29b      	uxth	r3, r3
 8006652:	3b01      	subs	r3, #1
 8006654:	b29b      	uxth	r3, r3
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	4619      	mov	r1, r3
 800665a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800665c:	2b00      	cmp	r3, #0
 800665e:	d148      	bne.n	80066f2 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68da      	ldr	r2, [r3, #12]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f022 0220 	bic.w	r2, r2, #32
 800666e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68da      	ldr	r2, [r3, #12]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800667e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695a      	ldr	r2, [r3, #20]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f022 0201 	bic.w	r2, r2, #1
 800668e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2220      	movs	r2, #32
 8006694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800669c:	2b01      	cmp	r3, #1
 800669e:	d123      	bne.n	80066e8 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f022 0210 	bic.w	r2, r2, #16
 80066b4:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f003 0310 	and.w	r3, r3, #16
 80066c0:	2b10      	cmp	r3, #16
 80066c2:	d10a      	bne.n	80066da <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066c4:	2300      	movs	r3, #0
 80066c6:	60fb      	str	r3, [r7, #12]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60fb      	str	r3, [r7, #12]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	60fb      	str	r3, [r7, #12]
 80066d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80066de:	4619      	mov	r1, r3
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f7ff fe79 	bl	80063d8 <HAL_UARTEx_RxEventCallback>
 80066e6:	e002      	b.n	80066ee <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f7fb fa97 	bl	8001c1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80066ee:	2300      	movs	r3, #0
 80066f0:	e002      	b.n	80066f8 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80066f2:	2300      	movs	r3, #0
 80066f4:	e000      	b.n	80066f8 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80066f6:	2302      	movs	r3, #2
  }
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3718      	adds	r7, #24
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b084      	sub	sp, #16
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	68da      	ldr	r2, [r3, #12]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	430a      	orrs	r2, r1
 800671c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	689a      	ldr	r2, [r3, #8]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	431a      	orrs	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	695b      	ldr	r3, [r3, #20]
 800672c:	4313      	orrs	r3, r2
 800672e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800673a:	f023 030c 	bic.w	r3, r3, #12
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	6812      	ldr	r2, [r2, #0]
 8006742:	68b9      	ldr	r1, [r7, #8]
 8006744:	430b      	orrs	r3, r1
 8006746:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	695b      	ldr	r3, [r3, #20]
 800674e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	699a      	ldr	r2, [r3, #24]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	430a      	orrs	r2, r1
 800675c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a2c      	ldr	r2, [pc, #176]	; (8006814 <UART_SetConfig+0x114>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d103      	bne.n	8006770 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006768:	f7fe f9e8 	bl	8004b3c <HAL_RCC_GetPCLK2Freq>
 800676c:	60f8      	str	r0, [r7, #12]
 800676e:	e002      	b.n	8006776 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006770:	f7fe f9d0 	bl	8004b14 <HAL_RCC_GetPCLK1Freq>
 8006774:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006776:	68fa      	ldr	r2, [r7, #12]
 8006778:	4613      	mov	r3, r2
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	4413      	add	r3, r2
 800677e:	009a      	lsls	r2, r3, #2
 8006780:	441a      	add	r2, r3
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	fbb2 f3f3 	udiv	r3, r2, r3
 800678c:	4a22      	ldr	r2, [pc, #136]	; (8006818 <UART_SetConfig+0x118>)
 800678e:	fba2 2303 	umull	r2, r3, r2, r3
 8006792:	095b      	lsrs	r3, r3, #5
 8006794:	0119      	lsls	r1, r3, #4
 8006796:	68fa      	ldr	r2, [r7, #12]
 8006798:	4613      	mov	r3, r2
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	4413      	add	r3, r2
 800679e:	009a      	lsls	r2, r3, #2
 80067a0:	441a      	add	r2, r3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80067ac:	4b1a      	ldr	r3, [pc, #104]	; (8006818 <UART_SetConfig+0x118>)
 80067ae:	fba3 0302 	umull	r0, r3, r3, r2
 80067b2:	095b      	lsrs	r3, r3, #5
 80067b4:	2064      	movs	r0, #100	; 0x64
 80067b6:	fb00 f303 	mul.w	r3, r0, r3
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	011b      	lsls	r3, r3, #4
 80067be:	3332      	adds	r3, #50	; 0x32
 80067c0:	4a15      	ldr	r2, [pc, #84]	; (8006818 <UART_SetConfig+0x118>)
 80067c2:	fba2 2303 	umull	r2, r3, r2, r3
 80067c6:	095b      	lsrs	r3, r3, #5
 80067c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80067cc:	4419      	add	r1, r3
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	4613      	mov	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4413      	add	r3, r2
 80067d6:	009a      	lsls	r2, r3, #2
 80067d8:	441a      	add	r2, r3
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80067e4:	4b0c      	ldr	r3, [pc, #48]	; (8006818 <UART_SetConfig+0x118>)
 80067e6:	fba3 0302 	umull	r0, r3, r3, r2
 80067ea:	095b      	lsrs	r3, r3, #5
 80067ec:	2064      	movs	r0, #100	; 0x64
 80067ee:	fb00 f303 	mul.w	r3, r0, r3
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	011b      	lsls	r3, r3, #4
 80067f6:	3332      	adds	r3, #50	; 0x32
 80067f8:	4a07      	ldr	r2, [pc, #28]	; (8006818 <UART_SetConfig+0x118>)
 80067fa:	fba2 2303 	umull	r2, r3, r2, r3
 80067fe:	095b      	lsrs	r3, r3, #5
 8006800:	f003 020f 	and.w	r2, r3, #15
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	440a      	add	r2, r1
 800680a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800680c:	bf00      	nop
 800680e:	3710      	adds	r7, #16
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}
 8006814:	40013800 	.word	0x40013800
 8006818:	51eb851f 	.word	0x51eb851f

0800681c <__errno>:
 800681c:	4b01      	ldr	r3, [pc, #4]	; (8006824 <__errno+0x8>)
 800681e:	6818      	ldr	r0, [r3, #0]
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	20000048 	.word	0x20000048

08006828 <__libc_init_array>:
 8006828:	b570      	push	{r4, r5, r6, lr}
 800682a:	2600      	movs	r6, #0
 800682c:	4d0c      	ldr	r5, [pc, #48]	; (8006860 <__libc_init_array+0x38>)
 800682e:	4c0d      	ldr	r4, [pc, #52]	; (8006864 <__libc_init_array+0x3c>)
 8006830:	1b64      	subs	r4, r4, r5
 8006832:	10a4      	asrs	r4, r4, #2
 8006834:	42a6      	cmp	r6, r4
 8006836:	d109      	bne.n	800684c <__libc_init_array+0x24>
 8006838:	f000 fce2 	bl	8007200 <_init>
 800683c:	2600      	movs	r6, #0
 800683e:	4d0a      	ldr	r5, [pc, #40]	; (8006868 <__libc_init_array+0x40>)
 8006840:	4c0a      	ldr	r4, [pc, #40]	; (800686c <__libc_init_array+0x44>)
 8006842:	1b64      	subs	r4, r4, r5
 8006844:	10a4      	asrs	r4, r4, #2
 8006846:	42a6      	cmp	r6, r4
 8006848:	d105      	bne.n	8006856 <__libc_init_array+0x2e>
 800684a:	bd70      	pop	{r4, r5, r6, pc}
 800684c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006850:	4798      	blx	r3
 8006852:	3601      	adds	r6, #1
 8006854:	e7ee      	b.n	8006834 <__libc_init_array+0xc>
 8006856:	f855 3b04 	ldr.w	r3, [r5], #4
 800685a:	4798      	blx	r3
 800685c:	3601      	adds	r6, #1
 800685e:	e7f2      	b.n	8006846 <__libc_init_array+0x1e>
 8006860:	08007b30 	.word	0x08007b30
 8006864:	08007b30 	.word	0x08007b30
 8006868:	08007b30 	.word	0x08007b30
 800686c:	08007b34 	.word	0x08007b34

08006870 <__itoa>:
 8006870:	1e93      	subs	r3, r2, #2
 8006872:	2b22      	cmp	r3, #34	; 0x22
 8006874:	b510      	push	{r4, lr}
 8006876:	460c      	mov	r4, r1
 8006878:	d904      	bls.n	8006884 <__itoa+0x14>
 800687a:	2300      	movs	r3, #0
 800687c:	461c      	mov	r4, r3
 800687e:	700b      	strb	r3, [r1, #0]
 8006880:	4620      	mov	r0, r4
 8006882:	bd10      	pop	{r4, pc}
 8006884:	2a0a      	cmp	r2, #10
 8006886:	d109      	bne.n	800689c <__itoa+0x2c>
 8006888:	2800      	cmp	r0, #0
 800688a:	da07      	bge.n	800689c <__itoa+0x2c>
 800688c:	232d      	movs	r3, #45	; 0x2d
 800688e:	700b      	strb	r3, [r1, #0]
 8006890:	2101      	movs	r1, #1
 8006892:	4240      	negs	r0, r0
 8006894:	4421      	add	r1, r4
 8006896:	f000 f91b 	bl	8006ad0 <__utoa>
 800689a:	e7f1      	b.n	8006880 <__itoa+0x10>
 800689c:	2100      	movs	r1, #0
 800689e:	e7f9      	b.n	8006894 <__itoa+0x24>

080068a0 <itoa>:
 80068a0:	f7ff bfe6 	b.w	8006870 <__itoa>

080068a4 <memcpy>:
 80068a4:	440a      	add	r2, r1
 80068a6:	4291      	cmp	r1, r2
 80068a8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80068ac:	d100      	bne.n	80068b0 <memcpy+0xc>
 80068ae:	4770      	bx	lr
 80068b0:	b510      	push	{r4, lr}
 80068b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068b6:	4291      	cmp	r1, r2
 80068b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068bc:	d1f9      	bne.n	80068b2 <memcpy+0xe>
 80068be:	bd10      	pop	{r4, pc}

080068c0 <memset>:
 80068c0:	4603      	mov	r3, r0
 80068c2:	4402      	add	r2, r0
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d100      	bne.n	80068ca <memset+0xa>
 80068c8:	4770      	bx	lr
 80068ca:	f803 1b01 	strb.w	r1, [r3], #1
 80068ce:	e7f9      	b.n	80068c4 <memset+0x4>

080068d0 <_free_r>:
 80068d0:	b538      	push	{r3, r4, r5, lr}
 80068d2:	4605      	mov	r5, r0
 80068d4:	2900      	cmp	r1, #0
 80068d6:	d043      	beq.n	8006960 <_free_r+0x90>
 80068d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068dc:	1f0c      	subs	r4, r1, #4
 80068de:	2b00      	cmp	r3, #0
 80068e0:	bfb8      	it	lt
 80068e2:	18e4      	addlt	r4, r4, r3
 80068e4:	f000 f936 	bl	8006b54 <__malloc_lock>
 80068e8:	4a1e      	ldr	r2, [pc, #120]	; (8006964 <_free_r+0x94>)
 80068ea:	6813      	ldr	r3, [r2, #0]
 80068ec:	4610      	mov	r0, r2
 80068ee:	b933      	cbnz	r3, 80068fe <_free_r+0x2e>
 80068f0:	6063      	str	r3, [r4, #4]
 80068f2:	6014      	str	r4, [r2, #0]
 80068f4:	4628      	mov	r0, r5
 80068f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068fa:	f000 b931 	b.w	8006b60 <__malloc_unlock>
 80068fe:	42a3      	cmp	r3, r4
 8006900:	d90a      	bls.n	8006918 <_free_r+0x48>
 8006902:	6821      	ldr	r1, [r4, #0]
 8006904:	1862      	adds	r2, r4, r1
 8006906:	4293      	cmp	r3, r2
 8006908:	bf01      	itttt	eq
 800690a:	681a      	ldreq	r2, [r3, #0]
 800690c:	685b      	ldreq	r3, [r3, #4]
 800690e:	1852      	addeq	r2, r2, r1
 8006910:	6022      	streq	r2, [r4, #0]
 8006912:	6063      	str	r3, [r4, #4]
 8006914:	6004      	str	r4, [r0, #0]
 8006916:	e7ed      	b.n	80068f4 <_free_r+0x24>
 8006918:	461a      	mov	r2, r3
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	b10b      	cbz	r3, 8006922 <_free_r+0x52>
 800691e:	42a3      	cmp	r3, r4
 8006920:	d9fa      	bls.n	8006918 <_free_r+0x48>
 8006922:	6811      	ldr	r1, [r2, #0]
 8006924:	1850      	adds	r0, r2, r1
 8006926:	42a0      	cmp	r0, r4
 8006928:	d10b      	bne.n	8006942 <_free_r+0x72>
 800692a:	6820      	ldr	r0, [r4, #0]
 800692c:	4401      	add	r1, r0
 800692e:	1850      	adds	r0, r2, r1
 8006930:	4283      	cmp	r3, r0
 8006932:	6011      	str	r1, [r2, #0]
 8006934:	d1de      	bne.n	80068f4 <_free_r+0x24>
 8006936:	6818      	ldr	r0, [r3, #0]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	4401      	add	r1, r0
 800693c:	6011      	str	r1, [r2, #0]
 800693e:	6053      	str	r3, [r2, #4]
 8006940:	e7d8      	b.n	80068f4 <_free_r+0x24>
 8006942:	d902      	bls.n	800694a <_free_r+0x7a>
 8006944:	230c      	movs	r3, #12
 8006946:	602b      	str	r3, [r5, #0]
 8006948:	e7d4      	b.n	80068f4 <_free_r+0x24>
 800694a:	6820      	ldr	r0, [r4, #0]
 800694c:	1821      	adds	r1, r4, r0
 800694e:	428b      	cmp	r3, r1
 8006950:	bf01      	itttt	eq
 8006952:	6819      	ldreq	r1, [r3, #0]
 8006954:	685b      	ldreq	r3, [r3, #4]
 8006956:	1809      	addeq	r1, r1, r0
 8006958:	6021      	streq	r1, [r4, #0]
 800695a:	6063      	str	r3, [r4, #4]
 800695c:	6054      	str	r4, [r2, #4]
 800695e:	e7c9      	b.n	80068f4 <_free_r+0x24>
 8006960:	bd38      	pop	{r3, r4, r5, pc}
 8006962:	bf00      	nop
 8006964:	200005ac 	.word	0x200005ac

08006968 <_malloc_r>:
 8006968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800696a:	1ccd      	adds	r5, r1, #3
 800696c:	f025 0503 	bic.w	r5, r5, #3
 8006970:	3508      	adds	r5, #8
 8006972:	2d0c      	cmp	r5, #12
 8006974:	bf38      	it	cc
 8006976:	250c      	movcc	r5, #12
 8006978:	2d00      	cmp	r5, #0
 800697a:	4606      	mov	r6, r0
 800697c:	db01      	blt.n	8006982 <_malloc_r+0x1a>
 800697e:	42a9      	cmp	r1, r5
 8006980:	d903      	bls.n	800698a <_malloc_r+0x22>
 8006982:	230c      	movs	r3, #12
 8006984:	6033      	str	r3, [r6, #0]
 8006986:	2000      	movs	r0, #0
 8006988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800698a:	f000 f8e3 	bl	8006b54 <__malloc_lock>
 800698e:	4921      	ldr	r1, [pc, #132]	; (8006a14 <_malloc_r+0xac>)
 8006990:	680a      	ldr	r2, [r1, #0]
 8006992:	4614      	mov	r4, r2
 8006994:	b99c      	cbnz	r4, 80069be <_malloc_r+0x56>
 8006996:	4f20      	ldr	r7, [pc, #128]	; (8006a18 <_malloc_r+0xb0>)
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	b923      	cbnz	r3, 80069a6 <_malloc_r+0x3e>
 800699c:	4621      	mov	r1, r4
 800699e:	4630      	mov	r0, r6
 80069a0:	f000 f83c 	bl	8006a1c <_sbrk_r>
 80069a4:	6038      	str	r0, [r7, #0]
 80069a6:	4629      	mov	r1, r5
 80069a8:	4630      	mov	r0, r6
 80069aa:	f000 f837 	bl	8006a1c <_sbrk_r>
 80069ae:	1c43      	adds	r3, r0, #1
 80069b0:	d123      	bne.n	80069fa <_malloc_r+0x92>
 80069b2:	230c      	movs	r3, #12
 80069b4:	4630      	mov	r0, r6
 80069b6:	6033      	str	r3, [r6, #0]
 80069b8:	f000 f8d2 	bl	8006b60 <__malloc_unlock>
 80069bc:	e7e3      	b.n	8006986 <_malloc_r+0x1e>
 80069be:	6823      	ldr	r3, [r4, #0]
 80069c0:	1b5b      	subs	r3, r3, r5
 80069c2:	d417      	bmi.n	80069f4 <_malloc_r+0x8c>
 80069c4:	2b0b      	cmp	r3, #11
 80069c6:	d903      	bls.n	80069d0 <_malloc_r+0x68>
 80069c8:	6023      	str	r3, [r4, #0]
 80069ca:	441c      	add	r4, r3
 80069cc:	6025      	str	r5, [r4, #0]
 80069ce:	e004      	b.n	80069da <_malloc_r+0x72>
 80069d0:	6863      	ldr	r3, [r4, #4]
 80069d2:	42a2      	cmp	r2, r4
 80069d4:	bf0c      	ite	eq
 80069d6:	600b      	streq	r3, [r1, #0]
 80069d8:	6053      	strne	r3, [r2, #4]
 80069da:	4630      	mov	r0, r6
 80069dc:	f000 f8c0 	bl	8006b60 <__malloc_unlock>
 80069e0:	f104 000b 	add.w	r0, r4, #11
 80069e4:	1d23      	adds	r3, r4, #4
 80069e6:	f020 0007 	bic.w	r0, r0, #7
 80069ea:	1ac2      	subs	r2, r0, r3
 80069ec:	d0cc      	beq.n	8006988 <_malloc_r+0x20>
 80069ee:	1a1b      	subs	r3, r3, r0
 80069f0:	50a3      	str	r3, [r4, r2]
 80069f2:	e7c9      	b.n	8006988 <_malloc_r+0x20>
 80069f4:	4622      	mov	r2, r4
 80069f6:	6864      	ldr	r4, [r4, #4]
 80069f8:	e7cc      	b.n	8006994 <_malloc_r+0x2c>
 80069fa:	1cc4      	adds	r4, r0, #3
 80069fc:	f024 0403 	bic.w	r4, r4, #3
 8006a00:	42a0      	cmp	r0, r4
 8006a02:	d0e3      	beq.n	80069cc <_malloc_r+0x64>
 8006a04:	1a21      	subs	r1, r4, r0
 8006a06:	4630      	mov	r0, r6
 8006a08:	f000 f808 	bl	8006a1c <_sbrk_r>
 8006a0c:	3001      	adds	r0, #1
 8006a0e:	d1dd      	bne.n	80069cc <_malloc_r+0x64>
 8006a10:	e7cf      	b.n	80069b2 <_malloc_r+0x4a>
 8006a12:	bf00      	nop
 8006a14:	200005ac 	.word	0x200005ac
 8006a18:	200005b0 	.word	0x200005b0

08006a1c <_sbrk_r>:
 8006a1c:	b538      	push	{r3, r4, r5, lr}
 8006a1e:	2300      	movs	r3, #0
 8006a20:	4d05      	ldr	r5, [pc, #20]	; (8006a38 <_sbrk_r+0x1c>)
 8006a22:	4604      	mov	r4, r0
 8006a24:	4608      	mov	r0, r1
 8006a26:	602b      	str	r3, [r5, #0]
 8006a28:	f7fb fbd0 	bl	80021cc <_sbrk>
 8006a2c:	1c43      	adds	r3, r0, #1
 8006a2e:	d102      	bne.n	8006a36 <_sbrk_r+0x1a>
 8006a30:	682b      	ldr	r3, [r5, #0]
 8006a32:	b103      	cbz	r3, 8006a36 <_sbrk_r+0x1a>
 8006a34:	6023      	str	r3, [r4, #0]
 8006a36:	bd38      	pop	{r3, r4, r5, pc}
 8006a38:	200008c0 	.word	0x200008c0

08006a3c <siprintf>:
 8006a3c:	b40e      	push	{r1, r2, r3}
 8006a3e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006a42:	b500      	push	{lr}
 8006a44:	b09c      	sub	sp, #112	; 0x70
 8006a46:	ab1d      	add	r3, sp, #116	; 0x74
 8006a48:	9002      	str	r0, [sp, #8]
 8006a4a:	9006      	str	r0, [sp, #24]
 8006a4c:	9107      	str	r1, [sp, #28]
 8006a4e:	9104      	str	r1, [sp, #16]
 8006a50:	4808      	ldr	r0, [pc, #32]	; (8006a74 <siprintf+0x38>)
 8006a52:	4909      	ldr	r1, [pc, #36]	; (8006a78 <siprintf+0x3c>)
 8006a54:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a58:	9105      	str	r1, [sp, #20]
 8006a5a:	6800      	ldr	r0, [r0, #0]
 8006a5c:	a902      	add	r1, sp, #8
 8006a5e:	9301      	str	r3, [sp, #4]
 8006a60:	f000 f8e0 	bl	8006c24 <_svfiprintf_r>
 8006a64:	2200      	movs	r2, #0
 8006a66:	9b02      	ldr	r3, [sp, #8]
 8006a68:	701a      	strb	r2, [r3, #0]
 8006a6a:	b01c      	add	sp, #112	; 0x70
 8006a6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a70:	b003      	add	sp, #12
 8006a72:	4770      	bx	lr
 8006a74:	20000048 	.word	0x20000048
 8006a78:	ffff0208 	.word	0xffff0208

08006a7c <strcat>:
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	b510      	push	{r4, lr}
 8006a80:	7814      	ldrb	r4, [r2, #0]
 8006a82:	4613      	mov	r3, r2
 8006a84:	3201      	adds	r2, #1
 8006a86:	2c00      	cmp	r4, #0
 8006a88:	d1fa      	bne.n	8006a80 <strcat+0x4>
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a90:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a94:	2a00      	cmp	r2, #0
 8006a96:	d1f9      	bne.n	8006a8c <strcat+0x10>
 8006a98:	bd10      	pop	{r4, pc}

08006a9a <strcpy>:
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006aa0:	f803 2b01 	strb.w	r2, [r3], #1
 8006aa4:	2a00      	cmp	r2, #0
 8006aa6:	d1f9      	bne.n	8006a9c <strcpy+0x2>
 8006aa8:	4770      	bx	lr

08006aaa <strncpy>:
 8006aaa:	4603      	mov	r3, r0
 8006aac:	b510      	push	{r4, lr}
 8006aae:	3901      	subs	r1, #1
 8006ab0:	b132      	cbz	r2, 8006ac0 <strncpy+0x16>
 8006ab2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006ab6:	3a01      	subs	r2, #1
 8006ab8:	f803 4b01 	strb.w	r4, [r3], #1
 8006abc:	2c00      	cmp	r4, #0
 8006abe:	d1f7      	bne.n	8006ab0 <strncpy+0x6>
 8006ac0:	2100      	movs	r1, #0
 8006ac2:	441a      	add	r2, r3
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d100      	bne.n	8006aca <strncpy+0x20>
 8006ac8:	bd10      	pop	{r4, pc}
 8006aca:	f803 1b01 	strb.w	r1, [r3], #1
 8006ace:	e7f9      	b.n	8006ac4 <strncpy+0x1a>

08006ad0 <__utoa>:
 8006ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ad2:	b08b      	sub	sp, #44	; 0x2c
 8006ad4:	4605      	mov	r5, r0
 8006ad6:	460b      	mov	r3, r1
 8006ad8:	466e      	mov	r6, sp
 8006ada:	4c1d      	ldr	r4, [pc, #116]	; (8006b50 <__utoa+0x80>)
 8006adc:	f104 0c20 	add.w	ip, r4, #32
 8006ae0:	4637      	mov	r7, r6
 8006ae2:	6820      	ldr	r0, [r4, #0]
 8006ae4:	6861      	ldr	r1, [r4, #4]
 8006ae6:	3408      	adds	r4, #8
 8006ae8:	c703      	stmia	r7!, {r0, r1}
 8006aea:	4564      	cmp	r4, ip
 8006aec:	463e      	mov	r6, r7
 8006aee:	d1f7      	bne.n	8006ae0 <__utoa+0x10>
 8006af0:	7921      	ldrb	r1, [r4, #4]
 8006af2:	6820      	ldr	r0, [r4, #0]
 8006af4:	7139      	strb	r1, [r7, #4]
 8006af6:	1e91      	subs	r1, r2, #2
 8006af8:	2922      	cmp	r1, #34	; 0x22
 8006afa:	6038      	str	r0, [r7, #0]
 8006afc:	f04f 0100 	mov.w	r1, #0
 8006b00:	d904      	bls.n	8006b0c <__utoa+0x3c>
 8006b02:	7019      	strb	r1, [r3, #0]
 8006b04:	460b      	mov	r3, r1
 8006b06:	4618      	mov	r0, r3
 8006b08:	b00b      	add	sp, #44	; 0x2c
 8006b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b0c:	1e58      	subs	r0, r3, #1
 8006b0e:	4684      	mov	ip, r0
 8006b10:	fbb5 f7f2 	udiv	r7, r5, r2
 8006b14:	fb02 5617 	mls	r6, r2, r7, r5
 8006b18:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8006b1c:	4476      	add	r6, lr
 8006b1e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8006b22:	460c      	mov	r4, r1
 8006b24:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8006b28:	462e      	mov	r6, r5
 8006b2a:	42b2      	cmp	r2, r6
 8006b2c:	463d      	mov	r5, r7
 8006b2e:	f101 0101 	add.w	r1, r1, #1
 8006b32:	d9ed      	bls.n	8006b10 <__utoa+0x40>
 8006b34:	2200      	movs	r2, #0
 8006b36:	545a      	strb	r2, [r3, r1]
 8006b38:	1919      	adds	r1, r3, r4
 8006b3a:	1aa5      	subs	r5, r4, r2
 8006b3c:	42aa      	cmp	r2, r5
 8006b3e:	dae2      	bge.n	8006b06 <__utoa+0x36>
 8006b40:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006b44:	780e      	ldrb	r6, [r1, #0]
 8006b46:	3201      	adds	r2, #1
 8006b48:	7006      	strb	r6, [r0, #0]
 8006b4a:	f801 5901 	strb.w	r5, [r1], #-1
 8006b4e:	e7f4      	b.n	8006b3a <__utoa+0x6a>
 8006b50:	08007ad8 	.word	0x08007ad8

08006b54 <__malloc_lock>:
 8006b54:	4801      	ldr	r0, [pc, #4]	; (8006b5c <__malloc_lock+0x8>)
 8006b56:	f000 bafb 	b.w	8007150 <__retarget_lock_acquire_recursive>
 8006b5a:	bf00      	nop
 8006b5c:	200008c8 	.word	0x200008c8

08006b60 <__malloc_unlock>:
 8006b60:	4801      	ldr	r0, [pc, #4]	; (8006b68 <__malloc_unlock+0x8>)
 8006b62:	f000 baf6 	b.w	8007152 <__retarget_lock_release_recursive>
 8006b66:	bf00      	nop
 8006b68:	200008c8 	.word	0x200008c8

08006b6c <__ssputs_r>:
 8006b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b70:	688e      	ldr	r6, [r1, #8]
 8006b72:	4682      	mov	sl, r0
 8006b74:	429e      	cmp	r6, r3
 8006b76:	460c      	mov	r4, r1
 8006b78:	4690      	mov	r8, r2
 8006b7a:	461f      	mov	r7, r3
 8006b7c:	d838      	bhi.n	8006bf0 <__ssputs_r+0x84>
 8006b7e:	898a      	ldrh	r2, [r1, #12]
 8006b80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006b84:	d032      	beq.n	8006bec <__ssputs_r+0x80>
 8006b86:	6825      	ldr	r5, [r4, #0]
 8006b88:	6909      	ldr	r1, [r1, #16]
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	eba5 0901 	sub.w	r9, r5, r1
 8006b90:	6965      	ldr	r5, [r4, #20]
 8006b92:	444b      	add	r3, r9
 8006b94:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b98:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b9c:	106d      	asrs	r5, r5, #1
 8006b9e:	429d      	cmp	r5, r3
 8006ba0:	bf38      	it	cc
 8006ba2:	461d      	movcc	r5, r3
 8006ba4:	0553      	lsls	r3, r2, #21
 8006ba6:	d531      	bpl.n	8006c0c <__ssputs_r+0xa0>
 8006ba8:	4629      	mov	r1, r5
 8006baa:	f7ff fedd 	bl	8006968 <_malloc_r>
 8006bae:	4606      	mov	r6, r0
 8006bb0:	b950      	cbnz	r0, 8006bc8 <__ssputs_r+0x5c>
 8006bb2:	230c      	movs	r3, #12
 8006bb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006bb8:	f8ca 3000 	str.w	r3, [sl]
 8006bbc:	89a3      	ldrh	r3, [r4, #12]
 8006bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bc2:	81a3      	strh	r3, [r4, #12]
 8006bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc8:	464a      	mov	r2, r9
 8006bca:	6921      	ldr	r1, [r4, #16]
 8006bcc:	f7ff fe6a 	bl	80068a4 <memcpy>
 8006bd0:	89a3      	ldrh	r3, [r4, #12]
 8006bd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006bd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bda:	81a3      	strh	r3, [r4, #12]
 8006bdc:	6126      	str	r6, [r4, #16]
 8006bde:	444e      	add	r6, r9
 8006be0:	6026      	str	r6, [r4, #0]
 8006be2:	463e      	mov	r6, r7
 8006be4:	6165      	str	r5, [r4, #20]
 8006be6:	eba5 0509 	sub.w	r5, r5, r9
 8006bea:	60a5      	str	r5, [r4, #8]
 8006bec:	42be      	cmp	r6, r7
 8006bee:	d900      	bls.n	8006bf2 <__ssputs_r+0x86>
 8006bf0:	463e      	mov	r6, r7
 8006bf2:	4632      	mov	r2, r6
 8006bf4:	4641      	mov	r1, r8
 8006bf6:	6820      	ldr	r0, [r4, #0]
 8006bf8:	f000 faba 	bl	8007170 <memmove>
 8006bfc:	68a3      	ldr	r3, [r4, #8]
 8006bfe:	6822      	ldr	r2, [r4, #0]
 8006c00:	1b9b      	subs	r3, r3, r6
 8006c02:	4432      	add	r2, r6
 8006c04:	2000      	movs	r0, #0
 8006c06:	60a3      	str	r3, [r4, #8]
 8006c08:	6022      	str	r2, [r4, #0]
 8006c0a:	e7db      	b.n	8006bc4 <__ssputs_r+0x58>
 8006c0c:	462a      	mov	r2, r5
 8006c0e:	f000 fac9 	bl	80071a4 <_realloc_r>
 8006c12:	4606      	mov	r6, r0
 8006c14:	2800      	cmp	r0, #0
 8006c16:	d1e1      	bne.n	8006bdc <__ssputs_r+0x70>
 8006c18:	4650      	mov	r0, sl
 8006c1a:	6921      	ldr	r1, [r4, #16]
 8006c1c:	f7ff fe58 	bl	80068d0 <_free_r>
 8006c20:	e7c7      	b.n	8006bb2 <__ssputs_r+0x46>
	...

08006c24 <_svfiprintf_r>:
 8006c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c28:	4698      	mov	r8, r3
 8006c2a:	898b      	ldrh	r3, [r1, #12]
 8006c2c:	4607      	mov	r7, r0
 8006c2e:	061b      	lsls	r3, r3, #24
 8006c30:	460d      	mov	r5, r1
 8006c32:	4614      	mov	r4, r2
 8006c34:	b09d      	sub	sp, #116	; 0x74
 8006c36:	d50e      	bpl.n	8006c56 <_svfiprintf_r+0x32>
 8006c38:	690b      	ldr	r3, [r1, #16]
 8006c3a:	b963      	cbnz	r3, 8006c56 <_svfiprintf_r+0x32>
 8006c3c:	2140      	movs	r1, #64	; 0x40
 8006c3e:	f7ff fe93 	bl	8006968 <_malloc_r>
 8006c42:	6028      	str	r0, [r5, #0]
 8006c44:	6128      	str	r0, [r5, #16]
 8006c46:	b920      	cbnz	r0, 8006c52 <_svfiprintf_r+0x2e>
 8006c48:	230c      	movs	r3, #12
 8006c4a:	603b      	str	r3, [r7, #0]
 8006c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c50:	e0d1      	b.n	8006df6 <_svfiprintf_r+0x1d2>
 8006c52:	2340      	movs	r3, #64	; 0x40
 8006c54:	616b      	str	r3, [r5, #20]
 8006c56:	2300      	movs	r3, #0
 8006c58:	9309      	str	r3, [sp, #36]	; 0x24
 8006c5a:	2320      	movs	r3, #32
 8006c5c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c60:	2330      	movs	r3, #48	; 0x30
 8006c62:	f04f 0901 	mov.w	r9, #1
 8006c66:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c6a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006e10 <_svfiprintf_r+0x1ec>
 8006c6e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c72:	4623      	mov	r3, r4
 8006c74:	469a      	mov	sl, r3
 8006c76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c7a:	b10a      	cbz	r2, 8006c80 <_svfiprintf_r+0x5c>
 8006c7c:	2a25      	cmp	r2, #37	; 0x25
 8006c7e:	d1f9      	bne.n	8006c74 <_svfiprintf_r+0x50>
 8006c80:	ebba 0b04 	subs.w	fp, sl, r4
 8006c84:	d00b      	beq.n	8006c9e <_svfiprintf_r+0x7a>
 8006c86:	465b      	mov	r3, fp
 8006c88:	4622      	mov	r2, r4
 8006c8a:	4629      	mov	r1, r5
 8006c8c:	4638      	mov	r0, r7
 8006c8e:	f7ff ff6d 	bl	8006b6c <__ssputs_r>
 8006c92:	3001      	adds	r0, #1
 8006c94:	f000 80aa 	beq.w	8006dec <_svfiprintf_r+0x1c8>
 8006c98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c9a:	445a      	add	r2, fp
 8006c9c:	9209      	str	r2, [sp, #36]	; 0x24
 8006c9e:	f89a 3000 	ldrb.w	r3, [sl]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f000 80a2 	beq.w	8006dec <_svfiprintf_r+0x1c8>
 8006ca8:	2300      	movs	r3, #0
 8006caa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006cae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006cb2:	f10a 0a01 	add.w	sl, sl, #1
 8006cb6:	9304      	str	r3, [sp, #16]
 8006cb8:	9307      	str	r3, [sp, #28]
 8006cba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006cbe:	931a      	str	r3, [sp, #104]	; 0x68
 8006cc0:	4654      	mov	r4, sl
 8006cc2:	2205      	movs	r2, #5
 8006cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cc8:	4851      	ldr	r0, [pc, #324]	; (8006e10 <_svfiprintf_r+0x1ec>)
 8006cca:	f000 fa43 	bl	8007154 <memchr>
 8006cce:	9a04      	ldr	r2, [sp, #16]
 8006cd0:	b9d8      	cbnz	r0, 8006d0a <_svfiprintf_r+0xe6>
 8006cd2:	06d0      	lsls	r0, r2, #27
 8006cd4:	bf44      	itt	mi
 8006cd6:	2320      	movmi	r3, #32
 8006cd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cdc:	0711      	lsls	r1, r2, #28
 8006cde:	bf44      	itt	mi
 8006ce0:	232b      	movmi	r3, #43	; 0x2b
 8006ce2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ce6:	f89a 3000 	ldrb.w	r3, [sl]
 8006cea:	2b2a      	cmp	r3, #42	; 0x2a
 8006cec:	d015      	beq.n	8006d1a <_svfiprintf_r+0xf6>
 8006cee:	4654      	mov	r4, sl
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	f04f 0c0a 	mov.w	ip, #10
 8006cf6:	9a07      	ldr	r2, [sp, #28]
 8006cf8:	4621      	mov	r1, r4
 8006cfa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cfe:	3b30      	subs	r3, #48	; 0x30
 8006d00:	2b09      	cmp	r3, #9
 8006d02:	d94e      	bls.n	8006da2 <_svfiprintf_r+0x17e>
 8006d04:	b1b0      	cbz	r0, 8006d34 <_svfiprintf_r+0x110>
 8006d06:	9207      	str	r2, [sp, #28]
 8006d08:	e014      	b.n	8006d34 <_svfiprintf_r+0x110>
 8006d0a:	eba0 0308 	sub.w	r3, r0, r8
 8006d0e:	fa09 f303 	lsl.w	r3, r9, r3
 8006d12:	4313      	orrs	r3, r2
 8006d14:	46a2      	mov	sl, r4
 8006d16:	9304      	str	r3, [sp, #16]
 8006d18:	e7d2      	b.n	8006cc0 <_svfiprintf_r+0x9c>
 8006d1a:	9b03      	ldr	r3, [sp, #12]
 8006d1c:	1d19      	adds	r1, r3, #4
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	9103      	str	r1, [sp, #12]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	bfbb      	ittet	lt
 8006d26:	425b      	neglt	r3, r3
 8006d28:	f042 0202 	orrlt.w	r2, r2, #2
 8006d2c:	9307      	strge	r3, [sp, #28]
 8006d2e:	9307      	strlt	r3, [sp, #28]
 8006d30:	bfb8      	it	lt
 8006d32:	9204      	strlt	r2, [sp, #16]
 8006d34:	7823      	ldrb	r3, [r4, #0]
 8006d36:	2b2e      	cmp	r3, #46	; 0x2e
 8006d38:	d10c      	bne.n	8006d54 <_svfiprintf_r+0x130>
 8006d3a:	7863      	ldrb	r3, [r4, #1]
 8006d3c:	2b2a      	cmp	r3, #42	; 0x2a
 8006d3e:	d135      	bne.n	8006dac <_svfiprintf_r+0x188>
 8006d40:	9b03      	ldr	r3, [sp, #12]
 8006d42:	3402      	adds	r4, #2
 8006d44:	1d1a      	adds	r2, r3, #4
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	9203      	str	r2, [sp, #12]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	bfb8      	it	lt
 8006d4e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006d52:	9305      	str	r3, [sp, #20]
 8006d54:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006e20 <_svfiprintf_r+0x1fc>
 8006d58:	2203      	movs	r2, #3
 8006d5a:	4650      	mov	r0, sl
 8006d5c:	7821      	ldrb	r1, [r4, #0]
 8006d5e:	f000 f9f9 	bl	8007154 <memchr>
 8006d62:	b140      	cbz	r0, 8006d76 <_svfiprintf_r+0x152>
 8006d64:	2340      	movs	r3, #64	; 0x40
 8006d66:	eba0 000a 	sub.w	r0, r0, sl
 8006d6a:	fa03 f000 	lsl.w	r0, r3, r0
 8006d6e:	9b04      	ldr	r3, [sp, #16]
 8006d70:	3401      	adds	r4, #1
 8006d72:	4303      	orrs	r3, r0
 8006d74:	9304      	str	r3, [sp, #16]
 8006d76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d7a:	2206      	movs	r2, #6
 8006d7c:	4825      	ldr	r0, [pc, #148]	; (8006e14 <_svfiprintf_r+0x1f0>)
 8006d7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d82:	f000 f9e7 	bl	8007154 <memchr>
 8006d86:	2800      	cmp	r0, #0
 8006d88:	d038      	beq.n	8006dfc <_svfiprintf_r+0x1d8>
 8006d8a:	4b23      	ldr	r3, [pc, #140]	; (8006e18 <_svfiprintf_r+0x1f4>)
 8006d8c:	bb1b      	cbnz	r3, 8006dd6 <_svfiprintf_r+0x1b2>
 8006d8e:	9b03      	ldr	r3, [sp, #12]
 8006d90:	3307      	adds	r3, #7
 8006d92:	f023 0307 	bic.w	r3, r3, #7
 8006d96:	3308      	adds	r3, #8
 8006d98:	9303      	str	r3, [sp, #12]
 8006d9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d9c:	4433      	add	r3, r6
 8006d9e:	9309      	str	r3, [sp, #36]	; 0x24
 8006da0:	e767      	b.n	8006c72 <_svfiprintf_r+0x4e>
 8006da2:	460c      	mov	r4, r1
 8006da4:	2001      	movs	r0, #1
 8006da6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006daa:	e7a5      	b.n	8006cf8 <_svfiprintf_r+0xd4>
 8006dac:	2300      	movs	r3, #0
 8006dae:	f04f 0c0a 	mov.w	ip, #10
 8006db2:	4619      	mov	r1, r3
 8006db4:	3401      	adds	r4, #1
 8006db6:	9305      	str	r3, [sp, #20]
 8006db8:	4620      	mov	r0, r4
 8006dba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006dbe:	3a30      	subs	r2, #48	; 0x30
 8006dc0:	2a09      	cmp	r2, #9
 8006dc2:	d903      	bls.n	8006dcc <_svfiprintf_r+0x1a8>
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d0c5      	beq.n	8006d54 <_svfiprintf_r+0x130>
 8006dc8:	9105      	str	r1, [sp, #20]
 8006dca:	e7c3      	b.n	8006d54 <_svfiprintf_r+0x130>
 8006dcc:	4604      	mov	r4, r0
 8006dce:	2301      	movs	r3, #1
 8006dd0:	fb0c 2101 	mla	r1, ip, r1, r2
 8006dd4:	e7f0      	b.n	8006db8 <_svfiprintf_r+0x194>
 8006dd6:	ab03      	add	r3, sp, #12
 8006dd8:	9300      	str	r3, [sp, #0]
 8006dda:	462a      	mov	r2, r5
 8006ddc:	4638      	mov	r0, r7
 8006dde:	4b0f      	ldr	r3, [pc, #60]	; (8006e1c <_svfiprintf_r+0x1f8>)
 8006de0:	a904      	add	r1, sp, #16
 8006de2:	f3af 8000 	nop.w
 8006de6:	1c42      	adds	r2, r0, #1
 8006de8:	4606      	mov	r6, r0
 8006dea:	d1d6      	bne.n	8006d9a <_svfiprintf_r+0x176>
 8006dec:	89ab      	ldrh	r3, [r5, #12]
 8006dee:	065b      	lsls	r3, r3, #25
 8006df0:	f53f af2c 	bmi.w	8006c4c <_svfiprintf_r+0x28>
 8006df4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006df6:	b01d      	add	sp, #116	; 0x74
 8006df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dfc:	ab03      	add	r3, sp, #12
 8006dfe:	9300      	str	r3, [sp, #0]
 8006e00:	462a      	mov	r2, r5
 8006e02:	4638      	mov	r0, r7
 8006e04:	4b05      	ldr	r3, [pc, #20]	; (8006e1c <_svfiprintf_r+0x1f8>)
 8006e06:	a904      	add	r1, sp, #16
 8006e08:	f000 f87c 	bl	8006f04 <_printf_i>
 8006e0c:	e7eb      	b.n	8006de6 <_svfiprintf_r+0x1c2>
 8006e0e:	bf00      	nop
 8006e10:	08007afd 	.word	0x08007afd
 8006e14:	08007b07 	.word	0x08007b07
 8006e18:	00000000 	.word	0x00000000
 8006e1c:	08006b6d 	.word	0x08006b6d
 8006e20:	08007b03 	.word	0x08007b03

08006e24 <_printf_common>:
 8006e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e28:	4616      	mov	r6, r2
 8006e2a:	4699      	mov	r9, r3
 8006e2c:	688a      	ldr	r2, [r1, #8]
 8006e2e:	690b      	ldr	r3, [r1, #16]
 8006e30:	4607      	mov	r7, r0
 8006e32:	4293      	cmp	r3, r2
 8006e34:	bfb8      	it	lt
 8006e36:	4613      	movlt	r3, r2
 8006e38:	6033      	str	r3, [r6, #0]
 8006e3a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e3e:	460c      	mov	r4, r1
 8006e40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e44:	b10a      	cbz	r2, 8006e4a <_printf_common+0x26>
 8006e46:	3301      	adds	r3, #1
 8006e48:	6033      	str	r3, [r6, #0]
 8006e4a:	6823      	ldr	r3, [r4, #0]
 8006e4c:	0699      	lsls	r1, r3, #26
 8006e4e:	bf42      	ittt	mi
 8006e50:	6833      	ldrmi	r3, [r6, #0]
 8006e52:	3302      	addmi	r3, #2
 8006e54:	6033      	strmi	r3, [r6, #0]
 8006e56:	6825      	ldr	r5, [r4, #0]
 8006e58:	f015 0506 	ands.w	r5, r5, #6
 8006e5c:	d106      	bne.n	8006e6c <_printf_common+0x48>
 8006e5e:	f104 0a19 	add.w	sl, r4, #25
 8006e62:	68e3      	ldr	r3, [r4, #12]
 8006e64:	6832      	ldr	r2, [r6, #0]
 8006e66:	1a9b      	subs	r3, r3, r2
 8006e68:	42ab      	cmp	r3, r5
 8006e6a:	dc28      	bgt.n	8006ebe <_printf_common+0x9a>
 8006e6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e70:	1e13      	subs	r3, r2, #0
 8006e72:	6822      	ldr	r2, [r4, #0]
 8006e74:	bf18      	it	ne
 8006e76:	2301      	movne	r3, #1
 8006e78:	0692      	lsls	r2, r2, #26
 8006e7a:	d42d      	bmi.n	8006ed8 <_printf_common+0xb4>
 8006e7c:	4649      	mov	r1, r9
 8006e7e:	4638      	mov	r0, r7
 8006e80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e84:	47c0      	blx	r8
 8006e86:	3001      	adds	r0, #1
 8006e88:	d020      	beq.n	8006ecc <_printf_common+0xa8>
 8006e8a:	6823      	ldr	r3, [r4, #0]
 8006e8c:	68e5      	ldr	r5, [r4, #12]
 8006e8e:	f003 0306 	and.w	r3, r3, #6
 8006e92:	2b04      	cmp	r3, #4
 8006e94:	bf18      	it	ne
 8006e96:	2500      	movne	r5, #0
 8006e98:	6832      	ldr	r2, [r6, #0]
 8006e9a:	f04f 0600 	mov.w	r6, #0
 8006e9e:	68a3      	ldr	r3, [r4, #8]
 8006ea0:	bf08      	it	eq
 8006ea2:	1aad      	subeq	r5, r5, r2
 8006ea4:	6922      	ldr	r2, [r4, #16]
 8006ea6:	bf08      	it	eq
 8006ea8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006eac:	4293      	cmp	r3, r2
 8006eae:	bfc4      	itt	gt
 8006eb0:	1a9b      	subgt	r3, r3, r2
 8006eb2:	18ed      	addgt	r5, r5, r3
 8006eb4:	341a      	adds	r4, #26
 8006eb6:	42b5      	cmp	r5, r6
 8006eb8:	d11a      	bne.n	8006ef0 <_printf_common+0xcc>
 8006eba:	2000      	movs	r0, #0
 8006ebc:	e008      	b.n	8006ed0 <_printf_common+0xac>
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	4652      	mov	r2, sl
 8006ec2:	4649      	mov	r1, r9
 8006ec4:	4638      	mov	r0, r7
 8006ec6:	47c0      	blx	r8
 8006ec8:	3001      	adds	r0, #1
 8006eca:	d103      	bne.n	8006ed4 <_printf_common+0xb0>
 8006ecc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ed4:	3501      	adds	r5, #1
 8006ed6:	e7c4      	b.n	8006e62 <_printf_common+0x3e>
 8006ed8:	2030      	movs	r0, #48	; 0x30
 8006eda:	18e1      	adds	r1, r4, r3
 8006edc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ee0:	1c5a      	adds	r2, r3, #1
 8006ee2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ee6:	4422      	add	r2, r4
 8006ee8:	3302      	adds	r3, #2
 8006eea:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006eee:	e7c5      	b.n	8006e7c <_printf_common+0x58>
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	4622      	mov	r2, r4
 8006ef4:	4649      	mov	r1, r9
 8006ef6:	4638      	mov	r0, r7
 8006ef8:	47c0      	blx	r8
 8006efa:	3001      	adds	r0, #1
 8006efc:	d0e6      	beq.n	8006ecc <_printf_common+0xa8>
 8006efe:	3601      	adds	r6, #1
 8006f00:	e7d9      	b.n	8006eb6 <_printf_common+0x92>
	...

08006f04 <_printf_i>:
 8006f04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f08:	460c      	mov	r4, r1
 8006f0a:	7e27      	ldrb	r7, [r4, #24]
 8006f0c:	4691      	mov	r9, r2
 8006f0e:	2f78      	cmp	r7, #120	; 0x78
 8006f10:	4680      	mov	r8, r0
 8006f12:	469a      	mov	sl, r3
 8006f14:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006f16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f1a:	d807      	bhi.n	8006f2c <_printf_i+0x28>
 8006f1c:	2f62      	cmp	r7, #98	; 0x62
 8006f1e:	d80a      	bhi.n	8006f36 <_printf_i+0x32>
 8006f20:	2f00      	cmp	r7, #0
 8006f22:	f000 80d9 	beq.w	80070d8 <_printf_i+0x1d4>
 8006f26:	2f58      	cmp	r7, #88	; 0x58
 8006f28:	f000 80a4 	beq.w	8007074 <_printf_i+0x170>
 8006f2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006f30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f34:	e03a      	b.n	8006fac <_printf_i+0xa8>
 8006f36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f3a:	2b15      	cmp	r3, #21
 8006f3c:	d8f6      	bhi.n	8006f2c <_printf_i+0x28>
 8006f3e:	a001      	add	r0, pc, #4	; (adr r0, 8006f44 <_printf_i+0x40>)
 8006f40:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006f44:	08006f9d 	.word	0x08006f9d
 8006f48:	08006fb1 	.word	0x08006fb1
 8006f4c:	08006f2d 	.word	0x08006f2d
 8006f50:	08006f2d 	.word	0x08006f2d
 8006f54:	08006f2d 	.word	0x08006f2d
 8006f58:	08006f2d 	.word	0x08006f2d
 8006f5c:	08006fb1 	.word	0x08006fb1
 8006f60:	08006f2d 	.word	0x08006f2d
 8006f64:	08006f2d 	.word	0x08006f2d
 8006f68:	08006f2d 	.word	0x08006f2d
 8006f6c:	08006f2d 	.word	0x08006f2d
 8006f70:	080070bf 	.word	0x080070bf
 8006f74:	08006fe1 	.word	0x08006fe1
 8006f78:	080070a1 	.word	0x080070a1
 8006f7c:	08006f2d 	.word	0x08006f2d
 8006f80:	08006f2d 	.word	0x08006f2d
 8006f84:	080070e1 	.word	0x080070e1
 8006f88:	08006f2d 	.word	0x08006f2d
 8006f8c:	08006fe1 	.word	0x08006fe1
 8006f90:	08006f2d 	.word	0x08006f2d
 8006f94:	08006f2d 	.word	0x08006f2d
 8006f98:	080070a9 	.word	0x080070a9
 8006f9c:	680b      	ldr	r3, [r1, #0]
 8006f9e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006fa2:	1d1a      	adds	r2, r3, #4
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	600a      	str	r2, [r1, #0]
 8006fa8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fac:	2301      	movs	r3, #1
 8006fae:	e0a4      	b.n	80070fa <_printf_i+0x1f6>
 8006fb0:	6825      	ldr	r5, [r4, #0]
 8006fb2:	6808      	ldr	r0, [r1, #0]
 8006fb4:	062e      	lsls	r6, r5, #24
 8006fb6:	f100 0304 	add.w	r3, r0, #4
 8006fba:	d50a      	bpl.n	8006fd2 <_printf_i+0xce>
 8006fbc:	6805      	ldr	r5, [r0, #0]
 8006fbe:	600b      	str	r3, [r1, #0]
 8006fc0:	2d00      	cmp	r5, #0
 8006fc2:	da03      	bge.n	8006fcc <_printf_i+0xc8>
 8006fc4:	232d      	movs	r3, #45	; 0x2d
 8006fc6:	426d      	negs	r5, r5
 8006fc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fcc:	230a      	movs	r3, #10
 8006fce:	485e      	ldr	r0, [pc, #376]	; (8007148 <_printf_i+0x244>)
 8006fd0:	e019      	b.n	8007006 <_printf_i+0x102>
 8006fd2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006fd6:	6805      	ldr	r5, [r0, #0]
 8006fd8:	600b      	str	r3, [r1, #0]
 8006fda:	bf18      	it	ne
 8006fdc:	b22d      	sxthne	r5, r5
 8006fde:	e7ef      	b.n	8006fc0 <_printf_i+0xbc>
 8006fe0:	680b      	ldr	r3, [r1, #0]
 8006fe2:	6825      	ldr	r5, [r4, #0]
 8006fe4:	1d18      	adds	r0, r3, #4
 8006fe6:	6008      	str	r0, [r1, #0]
 8006fe8:	0628      	lsls	r0, r5, #24
 8006fea:	d501      	bpl.n	8006ff0 <_printf_i+0xec>
 8006fec:	681d      	ldr	r5, [r3, #0]
 8006fee:	e002      	b.n	8006ff6 <_printf_i+0xf2>
 8006ff0:	0669      	lsls	r1, r5, #25
 8006ff2:	d5fb      	bpl.n	8006fec <_printf_i+0xe8>
 8006ff4:	881d      	ldrh	r5, [r3, #0]
 8006ff6:	2f6f      	cmp	r7, #111	; 0x6f
 8006ff8:	bf0c      	ite	eq
 8006ffa:	2308      	moveq	r3, #8
 8006ffc:	230a      	movne	r3, #10
 8006ffe:	4852      	ldr	r0, [pc, #328]	; (8007148 <_printf_i+0x244>)
 8007000:	2100      	movs	r1, #0
 8007002:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007006:	6866      	ldr	r6, [r4, #4]
 8007008:	2e00      	cmp	r6, #0
 800700a:	bfa8      	it	ge
 800700c:	6821      	ldrge	r1, [r4, #0]
 800700e:	60a6      	str	r6, [r4, #8]
 8007010:	bfa4      	itt	ge
 8007012:	f021 0104 	bicge.w	r1, r1, #4
 8007016:	6021      	strge	r1, [r4, #0]
 8007018:	b90d      	cbnz	r5, 800701e <_printf_i+0x11a>
 800701a:	2e00      	cmp	r6, #0
 800701c:	d04d      	beq.n	80070ba <_printf_i+0x1b6>
 800701e:	4616      	mov	r6, r2
 8007020:	fbb5 f1f3 	udiv	r1, r5, r3
 8007024:	fb03 5711 	mls	r7, r3, r1, r5
 8007028:	5dc7      	ldrb	r7, [r0, r7]
 800702a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800702e:	462f      	mov	r7, r5
 8007030:	42bb      	cmp	r3, r7
 8007032:	460d      	mov	r5, r1
 8007034:	d9f4      	bls.n	8007020 <_printf_i+0x11c>
 8007036:	2b08      	cmp	r3, #8
 8007038:	d10b      	bne.n	8007052 <_printf_i+0x14e>
 800703a:	6823      	ldr	r3, [r4, #0]
 800703c:	07df      	lsls	r7, r3, #31
 800703e:	d508      	bpl.n	8007052 <_printf_i+0x14e>
 8007040:	6923      	ldr	r3, [r4, #16]
 8007042:	6861      	ldr	r1, [r4, #4]
 8007044:	4299      	cmp	r1, r3
 8007046:	bfde      	ittt	le
 8007048:	2330      	movle	r3, #48	; 0x30
 800704a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800704e:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8007052:	1b92      	subs	r2, r2, r6
 8007054:	6122      	str	r2, [r4, #16]
 8007056:	464b      	mov	r3, r9
 8007058:	4621      	mov	r1, r4
 800705a:	4640      	mov	r0, r8
 800705c:	f8cd a000 	str.w	sl, [sp]
 8007060:	aa03      	add	r2, sp, #12
 8007062:	f7ff fedf 	bl	8006e24 <_printf_common>
 8007066:	3001      	adds	r0, #1
 8007068:	d14c      	bne.n	8007104 <_printf_i+0x200>
 800706a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800706e:	b004      	add	sp, #16
 8007070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007074:	4834      	ldr	r0, [pc, #208]	; (8007148 <_printf_i+0x244>)
 8007076:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800707a:	680e      	ldr	r6, [r1, #0]
 800707c:	6823      	ldr	r3, [r4, #0]
 800707e:	f856 5b04 	ldr.w	r5, [r6], #4
 8007082:	061f      	lsls	r7, r3, #24
 8007084:	600e      	str	r6, [r1, #0]
 8007086:	d514      	bpl.n	80070b2 <_printf_i+0x1ae>
 8007088:	07d9      	lsls	r1, r3, #31
 800708a:	bf44      	itt	mi
 800708c:	f043 0320 	orrmi.w	r3, r3, #32
 8007090:	6023      	strmi	r3, [r4, #0]
 8007092:	b91d      	cbnz	r5, 800709c <_printf_i+0x198>
 8007094:	6823      	ldr	r3, [r4, #0]
 8007096:	f023 0320 	bic.w	r3, r3, #32
 800709a:	6023      	str	r3, [r4, #0]
 800709c:	2310      	movs	r3, #16
 800709e:	e7af      	b.n	8007000 <_printf_i+0xfc>
 80070a0:	6823      	ldr	r3, [r4, #0]
 80070a2:	f043 0320 	orr.w	r3, r3, #32
 80070a6:	6023      	str	r3, [r4, #0]
 80070a8:	2378      	movs	r3, #120	; 0x78
 80070aa:	4828      	ldr	r0, [pc, #160]	; (800714c <_printf_i+0x248>)
 80070ac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070b0:	e7e3      	b.n	800707a <_printf_i+0x176>
 80070b2:	065e      	lsls	r6, r3, #25
 80070b4:	bf48      	it	mi
 80070b6:	b2ad      	uxthmi	r5, r5
 80070b8:	e7e6      	b.n	8007088 <_printf_i+0x184>
 80070ba:	4616      	mov	r6, r2
 80070bc:	e7bb      	b.n	8007036 <_printf_i+0x132>
 80070be:	680b      	ldr	r3, [r1, #0]
 80070c0:	6826      	ldr	r6, [r4, #0]
 80070c2:	1d1d      	adds	r5, r3, #4
 80070c4:	6960      	ldr	r0, [r4, #20]
 80070c6:	600d      	str	r5, [r1, #0]
 80070c8:	0635      	lsls	r5, r6, #24
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	d501      	bpl.n	80070d2 <_printf_i+0x1ce>
 80070ce:	6018      	str	r0, [r3, #0]
 80070d0:	e002      	b.n	80070d8 <_printf_i+0x1d4>
 80070d2:	0671      	lsls	r1, r6, #25
 80070d4:	d5fb      	bpl.n	80070ce <_printf_i+0x1ca>
 80070d6:	8018      	strh	r0, [r3, #0]
 80070d8:	2300      	movs	r3, #0
 80070da:	4616      	mov	r6, r2
 80070dc:	6123      	str	r3, [r4, #16]
 80070de:	e7ba      	b.n	8007056 <_printf_i+0x152>
 80070e0:	680b      	ldr	r3, [r1, #0]
 80070e2:	1d1a      	adds	r2, r3, #4
 80070e4:	600a      	str	r2, [r1, #0]
 80070e6:	681e      	ldr	r6, [r3, #0]
 80070e8:	2100      	movs	r1, #0
 80070ea:	4630      	mov	r0, r6
 80070ec:	6862      	ldr	r2, [r4, #4]
 80070ee:	f000 f831 	bl	8007154 <memchr>
 80070f2:	b108      	cbz	r0, 80070f8 <_printf_i+0x1f4>
 80070f4:	1b80      	subs	r0, r0, r6
 80070f6:	6060      	str	r0, [r4, #4]
 80070f8:	6863      	ldr	r3, [r4, #4]
 80070fa:	6123      	str	r3, [r4, #16]
 80070fc:	2300      	movs	r3, #0
 80070fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007102:	e7a8      	b.n	8007056 <_printf_i+0x152>
 8007104:	4632      	mov	r2, r6
 8007106:	4649      	mov	r1, r9
 8007108:	4640      	mov	r0, r8
 800710a:	6923      	ldr	r3, [r4, #16]
 800710c:	47d0      	blx	sl
 800710e:	3001      	adds	r0, #1
 8007110:	d0ab      	beq.n	800706a <_printf_i+0x166>
 8007112:	6823      	ldr	r3, [r4, #0]
 8007114:	079b      	lsls	r3, r3, #30
 8007116:	d413      	bmi.n	8007140 <_printf_i+0x23c>
 8007118:	68e0      	ldr	r0, [r4, #12]
 800711a:	9b03      	ldr	r3, [sp, #12]
 800711c:	4298      	cmp	r0, r3
 800711e:	bfb8      	it	lt
 8007120:	4618      	movlt	r0, r3
 8007122:	e7a4      	b.n	800706e <_printf_i+0x16a>
 8007124:	2301      	movs	r3, #1
 8007126:	4632      	mov	r2, r6
 8007128:	4649      	mov	r1, r9
 800712a:	4640      	mov	r0, r8
 800712c:	47d0      	blx	sl
 800712e:	3001      	adds	r0, #1
 8007130:	d09b      	beq.n	800706a <_printf_i+0x166>
 8007132:	3501      	adds	r5, #1
 8007134:	68e3      	ldr	r3, [r4, #12]
 8007136:	9903      	ldr	r1, [sp, #12]
 8007138:	1a5b      	subs	r3, r3, r1
 800713a:	42ab      	cmp	r3, r5
 800713c:	dcf2      	bgt.n	8007124 <_printf_i+0x220>
 800713e:	e7eb      	b.n	8007118 <_printf_i+0x214>
 8007140:	2500      	movs	r5, #0
 8007142:	f104 0619 	add.w	r6, r4, #25
 8007146:	e7f5      	b.n	8007134 <_printf_i+0x230>
 8007148:	08007b0e 	.word	0x08007b0e
 800714c:	08007b1f 	.word	0x08007b1f

08007150 <__retarget_lock_acquire_recursive>:
 8007150:	4770      	bx	lr

08007152 <__retarget_lock_release_recursive>:
 8007152:	4770      	bx	lr

08007154 <memchr>:
 8007154:	4603      	mov	r3, r0
 8007156:	b510      	push	{r4, lr}
 8007158:	b2c9      	uxtb	r1, r1
 800715a:	4402      	add	r2, r0
 800715c:	4293      	cmp	r3, r2
 800715e:	4618      	mov	r0, r3
 8007160:	d101      	bne.n	8007166 <memchr+0x12>
 8007162:	2000      	movs	r0, #0
 8007164:	e003      	b.n	800716e <memchr+0x1a>
 8007166:	7804      	ldrb	r4, [r0, #0]
 8007168:	3301      	adds	r3, #1
 800716a:	428c      	cmp	r4, r1
 800716c:	d1f6      	bne.n	800715c <memchr+0x8>
 800716e:	bd10      	pop	{r4, pc}

08007170 <memmove>:
 8007170:	4288      	cmp	r0, r1
 8007172:	b510      	push	{r4, lr}
 8007174:	eb01 0402 	add.w	r4, r1, r2
 8007178:	d902      	bls.n	8007180 <memmove+0x10>
 800717a:	4284      	cmp	r4, r0
 800717c:	4623      	mov	r3, r4
 800717e:	d807      	bhi.n	8007190 <memmove+0x20>
 8007180:	1e43      	subs	r3, r0, #1
 8007182:	42a1      	cmp	r1, r4
 8007184:	d008      	beq.n	8007198 <memmove+0x28>
 8007186:	f811 2b01 	ldrb.w	r2, [r1], #1
 800718a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800718e:	e7f8      	b.n	8007182 <memmove+0x12>
 8007190:	4601      	mov	r1, r0
 8007192:	4402      	add	r2, r0
 8007194:	428a      	cmp	r2, r1
 8007196:	d100      	bne.n	800719a <memmove+0x2a>
 8007198:	bd10      	pop	{r4, pc}
 800719a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800719e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071a2:	e7f7      	b.n	8007194 <memmove+0x24>

080071a4 <_realloc_r>:
 80071a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071a6:	4607      	mov	r7, r0
 80071a8:	4614      	mov	r4, r2
 80071aa:	460e      	mov	r6, r1
 80071ac:	b921      	cbnz	r1, 80071b8 <_realloc_r+0x14>
 80071ae:	4611      	mov	r1, r2
 80071b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80071b4:	f7ff bbd8 	b.w	8006968 <_malloc_r>
 80071b8:	b922      	cbnz	r2, 80071c4 <_realloc_r+0x20>
 80071ba:	f7ff fb89 	bl	80068d0 <_free_r>
 80071be:	4625      	mov	r5, r4
 80071c0:	4628      	mov	r0, r5
 80071c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071c4:	f000 f814 	bl	80071f0 <_malloc_usable_size_r>
 80071c8:	42a0      	cmp	r0, r4
 80071ca:	d20f      	bcs.n	80071ec <_realloc_r+0x48>
 80071cc:	4621      	mov	r1, r4
 80071ce:	4638      	mov	r0, r7
 80071d0:	f7ff fbca 	bl	8006968 <_malloc_r>
 80071d4:	4605      	mov	r5, r0
 80071d6:	2800      	cmp	r0, #0
 80071d8:	d0f2      	beq.n	80071c0 <_realloc_r+0x1c>
 80071da:	4631      	mov	r1, r6
 80071dc:	4622      	mov	r2, r4
 80071de:	f7ff fb61 	bl	80068a4 <memcpy>
 80071e2:	4631      	mov	r1, r6
 80071e4:	4638      	mov	r0, r7
 80071e6:	f7ff fb73 	bl	80068d0 <_free_r>
 80071ea:	e7e9      	b.n	80071c0 <_realloc_r+0x1c>
 80071ec:	4635      	mov	r5, r6
 80071ee:	e7e7      	b.n	80071c0 <_realloc_r+0x1c>

080071f0 <_malloc_usable_size_r>:
 80071f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071f4:	1f18      	subs	r0, r3, #4
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	bfbc      	itt	lt
 80071fa:	580b      	ldrlt	r3, [r1, r0]
 80071fc:	18c0      	addlt	r0, r0, r3
 80071fe:	4770      	bx	lr

08007200 <_init>:
 8007200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007202:	bf00      	nop
 8007204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007206:	bc08      	pop	{r3}
 8007208:	469e      	mov	lr, r3
 800720a:	4770      	bx	lr

0800720c <_fini>:
 800720c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800720e:	bf00      	nop
 8007210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007212:	bc08      	pop	{r3}
 8007214:	469e      	mov	lr, r3
 8007216:	4770      	bx	lr
