--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Jul  8 21:58:08 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     MyTopLevel
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets osc_OSC]
            865 items scored, 617 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.067ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \globalClockArea_toggler/timeout_counter_value_407__i16  (from osc_OSC +)
   Destination:    FD1S3IX    CD             \globalClockArea_toggler/timeout_counter_value_407__i21  (to osc_OSC +)

   Delay:                   9.907ns  (29.4% logic, 70.6% route), 6 logic levels.

 Constraint Details:

      9.907ns data_path \globalClockArea_toggler/timeout_counter_value_407__i16 to \globalClockArea_toggler/timeout_counter_value_407__i21 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.067ns

 Path Details: \globalClockArea_toggler/timeout_counter_value_407__i16 to \globalClockArea_toggler/timeout_counter_value_407__i21

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \globalClockArea_toggler/timeout_counter_value_407__i16 (from osc_OSC)
Route         2   e 1.198                                  \globalClockArea_toggler/timeout_counter_value[16]
LUT4        ---     0.493              A to Z              \globalClockArea_toggler/i1423_4_lut
Route         1   e 0.941                                  \globalClockArea_toggler/n2178
LUT4        ---     0.493              B to Z              \globalClockArea_toggler/i1431_4_lut
Route         1   e 0.941                                  \globalClockArea_toggler/n2186
LUT4        ---     0.493              C to Z              \globalClockArea_toggler/i4_4_lut
Route         1   e 0.941                                  \globalClockArea_toggler/n12
LUT4        ---     0.493              C to Z              \globalClockArea_toggler/i1455_4_lut
Route         2   e 1.141                                  \globalClockArea_toggler/timeout_counter_willOverflowIfInc
LUT4        ---     0.493              A to Z              \globalClockArea_toggler/i211_2_lut
Route        23   e 1.836                                  \globalClockArea_toggler/n842
                  --------
                    9.907  (29.4% logic, 70.6% route), 6 logic levels.


Error:  The following path violates requirements by 5.067ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \globalClockArea_toggler/timeout_counter_value_407__i16  (from osc_OSC +)
   Destination:    FD1S3IX    CD             \globalClockArea_toggler/timeout_counter_value_407__i20  (to osc_OSC +)

   Delay:                   9.907ns  (29.4% logic, 70.6% route), 6 logic levels.

 Constraint Details:

      9.907ns data_path \globalClockArea_toggler/timeout_counter_value_407__i16 to \globalClockArea_toggler/timeout_counter_value_407__i20 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.067ns

 Path Details: \globalClockArea_toggler/timeout_counter_value_407__i16 to \globalClockArea_toggler/timeout_counter_value_407__i20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \globalClockArea_toggler/timeout_counter_value_407__i16 (from osc_OSC)
Route         2   e 1.198                                  \globalClockArea_toggler/timeout_counter_value[16]
LUT4        ---     0.493              A to Z              \globalClockArea_toggler/i1423_4_lut
Route         1   e 0.941                                  \globalClockArea_toggler/n2178
LUT4        ---     0.493              B to Z              \globalClockArea_toggler/i1431_4_lut
Route         1   e 0.941                                  \globalClockArea_toggler/n2186
LUT4        ---     0.493              C to Z              \globalClockArea_toggler/i4_4_lut
Route         1   e 0.941                                  \globalClockArea_toggler/n12
LUT4        ---     0.493              C to Z              \globalClockArea_toggler/i1455_4_lut
Route         2   e 1.141                                  \globalClockArea_toggler/timeout_counter_willOverflowIfInc
LUT4        ---     0.493              A to Z              \globalClockArea_toggler/i211_2_lut
Route        23   e 1.836                                  \globalClockArea_toggler/n842
                  --------
                    9.907  (29.4% logic, 70.6% route), 6 logic levels.


Error:  The following path violates requirements by 5.067ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \globalClockArea_toggler/timeout_counter_value_407__i16  (from osc_OSC +)
   Destination:    FD1S3IX    CD             \globalClockArea_toggler/timeout_counter_value_407__i19  (to osc_OSC +)

   Delay:                   9.907ns  (29.4% logic, 70.6% route), 6 logic levels.

 Constraint Details:

      9.907ns data_path \globalClockArea_toggler/timeout_counter_value_407__i16 to \globalClockArea_toggler/timeout_counter_value_407__i19 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.067ns

 Path Details: \globalClockArea_toggler/timeout_counter_value_407__i16 to \globalClockArea_toggler/timeout_counter_value_407__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \globalClockArea_toggler/timeout_counter_value_407__i16 (from osc_OSC)
Route         2   e 1.198                                  \globalClockArea_toggler/timeout_counter_value[16]
LUT4        ---     0.493              A to Z              \globalClockArea_toggler/i1423_4_lut
Route         1   e 0.941                                  \globalClockArea_toggler/n2178
LUT4        ---     0.493              B to Z              \globalClockArea_toggler/i1431_4_lut
Route         1   e 0.941                                  \globalClockArea_toggler/n2186
LUT4        ---     0.493              C to Z              \globalClockArea_toggler/i4_4_lut
Route         1   e 0.941                                  \globalClockArea_toggler/n12
LUT4        ---     0.493              C to Z              \globalClockArea_toggler/i1455_4_lut
Route         2   e 1.141                                  \globalClockArea_toggler/timeout_counter_willOverflowIfInc
LUT4        ---     0.493              A to Z              \globalClockArea_toggler/i211_2_lut
Route        23   e 1.836                                  \globalClockArea_toggler/n842
                  --------
                    9.907  (29.4% logic, 70.6% route), 6 logic levels.

Warning: 10.067 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets jtag_io_jtag_tck_c]
            1431 items scored, 1129 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.241ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i1  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_130  (to jtag_io_jtag_tck_c -)

   Delay:                   9.581ns  (32.8% logic, 67.2% route), 7 logic levels.

 Constraint Details:

      9.581ns data_path jtag_ctrl_tap_instruction_i1 to jtag_ctrl_tap_tdoUnbufferd_regNext_130 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 7.241ns

 Path Details: jtag_ctrl_tap_instruction_i1 to jtag_ctrl_tap_tdoUnbufferd_regNext_130

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i1 (from jtag_io_jtag_tck_c)
Route        12   e 1.714                                  jtag_ctrl_tap_instruction[1]
LUT4        ---     0.493              D to Z              jtag_ctrl_chainArea_ctrl_tdo_bdd_4_lut
Route         1   e 0.020                                  n2299
MUXL5       ---     0.233           ALUT to Z              i1490
Route         1   e 0.941                                  n2301
LUT4        ---     0.493              D to Z              n2301_bdd_3_lut_4_lut
Route         1   e 0.941                                  n2302
LUT4        ---     0.493              A to Z              n2302_bdd_2_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoDr
LUT4        ---     0.493              D to Z              mux_399_i1_4_lut_4_lut
Route         1   e 0.941                                  n1135
LUT4        ---     0.493              A to Z              mux_401_i1_4_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    9.581  (32.8% logic, 67.2% route), 7 logic levels.


Error:  The following path violates requirements by 7.241ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i1  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_130  (to jtag_io_jtag_tck_c -)

   Delay:                   9.581ns  (32.8% logic, 67.2% route), 7 logic levels.

 Constraint Details:

      9.581ns data_path jtag_ctrl_tap_instruction_i1 to jtag_ctrl_tap_tdoUnbufferd_regNext_130 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 7.241ns

 Path Details: jtag_ctrl_tap_instruction_i1 to jtag_ctrl_tap_tdoUnbufferd_regNext_130

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i1 (from jtag_io_jtag_tck_c)
Route        12   e 1.714                                  jtag_ctrl_tap_instruction[1]
LUT4        ---     0.493              C to Z              jtag_ctrl_chainArea_ctrl_tdo_bdd_3_lut
Route         1   e 0.020                                  n2300
MUXL5       ---     0.233           BLUT to Z              i1490
Route         1   e 0.941                                  n2301
LUT4        ---     0.493              D to Z              n2301_bdd_3_lut_4_lut
Route         1   e 0.941                                  n2302
LUT4        ---     0.493              A to Z              n2302_bdd_2_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoDr
LUT4        ---     0.493              D to Z              mux_399_i1_4_lut_4_lut
Route         1   e 0.941                                  n1135
LUT4        ---     0.493              A to Z              mux_401_i1_4_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    9.581  (32.8% logic, 67.2% route), 7 logic levels.


Error:  The following path violates requirements by 7.086ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             jtag_ctrl_tap_instruction_i2  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_130  (to jtag_io_jtag_tck_c -)

   Delay:                   9.426ns  (33.3% logic, 66.7% route), 7 logic levels.

 Constraint Details:

      9.426ns data_path jtag_ctrl_tap_instruction_i2 to jtag_ctrl_tap_tdoUnbufferd_regNext_130 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 7.086ns

 Path Details: jtag_ctrl_tap_instruction_i2 to jtag_ctrl_tap_tdoUnbufferd_regNext_130

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i2 (from jtag_io_jtag_tck_c)
Route         7   e 1.559                                  jtag_ctrl_tap_instruction[2]
LUT4        ---     0.493              B to Z              jtag_ctrl_chainArea_ctrl_tdo_bdd_4_lut
Route         1   e 0.020                                  n2299
MUXL5       ---     0.233           ALUT to Z              i1490
Route         1   e 0.941                                  n2301
LUT4        ---     0.493              D to Z              n2301_bdd_3_lut_4_lut
Route         1   e 0.941                                  n2302
LUT4        ---     0.493              A to Z              n2302_bdd_2_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoDr
LUT4        ---     0.493              D to Z              mux_399_i1_4_lut_4_lut
Route         1   e 0.941                                  n1135
LUT4        ---     0.493              A to Z              mux_401_i1_4_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    9.426  (33.3% logic, 66.7% route), 7 logic levels.

Warning: 9.741 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets osc_OSC]                 |     5.000 ns|    10.067 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets jtag_io_jtag_tck_c]      |     5.000 ns|    19.482 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\globalClockArea_toggler/timeout_counter|        |        |
_willOverflowIfInc                      |       2|     545|     31.21%
                                        |        |        |
\globalClockArea_toggler/n842           |      23|     529|     30.30%
                                        |        |        |
jtag_io_jtag_tck_c_enable_66            |      33|     529|     30.30%
                                        |        |        |
\globalClockArea_toggler/n12            |       1|     407|     23.31%
                                        |        |        |
n2115                                   |       4|     312|     17.87%
                                        |        |        |
n1351                                   |      19|     285|     16.32%
                                        |        |        |
n2138                                   |       1|     204|     11.68%
                                        |        |        |
\globalClockArea_toggler/n2186          |       1|     192|     11.00%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1746  Score: 4403986

Constraints cover  2296 paths, 251 nets, and 756 connections (95.3% coverage)


Peak memory: 185434112 bytes, TRCE: 831488 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
