{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 22:59:44 2020 " "Info: Processing started: Fri Jun 05 22:59:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "normMain:inst5\|Pmain:inst\|inst6 " "Info: Detected ripple clock \"normMain:inst5\|Pmain:inst\|inst6\" as buffer" {  } { { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "normMain:inst5\|Pmain:inst\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\] register normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 101.73 MHz 9.83 ns Internal " "Info: Clock \"clock\" has Internal fmax of 101.73 MHz between source register \"normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\]\" and destination register \"normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (period= 9.83 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.439 ns + Longest register register " "Info: + Longest register to register delay is 1.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\] 1 REG LCFF_X26_Y21_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y21_N11; Fanout = 3; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_bsh.tdf" "" { Text "C:/TAproj/db/cntr_bsh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.228 ns) 0.476 ns normMain:inst5\|Pmain:inst\|inst18~0 2 COMB LCCOMB_X26_Y21_N22 10 " "Info: 2: + IC(0.248 ns) + CELL(0.228 ns) = 0.476 ns; Loc. = LCCOMB_X26_Y21_N22; Fanout = 10; COMB Node = 'normMain:inst5\|Pmain:inst\|inst18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] normMain:inst5|Pmain:inst|inst18~0 } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 1152 1216 544 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.746 ns) 1.439 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X26_Y21_N13 5 " "Info: 3: + IC(0.217 ns) + CELL(0.746 ns) = 1.439 ns; Loc. = LCFF_X26_Y21_N13; Fanout = 5; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { normMain:inst5|Pmain:inst|inst18~0 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.974 ns ( 67.69 % ) " "Info: Total cell delay = 0.974 ns ( 67.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 32.31 % ) " "Info: Total interconnect delay = 0.465 ns ( 32.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] normMain:inst5|Pmain:inst|inst18~0 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.439 ns" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} normMain:inst5|Pmain:inst|inst18~0 {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.248ns 0.217ns } { 0.000ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.292 ns - Smallest " "Info: - Smallest clock skew is -3.292 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.484 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X26_Y21_N13 5 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X26_Y21_N13; Fanout = 5; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.776 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.712 ns) 3.032 ns normMain:inst5\|Pmain:inst\|inst6 2 REG LCFF_X26_Y14_N1 2 " "Info: 2: + IC(1.466 ns) + CELL(0.712 ns) = 3.032 ns; Loc. = LCFF_X26_Y14_N1; Fanout = 2; REG Node = 'normMain:inst5\|Pmain:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { clock normMain:inst5|Pmain:inst|inst6 } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.000 ns) 4.477 ns normMain:inst5\|Pmain:inst\|inst6~clkctrl 3 COMB CLKCTRL_G11 2 " "Info: 3: + IC(1.445 ns) + CELL(0.000 ns) = 4.477 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'normMain:inst5\|Pmain:inst\|inst6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { normMain:inst5|Pmain:inst|inst6 normMain:inst5|Pmain:inst|inst6~clkctrl } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 5.776 ns normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\] 4 REG LCFF_X26_Y21_N11 3 " "Info: 4: + IC(0.681 ns) + CELL(0.618 ns) = 5.776 ns; Loc. = LCFF_X26_Y21_N11; Fanout = 3; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { normMain:inst5|Pmain:inst|inst6~clkctrl normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_bsh.tdf" "" { Text "C:/TAproj/db/cntr_bsh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.81 % ) " "Info: Total cell delay = 2.184 ns ( 37.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.592 ns ( 62.19 % ) " "Info: Total interconnect delay = 3.592 ns ( 62.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { clock normMain:inst5|Pmain:inst|inst6 normMain:inst5|Pmain:inst|inst6~clkctrl normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.776 ns" { clock {} clock~combout {} normMain:inst5|Pmain:inst|inst6 {} normMain:inst5|Pmain:inst|inst6~clkctrl {} normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.466ns 1.445ns 0.681ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { clock normMain:inst5|Pmain:inst|inst6 normMain:inst5|Pmain:inst|inst6~clkctrl normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.776 ns" { clock {} clock~combout {} normMain:inst5|Pmain:inst|inst6 {} normMain:inst5|Pmain:inst|inst6~clkctrl {} normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.466ns 1.445ns 0.681ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_bsh.tdf" "" { Text "C:/TAproj/db/cntr_bsh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_bsh.tdf" "" { Text "C:/TAproj/db/cntr_bsh.tdf" 54 8 0 } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] normMain:inst5|Pmain:inst|inst18~0 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.439 ns" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} normMain:inst5|Pmain:inst|inst18~0 {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.248ns 0.217ns } { 0.000ns 0.228ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { clock normMain:inst5|Pmain:inst|inst6 normMain:inst5|Pmain:inst|inst6~clkctrl normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.776 ns" { clock {} clock~combout {} normMain:inst5|Pmain:inst|inst6 {} normMain:inst5|Pmain:inst|inst6~clkctrl {} normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.466ns 1.445ns 0.681ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "normMantiss:inst18\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\] Aexp\[4\] clock 6.369 ns register " "Info: tsu for register \"normMantiss:inst18\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"Aexp\[4\]\", clock pin = \"clock\") is 6.369 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.758 ns + Longest pin register " "Info: + Longest pin to register delay is 8.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns Aexp\[4\] 1 PIN PIN_D11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 12; PIN Node = 'Aexp\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Aexp[4] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 320 -136 32 336 "Aexp\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.313 ns) + CELL(0.545 ns) 5.685 ns normMain:inst5\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~2 2 COMB LCCOMB_X13_Y16_N0 2 " "Info: 2: + IC(4.313 ns) + CELL(0.545 ns) = 5.685 ns; Loc. = LCCOMB_X13_Y16_N0; Fanout = 2; COMB Node = 'normMain:inst5\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.858 ns" { Aexp[4] normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.810 ns normMain:inst5\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~5 3 COMB LCCOMB_X13_Y16_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 5.810 ns; Loc. = LCCOMB_X13_Y16_N2; Fanout = 2; COMB Node = 'normMain:inst5\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.617 ns) 6.739 ns normMain:inst5\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~30 4 COMB LCCOMB_X13_Y16_N14 2 " "Info: 4: + IC(0.312 ns) + CELL(0.617 ns) = 6.739 ns; Loc. = LCCOMB_X13_Y16_N14; Fanout = 2; COMB Node = 'normMain:inst5\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.774 ns normMain:inst5\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~34 5 COMB LCCOMB_X13_Y16_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.774 ns; Loc. = LCCOMB_X13_Y16_N16; Fanout = 2; COMB Node = 'normMain:inst5\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.899 ns normMain:inst5\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~37 6 COMB LCCOMB_X13_Y16_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 6.899 ns; Loc. = LCCOMB_X13_Y16_N18; Fanout = 1; COMB Node = 'normMain:inst5\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.272 ns) 8.603 ns normMantiss:inst18\|lpm_mux6:inst20\|lpm_mux:lpm_mux_component\|mux_74e:auto_generated\|l1_w3_n0_mux_dataout~0 7 COMB LCCOMB_X26_Y19_N18 1 " "Info: 7: + IC(1.432 ns) + CELL(0.272 ns) = 8.603 ns; Loc. = LCCOMB_X26_Y19_N18; Fanout = 1; COMB Node = 'normMantiss:inst18\|lpm_mux6:inst20\|lpm_mux:lpm_mux_component\|mux_74e:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~37 normMantiss:inst18|lpm_mux6:inst20|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_74e.tdf" "" { Text "C:/TAproj/db/mux_74e.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.758 ns normMantiss:inst18\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\] 8 REG LCFF_X26_Y19_N19 3 " "Info: 8: + IC(0.000 ns) + CELL(0.155 ns) = 8.758 ns; Loc. = LCFF_X26_Y19_N19; Fanout = 3; REG Node = 'normMantiss:inst18\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { normMantiss:inst18|lpm_mux6:inst20|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w3_n0_mux_dataout~0 normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.701 ns ( 30.84 % ) " "Info: Total cell delay = 2.701 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.057 ns ( 69.16 % ) " "Info: Total interconnect delay = 6.057 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.758 ns" { Aexp[4] normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~37 normMantiss:inst18|lpm_mux6:inst20|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w3_n0_mux_dataout~0 normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.758 ns" { Aexp[4] {} Aexp[4]~combout {} normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 {} normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 {} normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 {} normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 {} normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~37 {} normMantiss:inst18|lpm_mux6:inst20|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w3_n0_mux_dataout~0 {} normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.313ns 0.000ns 0.312ns 0.000ns 0.000ns 1.432ns 0.000ns } { 0.000ns 0.827ns 0.545ns 0.125ns 0.617ns 0.035ns 0.125ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns normMantiss:inst18\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X26_Y19_N19 3 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y19_N19; Fanout = 3; REG Node = 'normMantiss:inst18\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.758 ns" { Aexp[4] normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~37 normMantiss:inst18|lpm_mux6:inst20|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w3_n0_mux_dataout~0 normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.758 ns" { Aexp[4] {} Aexp[4]~combout {} normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 {} normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 {} normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 {} normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 {} normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~37 {} normMantiss:inst18|lpm_mux6:inst20|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w3_n0_mux_dataout~0 {} normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.313ns 0.000ns 0.312ns 0.000ns 0.000ns 1.432ns 0.000ns } { 0.000ns 0.827ns 0.545ns 0.125ns 0.617ns 0.035ns 0.125ns 0.272ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock C\[5\] normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\] 7.855 ns register " "Info: tco from clock \"clock\" to destination pin \"C\[5\]\" through register \"normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]\" is 7.855 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.484 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\] 3 REG LCFF_X26_Y21_N29 12 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X26_Y21_N29; Fanout = 12; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.277 ns + Longest register pin " "Info: + Longest register to pin delay is 5.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\] 1 REG LCFF_X26_Y21_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y21_N29; Fanout = 12; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.346 ns) 1.026 ns B10toF9:inst13\|lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_94e:auto_generated\|l1_w5_n0_mux_dataout~0 2 COMB LCCOMB_X26_Y22_N20 1 " "Info: 2: + IC(0.680 ns) + CELL(0.346 ns) = 1.026 ns; Loc. = LCCOMB_X26_Y22_N20; Fanout = 1; COMB Node = 'B10toF9:inst13\|lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_94e:auto_generated\|l1_w5_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_94e.tdf" "" { Text "C:/TAproj/db/mux_94e.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(2.144 ns) 5.277 ns C\[5\] 3 PIN PIN_J21 0 " "Info: 3: + IC(2.107 ns) + CELL(2.144 ns) = 5.277 ns; Loc. = PIN_J21; Fanout = 0; PIN Node = 'C\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0 C[5] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 272 1296 1472 288 "C\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 47.19 % ) " "Info: Total cell delay = 2.490 ns ( 47.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.787 ns ( 52.81 % ) " "Info: Total interconnect delay = 2.787 ns ( 52.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0 C[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0 {} C[5] {} } { 0.000ns 0.680ns 2.107ns } { 0.000ns 0.346ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0 C[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0 {} C[5] {} } { 0.000ns 0.680ns 2.107ns } { 0.000ns 0.346ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "normMain:inst5\|Pmain:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] B\[1\] clock -2.272 ns register " "Info: th for register \"normMain:inst5\|Pmain:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" (data pin = \"B\[1\]\", clock pin = \"clock\") is -2.272 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.489 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG LCFF_X27_Y22_N13 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y22_N13; Fanout = 1; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.910 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns B\[1\] 1 PIN PIN_H3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_H3; Fanout = 3; PIN Node = 'B\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 168 -136 32 184 "B\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.892 ns) + CELL(0.053 ns) 4.755 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~2 2 COMB LCCOMB_X27_Y22_N12 1 " "Info: 2: + IC(3.892 ns) + CELL(0.053 ns) = 4.755 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 1; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.945 ns" { B[1] normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "lpm_shiftreg4.vhd" "" { Text "C:/TAproj/lpm_shiftreg4.vhd" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.910 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG LCFF_X27_Y22_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.910 ns; Loc. = LCFF_X27_Y22_N13; Fanout = 1; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2 normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 20.73 % ) " "Info: Total cell delay = 1.018 ns ( 20.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.892 ns ( 79.27 % ) " "Info: Total interconnect delay = 3.892 ns ( 79.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { B[1] normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2 normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.910 ns" { B[1] {} B[1]~combout {} normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2 {} normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 3.892ns 0.000ns } { 0.000ns 0.810ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { B[1] normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2 normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.910 ns" { B[1] {} B[1]~combout {} normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2 {} normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 3.892ns 0.000ns } { 0.000ns 0.810ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 22:59:44 2020 " "Info: Processing ended: Fri Jun 05 22:59:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
