#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May  6 20:00:56 2025
# Process ID         : 21188
# Current directory  : C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent15176 C:\Users\A\OneDrive\Desktop\ProiectSCID\project_4\project_4.xpr
# Log file           : C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/vivado.log
# Journal file       : C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4\vivado.jou
# Running On         : DESKTOP-EF1BR05
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 1992 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8434 MB
# Swap memory        : 7516 MB
# Total Virtual      : 15950 MB
# Available Virtual  : 4437 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AES_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/GaloisFinal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GaloisFinal'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/MixColumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MixColumns'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/KeyGenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KeyGenerator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/AES_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AES_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(size=128)\]
Compiling architecture rtl of entity xil_defaultlib.Add_Round_Key [add_round_key_default]
Compiling architecture behavioral of entity xil_defaultlib.SBox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.SubBytes [subbytes_default]
Compiling architecture rtl of entity xil_defaultlib.ShiftRows [shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.Galois_by2 [galois_by2_default]
Compiling architecture rtl of entity xil_defaultlib.GaloisFinal [galoisfinal_default]
Compiling architecture rtl of entity xil_defaultlib.MixColumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(size=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Key_Expansion [key_expansion_default]
Compiling architecture behavioral of entity xil_defaultlib.KeyGenerator [keygenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.AES_top [aes_top_default]
Compiling architecture behavior of entity xil_defaultlib.aes_tb
Built simulation snapshot AES_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_tb_behav -key {Behavioral:sim_1:Functional:AES_tb} -tclbatch {AES_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AES_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ---------- Passed ----------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 320b6a19978511dcfb09dc021d842539
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 2e2b34ca59fa4c883b2c8aefd44be966
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 97ef6624f3ca9ea860367a0db47bd73a
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1170.750 ; gain = 15.711
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AES_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/AES_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AES_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(size=128)\]
Compiling architecture rtl of entity xil_defaultlib.Add_Round_Key [add_round_key_default]
Compiling architecture behavioral of entity xil_defaultlib.SBox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.SubBytes [subbytes_default]
Compiling architecture rtl of entity xil_defaultlib.ShiftRows [shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.Galois_by2 [galois_by2_default]
Compiling architecture rtl of entity xil_defaultlib.GaloisFinal [galoisfinal_default]
Compiling architecture rtl of entity xil_defaultlib.MixColumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(size=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Key_Expansion [key_expansion_default]
Compiling architecture behavioral of entity xil_defaultlib.KeyGenerator [keygenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.AES_top [aes_top_default]
Compiling architecture behavior of entity xil_defaultlib.aes_tb
Built simulation snapshot AES_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_tb_behav -key {Behavioral:sim_1:Functional:AES_tb} -tclbatch {AES_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AES_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ---------- Passed ----------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 320b6a19978511dcfb09dc021d842539
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 2e2b34ca59fa4c883b2c8aefd44be966
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 97ef6624f3ca9ea860367a0db47bd73a
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2213.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AES_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_tb_behav -key {Behavioral:sim_1:Functional:AES_tb} -tclbatch {AES_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AES_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ---------- Passed ----------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 320b6a19978511dcfb09dc021d842539
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 2e2b34ca59fa4c883b2c8aefd44be966
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 97ef6624f3ca9ea860367a0db47bd73a
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2225.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AES_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.742 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_tb_behav -key {Behavioral:sim_1:Functional:AES_tb} -tclbatch {AES_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AES_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ---------- Passed ----------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 320b6a19978511dcfb09dc021d842539
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 2e2b34ca59fa4c883b2c8aefd44be966
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 97ef6624f3ca9ea860367a0db47bd73a
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2226.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AES_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_tb_behav -key {Behavioral:sim_1:Functional:AES_tb} -tclbatch {AES_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AES_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ---------- Passed ----------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 320b6a19978511dcfb09dc021d842539
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 2e2b34ca59fa4c883b2c8aefd44be966
Time: 220 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 97ef6624f3ca9ea860367a0db47bd73a
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AES_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AES_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(size=128)\]
Compiling architecture rtl of entity xil_defaultlib.Add_Round_Key [add_round_key_default]
Compiling architecture behavioral of entity xil_defaultlib.SBox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.SubBytes [subbytes_default]
Compiling architecture rtl of entity xil_defaultlib.ShiftRows [shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.Galois_by2 [galois_by2_default]
Compiling architecture rtl of entity xil_defaultlib.GaloisFinal [galoisfinal_default]
Compiling architecture rtl of entity xil_defaultlib.MixColumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(size=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Key_Expansion [key_expansion_default]
Compiling architecture behavioral of entity xil_defaultlib.KeyGenerator [keygenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.AES_top [aes_top_default]
Compiling architecture behavior of entity xil_defaultlib.aes_tb
Built simulation snapshot AES_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2229.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_tb_behav -key {Behavioral:sim_1:Functional:AES_tb} -tclbatch {AES_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AES_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ---------- Passed ----------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 320b6a19978511dcfb09dc021d842539
Time: 110 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 320b6a19978511dcfb09dc021d842539
Time: 330 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 550 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 550 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 320b6a19978511dcfb09dc021d842539
Time: 550 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 770 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 770 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 320b6a19978511dcfb09dc021d842539
Time: 770 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Passed ----------
Time: 990 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: ---------- Output must be: -------
Time: 990 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
Note: 320b6a19978511dcfb09dc021d842539
Time: 990 ns  Iteration: 0  Process: /AES_tb/sim_proc  File: C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2229.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AES_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AES_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(size=128)\]
Compiling architecture rtl of entity xil_defaultlib.Add_Round_Key [add_round_key_default]
Compiling architecture behavioral of entity xil_defaultlib.SBox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.SubBytes [subbytes_default]
Compiling architecture rtl of entity xil_defaultlib.ShiftRows [shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.Galois_by2 [galois_by2_default]
Compiling architecture rtl of entity xil_defaultlib.GaloisFinal [galoisfinal_default]
Compiling architecture rtl of entity xil_defaultlib.MixColumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(size=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Key_Expansion [key_expansion_default]
Compiling architecture behavioral of entity xil_defaultlib.KeyGenerator [keygenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.AES_top [aes_top_default]
Compiling architecture behavior of entity xil_defaultlib.aes_tb
Built simulation snapshot AES_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2229.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_tb_behav -key {Behavioral:sim_1:Functional:AES_tb} -tclbatch {AES_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AES_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2237.668 ; gain = 8.012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AES_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sim_1/new/AES_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AES_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(size=128)\]
Compiling architecture rtl of entity xil_defaultlib.Add_Round_Key [add_round_key_default]
Compiling architecture behavioral of entity xil_defaultlib.SBox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.SubBytes [subbytes_default]
Compiling architecture rtl of entity xil_defaultlib.ShiftRows [shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.Galois_by2 [galois_by2_default]
Compiling architecture rtl of entity xil_defaultlib.GaloisFinal [galoisfinal_default]
Compiling architecture rtl of entity xil_defaultlib.MixColumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(size=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Key_Expansion [key_expansion_default]
Compiling architecture behavioral of entity xil_defaultlib.KeyGenerator [keygenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.AES_top [aes_top_default]
Compiling architecture behavior of entity xil_defaultlib.aes_tb
Built simulation snapshot AES_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2237.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_tb_behav -key {Behavioral:sim_1:Functional:AES_tb} -tclbatch {AES_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AES_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2238.145 ; gain = 0.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AES_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2238.145 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2238.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_tb_behav -key {Behavioral:sim_1:Functional:AES_tb} -tclbatch {AES_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AES_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2238.145 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2238.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\A\OneDrive\Desktop\ProiectSCID\project_4\project_4.srcs\sources_1\new\AES_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\A\OneDrive\Desktop\ProiectSCID\project_4\project_4.srcs\sim_1\new\AES_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\A\OneDrive\Desktop\ProiectSCID\project_4\project_4.srcs\sources_1\new\SubBytes.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\A\OneDrive\Desktop\ProiectSCID\project_4\project_4.srcs\sources_1\new\SubBytes.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\A\OneDrive\Desktop\ProiectSCID\project_4\project_4.srcs\sources_1\new\SubBytes.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\A\OneDrive\Desktop\ProiectSCID\project_4\project_4.srcs\sources_1\new\AES_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\A\OneDrive\Desktop\ProiectSCID\project_4\project_4.srcs\sim_1\new\AES_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\A\OneDrive\Desktop\ProiectSCID\project_4\project_4.srcs\sources_1\new\SubBytes.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\A\OneDrive\Desktop\ProiectSCID\project_4\project_4.srcs\sources_1\new\AES_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\A\OneDrive\Desktop\ProiectSCID\project_4\project_4.srcs\sources_1\new\AES_top.vhd:]
exit
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Common 17-206] Exiting Vivado at Tue May  6 20:27:11 2025...
