// COPYRIGHT (C) HARRY CLARK 2025
// STANDALONE REFERENCE UTILITY FOR SIMULATING THE MOTOROLA 68851 MMU

// THIS FILE PERTAINS TOWARDS THE MOUDLARISATION OF THE MMU

#ifndef MMU_HH
#define MMU_HH

// NESTED INCLUDES

#include <mmu_atc.hh>
#include <mmu_def.hh>
#include <mmu_mem.hh>
#include <util.hh>

// SYSTEM INCLUDES

#include <array>
#include <functional>
#include <unordered_map>

namespace aquinas
{
    namespace mmu
    {
        // FORWARD DECLARATION FOR CLASS
        class MMU_BASE; 

        // OPCODE STRUCT AKIN TO THE LIKENESS OF LIB68K
        // 01/09/25 - I HAVE DONE ANYWAY WITH THE USING DIRECTIVE
        // AS IT WAS JUST CAUSING NEEDLESS OVER-ENGINEERING
        struct MMU_OPCODE
        {
            void(*HANDLER)(aquinas::mmu::MMU_BASE* MMU);
            U16 MASK;
            U16 MATCH;
            U8 CYCLES;
            const char* NAME;
        };

        class MMU_BASE
        {
            private:
                U32 CRP;
                U32 SRP;
                U16 TC;
                U16 SR;
                U32 TRANS;

            private:
                std::array<atc::ATC_ENTRY, MMU_ATC_ENTRIES> ENTRIES;
                atc::ATC_STATS STATS;
                U32 ATC_SIZE;

                // FIND AN ARBITRARY ATC ENTRY BASED ON A LOGICAL PAGE ADDRESS
                // AND IT'S RESPECTIVE FUNCTION CODE
                int FIND_ATC_ENTRY(U32 LOG_PAGE, U8 FUNC) const noexcept;

                // FIND A GENERIC ATC VICTIM AND PREPARE FOR A NEW ENTRY
                // REMOVES THE CURRENT ENTRY FROM THE "VICTIM CACHE"
                // SIMILAR TO A DEQUE IMPLEMENTATION 
                int MAKE_ATC_ENTRY(void) const noexcept;

                // CONDITIONAL FOR CHECKING THE ACCESS PERMISSIONS FOR A PROVIDED ENTRY
                // INCLUDES: SUPERVISOR/USER MODES, READ-ONLY, READ/WRITE
                bool CHECK_ATC_PERMS(const atc::ATC_ENTRY& ENTRY, U8 TYPE) noexcept;

            public:
                mmu_mem::MEMORY_MANAGER* MEM;
                std::unordered_map<U32, U32> TLB;
                U32 PC;
                U16 IR;

            public:
                MMU_BASE();
                MMU_BASE(mmu_mem::MEMORY_MANAGER* MEM);

                void FLUSH_TLB() noexcept { TLB.clear(); }
                void FLUSH_TLB_ENTRY(U32 ADDRESS) noexcept;
                bool LOOKUP_TLB(U32 LOG_ADDRESS, U32& PHYS_ADDRESS) noexcept;
                void INSERT_TLB(U32 LOG_ADDRESS, U32 PHYS_ADDRESS) noexcept;

                U32 GET_CRP() const noexcept { return CRP; }
                void SET_CRP(U32 VALUE) noexcept { CRP = VALUE; }

                U32 GET_SRP() const noexcept { return SRP; }
                void SET_SRP(U32 VALUE) noexcept { SRP = VALUE; }

                U16 GET_TC() const noexcept { return TC; }
                void SET_TC(U32 VALUE) noexcept { TC = VALUE; }

                // FORCE GNU TO RECOGNISE VARIBALE CHANGE AT RUNTIME
                volatile U16& GET_SR() noexcept { return SR; }
                void SET_SR(U32 VALUE) noexcept { SR = VALUE; }

                U16 GET_TRANS() const noexcept { return TRANS; }
                void SET_TRANS(U32 VALUE) noexcept { TRANS = VALUE; }

                U32 GET_PC() const { return PC; }
        };

        namespace opcode
        {
            void MMU_BUILD_OPCODE_TABLE(void);

            void MMU_EXEC(mmu_mem::MEMORY_MANAGER* MEM);

            #define MMU_MAKE_OPCODE(OP, IMPL) \
            void OP##_HANDLER(MMU_BASE* MMU)  \
            { \
                IMPL \
            }      
        }
    }

    extern U8 MMU_CYCLE_RANGE[0x10000];
    extern void(*MMU_OPCODE_HANDLER[0x10000])(aquinas::mmu::MMU_BASE* MMU);
}

#endif
