{
    "code": "```verilog\nmodule TopModule (\n    input  logic clk,   // Clock signal, positive edge-triggered\n    input  logic ar,    // Asynchronous reset, active high\n    input  logic d,     // Data input\n    output logic q      // Data output\n);\n\n    always @(posedge clk or posedge ar) begin\n        if (ar) begin\n            q <= 1'b0;  // Reset state\n        end else begin\n            q <= d;     // Capture input on rising edge of clk\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}