// Seed: 785889912
macromodule module_0 (
    input wire id_0,
    output supply0 id_1,
    input uwire id_2
);
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  wor   id_2,
    output uwire id_3,
    output tri0  id_4
);
  wire  id_6  ,  id_7  ,  \id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input tri1 id_2,
    inout wor id_3,
    input wire id_4,
    input wire id_5,
    input uwire id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri id_9,
    input supply1 id_10,
    input wand id_11,
    output wire id_12
);
  wire id_14;
  wire id_15;
  assign id_15 = (id_6);
  assign id_12 = -1;
  logic id_16;
  ;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
