{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426211958961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426211958969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 18:59:18 2015 " "Processing started: Thu Mar 12 18:59:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426211958969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426211958969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426211958970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426211960030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x8 " "Found entity 1: regfile32x8" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/regfile32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141L " "Found entity 1: CS141L" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972641 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "alu.sv(13) " "Verilog HDL Event Control warning at alu.sv(13): event expression contains \"\|\" or \"\|\|\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1426211972641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.sv(13) " "Verilog HDL information at alu.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1426211972641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionROM " "Found entity 1: instructionROM" {  } { { "instructionROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/instructionROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file testpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testPC " "Found entity 1: testPC" {  } { { "testPC.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972681 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter_logic.sv(20) " "Verilog HDL information at program_counter_logic.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1426211972681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_logic " "Found entity 1: program_counter_logic" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141ldup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141ldup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141Ldup " "Found entity 1: CS141Ldup" {  } { { "CS141Ldup.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141Ldup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmoduledup.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmoduledup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchdup " "Found entity 1: testbenchdup" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmoduledup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untamperedcs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untamperedcs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPEREDCS141L " "Found entity 1: UNTAMPEREDCS141L" {  } { { "UNTAMPEREDCS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/UNTAMPEREDCS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untampered2cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untampered2cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPERED2CS141L " "Found entity 1: UNTAMPERED2CS141L" {  } { { "UNTAMPERED2CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/UNTAMPERED2CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alutest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aluTest " "Found entity 1: aluTest" {  } { { "aluTest.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/aluTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 testerROM.sv(34) " "Verilog HDL Expression warning at testerROM.sv(34): truncated literal to match 8 bits" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1426211972802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testerrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file testerrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testerROM " "Found entity 1: testerROM" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecode " "Found entity 1: instructionDecode" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/instructionDecode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "datamem.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/datamem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram_with_init.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram_with_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "single_port_ram_with_init.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/single_port_ram_with_init.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline0.sv 0 0 " "Found 0 design units, including 0 entities, in source file pipeline0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_REG " "Found entity 1: ID_REG" {  } { { "ID_REG.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/ID_REG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file m_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_WB " "Found entity 1: M_WB" {  } { { "M_WB.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/M_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_ALU " "Found entity 1: REG_ALU" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_m.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_M " "Found entity 1: ALU_M" {  } { { "ALU_M.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/ALU_M.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211972857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_26 testmodule.sv(62) " "Verilog HDL Implicit Net warning at testmodule.sv(62): created implicit net for \"SYNTHESIZED_WIRE_26\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_1 testmodule.sv(63) " "Verilog HDL Implicit Net warning at testmodule.sv(63): created implicit net for \"SYNTHESIZED_WIRE_1\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_2 testmodule.sv(64) " "Verilog HDL Implicit Net warning at testmodule.sv(64): created implicit net for \"SYNTHESIZED_WIRE_2\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_16 testmodule.sv(65) " "Verilog HDL Implicit Net warning at testmodule.sv(65): created implicit net for \"SYNTHESIZED_WIRE_16\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_3 testmodule.sv(69) " "Verilog HDL Implicit Net warning at testmodule.sv(69): created implicit net for \"SYNTHESIZED_WIRE_3\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_4 testmodule.sv(70) " "Verilog HDL Implicit Net warning at testmodule.sv(70): created implicit net for \"SYNTHESIZED_WIRE_4\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_5 testmodule.sv(71) " "Verilog HDL Implicit Net warning at testmodule.sv(71): created implicit net for \"SYNTHESIZED_WIRE_5\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_10 testmodule.sv(72) " "Verilog HDL Implicit Net warning at testmodule.sv(72): created implicit net for \"SYNTHESIZED_WIRE_10\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_27 testmodule.sv(76) " "Verilog HDL Implicit Net warning at testmodule.sv(76): created implicit net for \"SYNTHESIZED_WIRE_27\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_22 testmodule.sv(77) " "Verilog HDL Implicit Net warning at testmodule.sv(77): created implicit net for \"SYNTHESIZED_WIRE_22\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_8 testmodule.sv(80) " "Verilog HDL Implicit Net warning at testmodule.sv(80): created implicit net for \"SYNTHESIZED_WIRE_8\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmodule.sv(81) " "Verilog HDL Implicit Net warning at testmodule.sv(81): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction testmodule.sv(82) " "Verilog HDL Implicit Net warning at testmodule.sv(82): created implicit net for \"instruction\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_11 testmodule.sv(84) " "Verilog HDL Implicit Net warning at testmodule.sv(84): created implicit net for \"SYNTHESIZED_WIRE_11\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_18 testmodule.sv(85) " "Verilog HDL Implicit Net warning at testmodule.sv(85): created implicit net for \"SYNTHESIZED_WIRE_18\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_19 testmodule.sv(86) " "Verilog HDL Implicit Net warning at testmodule.sv(86): created implicit net for \"SYNTHESIZED_WIRE_19\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_20 testmodule.sv(87) " "Verilog HDL Implicit Net warning at testmodule.sv(87): created implicit net for \"SYNTHESIZED_WIRE_20\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_28 testmodule.sv(95) " "Verilog HDL Implicit Net warning at testmodule.sv(95): created implicit net for \"SYNTHESIZED_WIRE_28\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_9 testmodule.sv(100) " "Verilog HDL Implicit Net warning at testmodule.sv(100): created implicit net for \"SYNTHESIZED_WIRE_9\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_15 testmodule.sv(103) " "Verilog HDL Implicit Net warning at testmodule.sv(103): created implicit net for \"SYNTHESIZED_WIRE_15\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_23 testmodule.sv(104) " "Verilog HDL Implicit Net warning at testmodule.sv(104): created implicit net for \"SYNTHESIZED_WIRE_23\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_17 testmodule.sv(105) " "Verilog HDL Implicit Net warning at testmodule.sv(105): created implicit net for \"SYNTHESIZED_WIRE_17\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_25 testmodule.sv(119) " "Verilog HDL Implicit Net warning at testmodule.sv(119): created implicit net for \"SYNTHESIZED_WIRE_25\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovfl testmoduledup.sv(88) " "Verilog HDL Implicit Net warning at testmoduledup.sv(88): created implicit net for \"ovfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmoduledup.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ltfl testmoduledup.sv(89) " "Verilog HDL Implicit Net warning at testmoduledup.sv(89): created implicit net for \"ltfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmoduledup.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmoduledup.sv(90) " "Verilog HDL Implicit Net warning at testmoduledup.sv(90): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmoduledup.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res testmoduledup.sv(91) " "Verilog HDL Implicit Net warning at testmoduledup.sv(91): created implicit net for \"res\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmoduledup.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(36) " "Verilog HDL Parameter Declaration warning at testerROM.sv(36): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(54) " "Verilog HDL Parameter Declaration warning at testerROM.sv(54): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(72) " "Verilog HDL Parameter Declaration warning at testerROM.sv(72): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(75) " "Verilog HDL Parameter Declaration warning at testerROM.sv(75): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1426211972857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CS141L " "Elaborating entity \"CS141L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426211973212 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "ALUM_labelValueOut " "Found inconsistent dimensions for element \"ALUM_labelValueOut\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 56 3840 4062 72 "ALUM_labelvalueout\[7..0\]" "" } { 88 3840 4038 104 "ALUM_labelValueOut" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211973231 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ALUM_labelvalueout " "Converted elements in bus name \"ALUM_labelvalueout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALUM_labelvalueout\[7..0\] ALUM_labelvalueout7..0 " "Converted element name(s) from \"ALUM_labelvalueout\[7..0\]\" to \"ALUM_labelvalueout7..0\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 56 3840 4062 72 "ALUM_labelvalueout\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973232 ""}  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 56 3840 4062 72 "ALUM_labelvalueout\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1426211973232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst27 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst27\"" {  } { { "CS141L.bdf" "inst27" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 24 -944 -824 104 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst27 " "Elaborated megafunction instantiation \"21mux:inst27\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 24 -944 -824 104 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211973304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecode instructionDecode:inst12 " "Elaborating entity \"instructionDecode\" for hierarchy \"instructionDecode:inst12\"" {  } { { "CS141L.bdf" "inst12" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 256 496 768 592 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 instructionDecode.sv(83) " "Verilog HDL assignment warning at instructionDecode.sv(83): truncated value with size 8 to match size of target (4)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/instructionDecode.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426211973328 "|CS141L|instructionDecode:inst12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "str.rd 0 instructionDecode.sv(361) " "Net \"str.rd\" at instructionDecode.sv(361) has no driver or initial value, using a default initial value '0'" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/instructionDecode.sv" 361 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426211973328 "|CS141L|instructionDecode:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:inst6 " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:inst6\"" {  } { { "CS141L.bdf" "inst6" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 24 192 424 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testerROM testerROM:inst " "Elaborating entity \"testerROM\" for hierarchy \"testerROM:inst\"" {  } { { "CS141L.bdf" "inst" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 256 -264 -112 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973348 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 testerROM.sv(14) " "Net \"rom.data_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426211973363 "|CS141L|testerROM:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 testerROM.sv(14) " "Net \"rom.waddr_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426211973363 "|CS141L|testerROM:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 testerROM.sv(14) " "Net \"rom.we_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426211973363 "|CS141L|testerROM:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter_logic program_counter_logic:inst4 " "Elaborating entity \"program_counter_logic\" for hierarchy \"program_counter_logic:inst4\"" {  } { { "CS141L.bdf" "inst4" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 256 -752 -488 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter_logic.sv(54) " "Verilog HDL assignment warning at program_counter_logic.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426211973387 "|CS141L|program_counter_logic:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 program_counter_logic.sv(57) " "Verilog HDL assignment warning at program_counter_logic.sv(57): truncated value with size 32 to match size of target (16)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426211973387 "|CS141L|program_counter_logic:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 program_counter_logic.sv(63) " "Verilog HDL assignment warning at program_counter_logic.sv(63): truncated value with size 32 to match size of target (2)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426211973387 "|CS141L|program_counter_logic:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 program_counter_logic.sv(66) " "Verilog HDL assignment warning at program_counter_logic.sv(66): truncated value with size 32 to match size of target (16)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426211973387 "|CS141L|program_counter_logic:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst18 " "Elaborating entity \"alu\" for hierarchy \"alu:inst18\"" {  } { { "CS141L.bdf" "inst18" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 144 2768 2976 288 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973388 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "overflow add alu.sv(97) " "Verilog HDL warning at alu.sv(97): variable overflow in static task or function add may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 97 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1426211973391 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "lessThanFlag lessThan alu.sv(148) " "Verilog HDL warning at alu.sv(148): variable lessThanFlag in static task or function lessThan may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 148 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1426211973391 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(20) " "Verilog HDL Case Statement warning at alu.sv(20): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1426211973393 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.sv(13) " "Verilog HDL Always Construct warning at alu.sv(13): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426211973393 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.sv(13) " "Verilog HDL Always Construct warning at alu.sv(13): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426211973393 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.result\[7\] 0 alu.sv(97) " "Net \"add.result\[7\]\" at alu.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426211973394 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.overflow 0 alu.sv(97) " "Net \"add.overflow\" at alu.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426211973394 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lessThan.lessThanFlag 0 alu.sv(148) " "Net \"lessThan.lessThanFlag\" at alu.sv(148) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 148 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426211973394 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[0\] alu.sv(13) " "Inferred latch for \"overflow\[0\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973395 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[1\] alu.sv(13) " "Inferred latch for \"overflow\[1\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973395 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[2\] alu.sv(13) " "Inferred latch for \"overflow\[2\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973395 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[3\] alu.sv(13) " "Inferred latch for \"overflow\[3\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973395 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[4\] alu.sv(13) " "Inferred latch for \"overflow\[4\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973395 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[5\] alu.sv(13) " "Inferred latch for \"overflow\[5\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973395 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[6\] alu.sv(13) " "Inferred latch for \"overflow\[6\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973396 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[7\] alu.sv(13) " "Inferred latch for \"overflow\[7\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973396 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.sv(13) " "Inferred latch for \"result\[0\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973396 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.sv(13) " "Inferred latch for \"result\[1\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973396 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.sv(13) " "Inferred latch for \"result\[2\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973396 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.sv(13) " "Inferred latch for \"result\[3\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973396 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.sv(13) " "Inferred latch for \"result\[4\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973396 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.sv(13) " "Inferred latch for \"result\[5\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973396 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.sv(13) " "Inferred latch for \"result\[6\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973396 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.sv(13) " "Inferred latch for \"result\[7\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426211973397 "|CS141L|alu:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ALU REG_ALU:inst17 " "Elaborating entity \"REG_ALU\" for hierarchy \"REG_ALU:inst17\"" {  } { { "CS141L.bdf" "inst17" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -128 1832 2072 112 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile32x8 regfile32x8:inst15 " "Elaborating entity \"regfile32x8\" for hierarchy \"regfile32x8:inst15\"" {  } { { "CS141L.bdf" "inst15" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 312 1480 1768 552 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:bm3 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:bm3\"" {  } { { "CS141L.bdf" "bm3" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 624 4624 4736 712 "bm3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:bm3 " "Elaborated megafunction instantiation \"BUSMUX:bm3\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 624 4624 4736 712 "bm3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211973479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:bm3 " "Instantiated megafunction \"BUSMUX:bm3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973480 ""}  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 624 4624 4736 712 "bm3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426211973480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:bm3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:bm3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:bm3\|lpm_mux:\$00000 BUSMUX:bm3 " "Elaborated megafunction instantiation \"BUSMUX:bm3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:bm3\"" {  } { { "busmux.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 624 4624 4736 712 "bm3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211973851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211973851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:bm3\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:bm3\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_WB M_WB:inst22 " "Elaborating entity \"M_WB\" for hierarchy \"M_WB:inst22\"" {  } { { "CS141L.bdf" "inst22" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -176 4048 4288 -32 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_with_init single_port_ram_with_init:inst5 " "Elaborating entity \"single_port_ram_with_init\" for hierarchy \"single_port_ram_with_init:inst5\"" {  } { { "CS141L.bdf" "inst5" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 328 3768 4000 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211973896 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst27\|5~0 " "Found clock multiplexer 21mux:inst27\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/altera/14.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1426211974549 "|CS141L|21mux:inst27|5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1426211974549 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/db/CS141L.ram0_single_port_ram_with_init_8f510eeb.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/db/CS141L.ram0_single_port_ram_with_init_8f510eeb.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1426211974580 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "single_port_ram_with_init:inst5\|ram_rtl_0 " "Inferred RAM node \"single_port_ram_with_init:inst5\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1426211974580 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "regfile32x8:inst15\|labelfile " "RAM logic \"regfile32x8:inst15\|labelfile\" is uninferred due to inappropriate RAM size" {  } { { "regfile32x8.sv" "labelfile" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/regfile32x8.sv" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1426211974580 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1426211974580 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/db/CS141L.ram0_testerROM_61eacb6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/db/CS141L.ram0_testerROM_61eacb6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1426211974613 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "single_port_ram_with_init:inst5\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"single_port_ram_with_init:inst5\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CS141L.ram0_single_port_ram_with_init_8f510eeb.hdl.mif " "Parameter INIT_FILE set to db/CS141L.ram0_single_port_ram_with_init_8f510eeb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426211974811 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1426211974811 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1426211974811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "single_port_ram_with_init:inst5\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"single_port_ram_with_init:inst5\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "single_port_ram_with_init:inst5\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"single_port_ram_with_init:inst5\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CS141L.ram0_single_port_ram_with_init_8f510eeb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CS141L.ram0_single_port_ram_with_init_8f510eeb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426211975341 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426211975341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5k1 " "Found entity 1: altsyncram_p5k1" {  } { { "db/altsyncram_p5k1.tdf" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/db/altsyncram_p5k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426211975465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426211975465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|overflow\[7\] " "Latch alu:inst18\|overflow\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[0\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975897 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|overflow\[6\] " "Latch alu:inst18\|overflow\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[0\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975897 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|overflow\[5\] " "Latch alu:inst18\|overflow\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[0\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975898 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|overflow\[4\] " "Latch alu:inst18\|overflow\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[0\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975898 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|overflow\[3\] " "Latch alu:inst18\|overflow\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[0\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975898 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|overflow\[2\] " "Latch alu:inst18\|overflow\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[0\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975898 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|overflow\[1\] " "Latch alu:inst18\|overflow\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[0\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975899 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|overflow\[0\] " "Latch alu:inst18\|overflow\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[0\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975899 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|result\[7\] " "Latch alu:inst18\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[0\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975899 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|result\[6\] " "Latch alu:inst18\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[2\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[2\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975899 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|result\[5\] " "Latch alu:inst18\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[2\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[2\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975900 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|result\[4\] " "Latch alu:inst18\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[3\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[3\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975900 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|result\[3\] " "Latch alu:inst18\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[0\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975900 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|result\[2\] " "Latch alu:inst18\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[0\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975901 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|result\[1\] " "Latch alu:inst18\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[3\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[3\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975901 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst18\|result\[0\] " "Latch alu:inst18\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ALU:inst17\|opcodeOut\[3\] " "Ports D and ENA on the latch are fed by the same signal REG_ALU:inst17\|opcodeOut\[3\]" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426211975901 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426211975901 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "id_signFlag GND " "Pin \"id_signFlag\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 96 1144 1320 112 "id_signFlag" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|id_signFlag"} { "Warning" "WMLS_MLS_STUCK_PIN" "REGALU_signFlagOut GND " "Pin \"REGALU_signFlagOut\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -176 2232 2437 -160 "REGALU_signFlagOut" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|REGALU_signFlagOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rd2\[3\] GND " "Pin \"id_rd2\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -8 840 1016 8 "id_rd2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|id_rd2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rd2\[2\] GND " "Pin \"id_rd2\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -8 840 1016 8 "id_rd2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|id_rd2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rd2\[1\] GND " "Pin \"id_rd2\[1\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -8 840 1016 8 "id_rd2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|id_rd2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rs\[3\] GND " "Pin \"id_rs\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -64 816 992 -48 "id_rs\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|id_rs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rs\[2\] GND " "Pin \"id_rs\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -64 816 992 -48 "id_rs\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|id_rs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rs\[1\] GND " "Pin \"id_rs\[1\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -64 816 992 -48 "id_rs\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|id_rs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rt1\[3\] GND " "Pin \"id_rt1\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -32 816 992 -16 "id_rt1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|id_rt1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rt1\[2\] GND " "Pin \"id_rt1\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -32 816 992 -16 "id_rt1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|id_rt1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rt1\[1\] GND " "Pin \"id_rt1\[1\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -32 816 992 -16 "id_rt1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|id_rt1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REGALU_valueOut\[7\] GND " "Pin \"REGALU_valueOut\[7\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -360 2248 2465 -344 "REGALU_valueOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|REGALU_valueOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REGALU_valueOut\[6\] GND " "Pin \"REGALU_valueOut\[6\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -360 2248 2465 -344 "REGALU_valueOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|REGALU_valueOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REGALU_valueOut\[5\] GND " "Pin \"REGALU_valueOut\[5\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -360 2248 2465 -344 "REGALU_valueOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|REGALU_valueOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REGALU_valueOut\[4\] GND " "Pin \"REGALU_valueOut\[4\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -360 2248 2465 -344 "REGALU_valueOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|REGALU_valueOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REGALU_valueOut\[3\] GND " "Pin \"REGALU_valueOut\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -360 2248 2465 -344 "REGALU_valueOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|REGALU_valueOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REGALU_valueOut\[2\] GND " "Pin \"REGALU_valueOut\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -360 2248 2465 -344 "REGALU_valueOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|REGALU_valueOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REGALU_valueOut\[1\] GND " "Pin \"REGALU_valueOut\[1\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -360 2248 2465 -344 "REGALU_valueOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|REGALU_valueOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "val\[7\] GND " "Pin \"val\[7\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -96 800 976 -80 "val\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|val[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "val\[6\] GND " "Pin \"val\[6\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -96 800 976 -80 "val\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|val[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "val\[5\] GND " "Pin \"val\[5\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -96 800 976 -80 "val\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|val[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "val\[4\] GND " "Pin \"val\[4\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -96 800 976 -80 "val\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|val[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "val\[3\] GND " "Pin \"val\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -96 800 976 -80 "val\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|val[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "val\[2\] GND " "Pin \"val\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -96 800 976 -80 "val\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|val[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "val\[1\] GND " "Pin \"val\[1\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -96 800 976 -80 "val\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426211976176 "|CS141L|val[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1426211976176 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "112 " "112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1426211977581 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.map.smsg " "Generated suppressed messages file C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1426211977832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426211978584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426211978584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "932 " "Implemented 932 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426211979651 ""} { "Info" "ICUT_CUT_TM_OPINS" "314 " "Implemented 314 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426211979651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "598 " "Implemented 598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426211979651 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1426211979651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426211979651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426211980083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 18:59:40 2015 " "Processing ended: Thu Mar 12 18:59:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426211980083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426211980083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426211980083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426211980083 ""}
