{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722704302300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722704302300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 03 13:58:22 2024 " "Processing started: Sat Aug 03 13:58:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722704302300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722704302300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722704302300 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722704303121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_1bit " "Found entity 1: ula_1bit" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/decoder2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/decoder3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/full_adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8bit " "Found entity 1: full_adder_8bit" {  } { { "full_adder_8bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/full_adder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/logic_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit_ula " "Found entity 1: full_adder_1bit_ula" {  } { { "full_adder_1bit_ula.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/full_adder_1bit_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_8bit " "Found entity 1: ula_8bit" {  } { { "ula_8bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_32bit " "Found entity 1: ula_32bit" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722704303171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722704303171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula_32bit " "Elaborating entity \"ula_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722704303194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_8bit ula_8bit:inst4 " "Elaborating entity \"ula_8bit\" for hierarchy \"ula_8bit:inst4\"" {  } { { "ula_32bit.bdf" "inst4" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 128 792 920 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722704303202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_1bit ula_8bit:inst4\|ula_1bit:inst3 " "Elaborating entity \"ula_1bit\" for hierarchy \"ula_8bit:inst4\|ula_1bit:inst3\"" {  } { { "ula_8bit.bdf" "inst3" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_8bit.bdf" { { -120 1560 1680 72 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722704303204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit_ula ula_8bit:inst4\|ula_1bit:inst3\|full_adder_1bit_ula:inst10 " "Elaborating entity \"full_adder_1bit_ula\" for hierarchy \"ula_8bit:inst4\|ula_1bit:inst3\|full_adder_1bit_ula:inst10\"" {  } { { "ula_1bit.bdf" "inst10" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_1bit.bdf" { { 360 608 728 488 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722704303205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 ula_8bit:inst4\|ula_1bit:inst3\|decoder2_4:inst6 " "Elaborating entity \"decoder2_4\" for hierarchy \"ula_8bit:inst4\|ula_1bit:inst3\|decoder2_4:inst6\"" {  } { { "ula_1bit.bdf" "inst6" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_1bit.bdf" { { 408 280 376 536 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722704303208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit ula_8bit:inst4\|ula_1bit:inst3\|logic_unit:inst1 " "Elaborating entity \"logic_unit\" for hierarchy \"ula_8bit:inst4\|ula_1bit:inst3\|logic_unit:inst1\"" {  } { { "ula_1bit.bdf" "inst1" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_1bit.bdf" { { 192 408 528 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722704303209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst1\"" {  } { { "ula_32bit.bdf" "inst1" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 352 1072 1224 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722704303323 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1722704304362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[35\] " "No output dependent on input pin \"MIR\[35\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[34\] " "No output dependent on input pin \"MIR\[34\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[33\] " "No output dependent on input pin \"MIR\[33\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[32\] " "No output dependent on input pin \"MIR\[32\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[31\] " "No output dependent on input pin \"MIR\[31\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[30\] " "No output dependent on input pin \"MIR\[30\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[29\] " "No output dependent on input pin \"MIR\[29\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[28\] " "No output dependent on input pin \"MIR\[28\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[27\] " "No output dependent on input pin \"MIR\[27\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[26\] " "No output dependent on input pin \"MIR\[26\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[25\] " "No output dependent on input pin \"MIR\[25\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[24\] " "No output dependent on input pin \"MIR\[24\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[15\] " "No output dependent on input pin \"MIR\[15\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[14\] " "No output dependent on input pin \"MIR\[14\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[13\] " "No output dependent on input pin \"MIR\[13\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[12\] " "No output dependent on input pin \"MIR\[12\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[11\] " "No output dependent on input pin \"MIR\[11\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[10\] " "No output dependent on input pin \"MIR\[10\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[9\] " "No output dependent on input pin \"MIR\[9\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[8\] " "No output dependent on input pin \"MIR\[8\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[7\] " "No output dependent on input pin \"MIR\[7\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[6\] " "No output dependent on input pin \"MIR\[6\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[5\] " "No output dependent on input pin \"MIR\[5\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[4\] " "No output dependent on input pin \"MIR\[4\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[3\] " "No output dependent on input pin \"MIR\[3\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[2\] " "No output dependent on input pin \"MIR\[2\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[1\] " "No output dependent on input pin \"MIR\[1\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[0\] " "No output dependent on input pin \"MIR\[0\]\"" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { { 384 -216 -48 400 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722704304399 "|ula_32bit|MIR[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1722704304399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "457 " "Implemented 457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "100 " "Implemented 100 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722704304401 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722704304401 ""} { "Info" "ICUT_CUT_TM_LCELLS" "290 " "Implemented 290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722704304401 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722704304401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722704304421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 03 13:58:24 2024 " "Processing ended: Sat Aug 03 13:58:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722704304421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722704304421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722704304421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722704304421 ""}
