PPA Report for var_duty_pwm_clk.v (Module: var_duty_pwm_clk)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 14
IO Count: 7
Cell Count: 42

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 202.74 MHz
Reg-to-Reg Critical Path Delay: 3.057 ns

POWER METRICS:
-------------
Total Power Consumption: 0.946 W
