modulesimple(clk,reset,in1,in2,out);inputclk;inputreset;inputin1;inputin2;outputout;wireclk;wirereset;wirein1;wirein2;wireout;wire[2:0]r;wire[2:2]r_4;wire[3:3]re_0;wireGND_x;wireVCC_x;wireGND;wireVCC;FDR\r_Z[0](.Q(r[0]),.D(in1),.C(clk),.R(reset));FDR\r_Z[1](.Q(r[1]),.D(in2),.C(clk),.R(reset));FDR\r_Z[2](.Q(r[2]),.D(r_4[2]),.C(clk),.R(reset));LUT2_L\r_4_cZ[2](.I0(r[0]),.I1(r[1]),.LO(r_4[2]));defparam\r_4_cZ[2].INIT=4'h8;LUT2_L\re[3](.I0(r[2]),.I1(out),.LO(re_0[3]));defparam\re[3].INIT=4'hE;FDR\r_Z[3](.Q(out),.D(re_0[3]),.C(clk),.R(reset));GNDGND_cZ(.G(GND));VCCVCC_cZ(.P(VCC));endmodule