<root><simulation><result_generated_time />2023-05-17 18:53:36<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />331776<total_data_size_element />{'W': 36864, 'I': 20736, 'O': 144}<total_data_reuse />{'W': 9, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'K_8']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('OX', 3), ('K', 2), ('FY', 3), ('K', 2), ('K', 2)], [('FX', 3)], []]<I />[[('OY', 3), ('OX', 3), ('K', 2), ('FY', 3), ('K', 2), ('K', 2)], [('FX', 3)], []]<O />[[('OY', 3), ('OX', 3), ('K', 2), ('FY', 3)], [('K', 2), ('K', 2), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 9, 1, 1], 'I': [2.0, 8.0, 1.0, 1.0], 'O': [512.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 589824, 589824], 'I': [216, 331776, 331776], 'O': [144, 1152, 1152], 'O_partial': [144, 1152, 0], 'O_final': [0, 0, 1152]}<actual_mem_utilization_individual />{'W': [0.38, 0.02, 0.0], 'I': [0.42, 0.01, 0.0], 'O': [0.28, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.03, 0.0], 'I': [0.42, 0.03, 0.0], 'O': [0.28, 0.03, 0.0]}<effective_mem_size_bit />{'W': [96, 196608, 589824], 'I': [216, 331776, 331776], 'O': [144, 1152, 1152], 'O_partial': [144, 1152, 0], 'O_final': [0, 0, 1152]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[36864, 36864], [36864, 36864], [36864, 0]]<I />[[165888, 20736], [20736, 20736], [20736, 0]]<O />[[(1152, 1296), (432, 288)], [(288, 432), (144, 0)], [(0, 144), (0, 0)]]<O_partial />[[(1152, 1296), (432, 288)], [(288, 432), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (144, 0)], [(0, 144), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4608, 4608], [576, 576], [144, 0]]<I />[[20736, 2592], [324, 324], [81, 0]]<O />[[(144, 162), (54, 36)], [(4, 7), (2, 0)], [(0, 1), (0, 0)]]<O_partial />[([144, 162], [54, 36]), ([4, 7], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [2, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />331776<idle />0</mac_count></basic_info><energy><total_energy />725753.7<mem_energy_breakdown><W />[3.2, 114.2, 191.8]<I />[7.9, 64.2, 107.9]<O />[0.1, 1.3, 0.7]</mem_energy_breakdown><MAC_energy><active_MAC />725262.3<idle_MAC />0.0<total />725262.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2<utilization_without_data_loading />0.5294<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.2<mac_utilize_temporal_without_data_loading />0.5294</mac_array_utilization><latency><latency_cycle_with_data_loading />3240<latency_cycle_without_data_loading />1224<ideal_computing_cycle />648<data_loading><load_cycle_total />2016<load_cycle_individual />{'W': [384, 1152, 0], 'I': [216, 648, 0]}<load_cycle_combined />{'W': 1152, 'I': 648}</data_loading><mem_stalling><mem_stall_cycle_total />576<mem_stall_cycle_individual />{'W': [[-647], [-426, 336], [-648, -648]], 'I': [[-647], [-426, 0], [-648, -648]], 'O': [[-648], [-624, -636], [-646, -647]]}<mem_stall_cycle_shared />{'W': [[-647], [-426, 576], [0, 0]], 'I': [[-647], [-426, 576], [0, 0]], 'O': [[-648], [-624, -636], [-646, -647]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 589824, 589824], 'I': [216, 331776, 331776], 'O': [144, 1152, 1152], 'O_partial': [144, 1152, 0], 'O_final': [0, 0, 1152]}<data_size_each_level_total />{'W': [196608, 589824, 589824], 'I': [110592, 331776, 331776], 'O': [288, 1152, 1152]}<loop_cycles_each_level />{'W': [216, 648, 648], 'I': [216, 648, 648], 'O': [54, 648, 648]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [24, 3, 1], 'O': [3, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]], 'I': [[8.0, 1.0], [512.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 2.7], [5.3, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]], 'I': [[8.0, 24.0], [12288.0, 1536.0], [1536.0, 512.0]], 'O': [[8.0, 8.0], [16.0, 5.3], [5.3, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 0]], 'I': [[8.0, 1.0], [512.0, 512.0], [512.0, 0]], 'O': [[8.0, 2.7], [5.3, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [1429.3, 1427.6], [1422.2, 1.8]], 'I': [[8.0, 1.0], [1429.3, 1427.6], [1422.2, 1.8]], 'O': [[8.0, 2.7], [1429.3, 1427.6], [1422.2, 1.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 648], [216, 216, 3], [648, 648, 1]], 'I': [[1, 1, 648], [216, 216, 3], [648, 648, 1]], 'O': [[1, 1, 648], [54, 54, 12], [648, 648, 1]]}<trans_time_real />{'W': [[0, 1, 648], [[3, 216, 3], [384, 216, 3]], [[1152, 648, 1], [288, 648, 1]]], 'I': [[0, 1, 648], [[3, 216, 3], [216, 216, 3]], [[648, 648, 1], [162, 648, 1]]], 'O': [[0, 1, 648], [[2, 54, 12], [1, 54, 12]], [[2, 648, 1], [1, 648, 1]]]}<single_stall_cycle />{'W': [[-1], [-213, 168], [504, -360]], 'I': [[-1], [-213, 0], [0, -486]], 'O': [[-1], [-52, -53], [-646, -647]]}<single_stall_count />{'W': [647, 2, 0], 'I': [647, 2, 0], 'O': [648, 12, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [432, 0], 'I': [432, 0], 'O': [24, 2]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [2, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[240, -648], [-624, -646]], 1: [[-648, -648], [-646, -648]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>