set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14302", "EstimateLatencyMax" : "722843518",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_535"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_527", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_535", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 19 FirstWrite 18}
		t_tab {Type IO LastRead 28 FirstWrite 19}
		psi_phi_tab {Type IO LastRead 25 FirstWrite 20}
		iph_ips_tab {Type IO LastRead 30 FirstWrite 28}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14302", "Max" : "722843518"}
	, {"Name" : "Interval", "Min" : "14302", "Max" : "722843518"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_518"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_510", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_518", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_532"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_524", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_532", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14302", "EstimateLatencyMax" : "722843518",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_535"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_527", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_535", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 19 FirstWrite 18}
		t_tab {Type IO LastRead 28 FirstWrite 19}
		psi_phi_tab {Type IO LastRead 25 FirstWrite 20}
		iph_ips_tab {Type IO LastRead 30 FirstWrite 28}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14302", "Max" : "722843518"}
	, {"Name" : "Interval", "Min" : "14302", "Max" : "722843518"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_528"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_520", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_528", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_542"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_534", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_542", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_518"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_510", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_518", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_532"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_524", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_532", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14302", "EstimateLatencyMax" : "722843518",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_535"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_527", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_535", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 19 FirstWrite 18}
		t_tab {Type IO LastRead 28 FirstWrite 19}
		psi_phi_tab {Type IO LastRead 25 FirstWrite 20}
		iph_ips_tab {Type IO LastRead 30 FirstWrite 28}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14302", "Max" : "722843518"}
	, {"Name" : "Interval", "Min" : "14302", "Max" : "722843518"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_528"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_520", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_528", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_542"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_534", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_542", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_518"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_510", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_518", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_532"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_524", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_532", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_518"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_510", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_518", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_532"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_524", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_532", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_518"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_510", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_518", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_532"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_524", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_532", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_518"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_510", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_518", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_532"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_524", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_532", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_518"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_510", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_518", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_532"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_524", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_532", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_518"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_510", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_518", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_532"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_524", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_532", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_518"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_510", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_518", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_532"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_524", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_532", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_518"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_510", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_518", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_532"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_524", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_532", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 mem_address 1 4 }  { t_tab_ce1 mem_ce 1 1 }  { t_tab_q1 mem_dout 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14557", "EstimateLatencyMax" : "722843773",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_499"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_507"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_499", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_507", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 16}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14557", "Max" : "722843773"}
	, {"Name" : "Interval", "Min" : "14557", "Max" : "722843773"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_510"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_518"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_510", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_518", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_524"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_532"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_524", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_532", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14302", "EstimateLatencyMax" : "722843518",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state21", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state25", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state29", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state37", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_527"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_535"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_527", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_535", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 19 FirstWrite 18}
		t_tab {Type IO LastRead 28 FirstWrite 19}
		psi_phi_tab {Type IO LastRead 25 FirstWrite 20}
		iph_ips_tab {Type IO LastRead 30 FirstWrite 28}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14302", "Max" : "722843518"}
	, {"Name" : "Interval", "Min" : "14302", "Max" : "722843518"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14301", "EstimateLatencyMax" : "722843517",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_520"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_528"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_520", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_528", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14301", "Max" : "722843517"}
	, {"Name" : "Interval", "Min" : "14301", "Max" : "722843517"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 64 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 64, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 64 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "14045", "EstimateLatencyMax" : "722843261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state26", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state30", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state34", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state41", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state48", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state52", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_534"},
			{"State" : "ap_ST_fsm_state44", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_542"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_534", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_542", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 17}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "14045", "Max" : "722843261"}
	, {"Name" : "Interval", "Min" : "14045", "Max" : "722843261"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 64 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
set moduleName nttInit
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {nttInit}
set C_modelType { void 0 }
set C_modelArgList {
	{ rev_tab int 7 regular {array 128 { 0 3 } 0 1 } {global 1}  }
	{ twiddle int 32 regular {array 128 { 2 3 } 1 1 } {global 2}  }
	{ t_tab int 32 regular {array 9 { 2 1 } 1 1 } {global 2}  }
	{ psi_phi_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
	{ iph_ips_tab int 32 regular {array 768 { 2 3 } 1 1 } {global 2}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "rev_tab", "interface" : "memory", "bitwidth" : 7, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "twiddle", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "t_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "psi_phi_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "iph_ips_tab", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 33
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ rev_tab_address0 sc_out sc_lv 7 signal 0 } 
	{ rev_tab_ce0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_we0 sc_out sc_logic 1 signal 0 } 
	{ rev_tab_d0 sc_out sc_lv 7 signal 0 } 
	{ twiddle_address0 sc_out sc_lv 7 signal 1 } 
	{ twiddle_ce0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_we0 sc_out sc_logic 1 signal 1 } 
	{ twiddle_d0 sc_out sc_lv 32 signal 1 } 
	{ twiddle_q0 sc_in sc_lv 32 signal 1 } 
	{ t_tab_address0 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_we0 sc_out sc_logic 1 signal 2 } 
	{ t_tab_d0 sc_out sc_lv 32 signal 2 } 
	{ t_tab_q0 sc_in sc_lv 32 signal 2 } 
	{ t_tab_address1 sc_out sc_lv 4 signal 2 } 
	{ t_tab_ce1 sc_out sc_logic 1 signal 2 } 
	{ t_tab_q1 sc_in sc_lv 32 signal 2 } 
	{ psi_phi_tab_address0 sc_out sc_lv 10 signal 3 } 
	{ psi_phi_tab_ce0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_we0 sc_out sc_logic 1 signal 3 } 
	{ psi_phi_tab_d0 sc_out sc_lv 32 signal 3 } 
	{ psi_phi_tab_q0 sc_in sc_lv 32 signal 3 } 
	{ iph_ips_tab_address0 sc_out sc_lv 10 signal 4 } 
	{ iph_ips_tab_ce0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_we0 sc_out sc_logic 1 signal 4 } 
	{ iph_ips_tab_d0 sc_out sc_lv 32 signal 4 } 
	{ iph_ips_tab_q0 sc_in sc_lv 32 signal 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "rev_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "address0" }} , 
 	{ "name": "rev_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "ce0" }} , 
 	{ "name": "rev_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "rev_tab", "role": "we0" }} , 
 	{ "name": "rev_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "rev_tab", "role": "d0" }} , 
 	{ "name": "twiddle_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "twiddle", "role": "address0" }} , 
 	{ "name": "twiddle_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "ce0" }} , 
 	{ "name": "twiddle_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "twiddle", "role": "we0" }} , 
 	{ "name": "twiddle_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "d0" }} , 
 	{ "name": "twiddle_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "twiddle", "role": "q0" }} , 
 	{ "name": "t_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address0" }} , 
 	{ "name": "t_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce0" }} , 
 	{ "name": "t_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "we0" }} , 
 	{ "name": "t_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "d0" }} , 
 	{ "name": "t_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q0" }} , 
 	{ "name": "t_tab_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "t_tab", "role": "address1" }} , 
 	{ "name": "t_tab_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "t_tab", "role": "ce1" }} , 
 	{ "name": "t_tab_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "t_tab", "role": "q1" }} , 
 	{ "name": "psi_phi_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "address0" }} , 
 	{ "name": "psi_phi_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "ce0" }} , 
 	{ "name": "psi_phi_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "we0" }} , 
 	{ "name": "psi_phi_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "d0" }} , 
 	{ "name": "psi_phi_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "psi_phi_tab", "role": "q0" }} , 
 	{ "name": "iph_ips_tab_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "address0" }} , 
 	{ "name": "iph_ips_tab_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "ce0" }} , 
 	{ "name": "iph_ips_tab_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "we0" }} , 
 	{ "name": "iph_ips_tab_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "d0" }} , 
 	{ "name": "iph_ips_tab_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "iph_ips_tab", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "nttInit",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "13533", "EstimateLatencyMax" : "722842749",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state11", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state17", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state24", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state28", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state32", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state39", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state46", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state50", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_453"},
			{"State" : "ap_ST_fsm_state42", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_MODQ_fu_461"}],
		"Port" : [
			{"Name" : "rev_tab", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "twiddle", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "t_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "psi_phi_tab", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "iph_ips_tab", "Type" : "Memory", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.t_inv_tab_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_453", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_MODQ_fu_461", "Parent" : "0",
		"CDFG" : "MODQ",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "6", "EstimateLatencyMax" : "6",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "v", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	nttInit {
		rev_tab {Type O LastRead -1 FirstWrite 15}
		twiddle {Type IO LastRead 18 FirstWrite 17}
		t_tab {Type IO LastRead 27 FirstWrite 18}
		psi_phi_tab {Type IO LastRead 24 FirstWrite 19}
		iph_ips_tab {Type IO LastRead 29 FirstWrite 27}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}
	MODQ {
		v {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "13533", "Max" : "722842749"}
	, {"Name" : "Interval", "Min" : "13533", "Max" : "722842749"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	rev_tab { ap_memory {  { rev_tab_address0 mem_address 1 7 }  { rev_tab_ce0 mem_ce 1 1 }  { rev_tab_we0 mem_we 1 1 }  { rev_tab_d0 mem_din 1 7 } } }
	twiddle { ap_memory {  { twiddle_address0 mem_address 1 7 }  { twiddle_ce0 mem_ce 1 1 }  { twiddle_we0 mem_we 1 1 }  { twiddle_d0 mem_din 1 32 }  { twiddle_q0 mem_dout 0 32 } } }
	t_tab { ap_memory {  { t_tab_address0 mem_address 1 4 }  { t_tab_ce0 mem_ce 1 1 }  { t_tab_we0 mem_we 1 1 }  { t_tab_d0 mem_din 1 32 }  { t_tab_q0 mem_dout 0 32 }  { t_tab_address1 MemPortADDR2 1 4 }  { t_tab_ce1 MemPortCE2 1 1 }  { t_tab_q1 MemPortDOUT2 0 32 } } }
	psi_phi_tab { ap_memory {  { psi_phi_tab_address0 mem_address 1 10 }  { psi_phi_tab_ce0 mem_ce 1 1 }  { psi_phi_tab_we0 mem_we 1 1 }  { psi_phi_tab_d0 mem_din 1 32 }  { psi_phi_tab_q0 mem_dout 0 32 } } }
	iph_ips_tab { ap_memory {  { iph_ips_tab_address0 mem_address 1 10 }  { iph_ips_tab_ce0 mem_ce 1 1 }  { iph_ips_tab_we0 mem_we 1 1 }  { iph_ips_tab_d0 mem_din 1 32 }  { iph_ips_tab_q0 mem_dout 0 32 } } }
}
