// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/17/2019 08:28:27"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TicTacToe (
	clk,
	vga_clk,
	vga_sync_n,
	vga_blank_n,
	vga_vs,
	vga_hs,
	VGA_R,
	VGA_G,
	VGA_B);
input 	clk;
output 	vga_clk;
output 	vga_sync_n;
output 	vga_blank_n;
output 	vga_vs;
output 	vga_hs;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;

// Design Ports Information
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_sync_n	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blank_n	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vs	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_hs	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \clock_divider|Add0~77_sumout ;
wire \clock_divider|Add0~78 ;
wire \clock_divider|Add0~69_sumout ;
wire \clock_divider|Add0~70 ;
wire \clock_divider|Add0~1_sumout ;
wire \clock_divider|Add0~2 ;
wire \clock_divider|Add0~85_sumout ;
wire \clock_divider|Add0~86 ;
wire \clock_divider|Add0~73_sumout ;
wire \clock_divider|Add0~74 ;
wire \clock_divider|Add0~65_sumout ;
wire \clock_divider|Add0~66 ;
wire \clock_divider|Add0~109_sumout ;
wire \clock_divider|Add0~110 ;
wire \clock_divider|Add0~57_sumout ;
wire \clock_divider|Add0~58 ;
wire \clock_divider|Add0~105_sumout ;
wire \clock_divider|Add0~106 ;
wire \clock_divider|Add0~5_sumout ;
wire \clock_divider|Add0~6 ;
wire \clock_divider|Add0~13_sumout ;
wire \clock_divider|Add0~14 ;
wire \clock_divider|Add0~9_sumout ;
wire \clock_divider|Add0~10 ;
wire \clock_divider|Add0~17_sumout ;
wire \clock_divider|Add0~18 ;
wire \clock_divider|Add0~21_sumout ;
wire \clock_divider|Add0~22 ;
wire \clock_divider|Add0~25_sumout ;
wire \clock_divider|Add0~26 ;
wire \clock_divider|Add0~29_sumout ;
wire \clock_divider|Add0~30 ;
wire \clock_divider|Add0~37_sumout ;
wire \clock_divider|Add0~38 ;
wire \clock_divider|Add0~33_sumout ;
wire \clock_divider|Add0~34 ;
wire \clock_divider|Add0~41_sumout ;
wire \clock_divider|Add0~42 ;
wire \clock_divider|Add0~45_sumout ;
wire \clock_divider|Add0~46 ;
wire \clock_divider|Add0~49_sumout ;
wire \clock_divider|Add0~50 ;
wire \clock_divider|Add0~53_sumout ;
wire \clock_divider|Add0~54 ;
wire \clock_divider|Add0~61_sumout ;
wire \clock_divider|Add0~62 ;
wire \clock_divider|Add0~81_sumout ;
wire \clock_divider|Add0~82 ;
wire \clock_divider|Add0~89_sumout ;
wire \clock_divider|LessThan1~1_combout ;
wire \clock_divider|LessThan1~3_combout ;
wire \clock_divider|LessThan1~0_combout ;
wire \clock_divider|LessThan1~2_combout ;
wire \clock_divider|Add0~90 ;
wire \clock_divider|Add0~93_sumout ;
wire \clock_divider|Add0~94 ;
wire \clock_divider|Add0~97_sumout ;
wire \clock_divider|Add0~98 ;
wire \clock_divider|Add0~101_sumout ;
wire \clock_divider|LessThan1~4_combout ;
wire \rtl~0_combout ;
wire \VGA|h_counter|Q[0]~0_combout ;
wire \VGA|h_counter|Add0~25_sumout ;
wire \VGA|h_counter|Add0~26 ;
wire \VGA|h_counter|Add0~21_sumout ;
wire \VGA|h_counter|Add0~22 ;
wire \VGA|h_counter|Add0~33_sumout ;
wire \VGA|h_counter|Add0~34 ;
wire \VGA|h_counter|Add0~29_sumout ;
wire \VGA|h_counter|Add0~30 ;
wire \VGA|h_counter|Add0~17_sumout ;
wire \VGA|h_counter|Add0~18 ;
wire \VGA|h_counter|Add0~13_sumout ;
wire \VGA|h_counter|Add0~14 ;
wire \VGA|h_counter|Add0~9_sumout ;
wire \VGA|h_counter|Add0~10 ;
wire \VGA|h_counter|Add0~5_sumout ;
wire \VGA|h_counter|Add0~6 ;
wire \VGA|h_counter|Add0~1_sumout ;
wire \VGA|maxscreenh_comparator|Equal0~0_combout ;
wire \VGA|maxscreenh_comparator|Equal0~1_combout ;
wire \VGA|maxscreenh_comparator|Equal0~combout ;
wire \VGA|v_counter|Q[0]~0_combout ;
wire \VGA|v_counter|Add0~33_sumout ;
wire \VGA|v_counter|Q[1]~DUPLICATE_q ;
wire \VGA|v_counter|Add0~14 ;
wire \VGA|v_counter|Add0~1_sumout ;
wire \VGA|maxscreenv_comparator|Equal0~1_combout ;
wire \VGA|v_counter|Add0~34 ;
wire \VGA|v_counter|Add0~9_sumout ;
wire \VGA|v_counter|Add0~10 ;
wire \VGA|v_counter|Add0~5_sumout ;
wire \VGA|v_counter|Add0~6 ;
wire \VGA|v_counter|Add0~29_sumout ;
wire \VGA|v_counter|Add0~30 ;
wire \VGA|v_counter|Add0~25_sumout ;
wire \VGA|v_counter|Add0~26 ;
wire \VGA|v_counter|Add0~21_sumout ;
wire \VGA|v_counter|Add0~22 ;
wire \VGA|v_counter|Add0~17_sumout ;
wire \VGA|v_counter|Add0~18 ;
wire \VGA|v_counter|Add0~13_sumout ;
wire \VGA|v_counter|Q[5]~DUPLICATE_q ;
wire \VGA|v_counter|Q[6]~DUPLICATE_q ;
wire \VGA|maxscreenv_comparator|Equal0~0_combout ;
wire \VGA|vmin_comparator|LessThan1~0_combout ;
wire \VGA|hmin_comparator|LessThan1~0_combout ;
wire \VGA|hmin_comparator|LessThan1~1_combout ;
wire \VGA|Add1~38 ;
wire \VGA|Add1~34 ;
wire \VGA|Add1~22 ;
wire \VGA|Add1~26 ;
wire \VGA|Add1~30 ;
wire \VGA|Add1~2 ;
wire \VGA|Add1~6 ;
wire \VGA|Add1~10 ;
wire \VGA|Add1~14 ;
wire \VGA|Add1~17_sumout ;
wire \VGA|Add1~33_sumout ;
wire \VGA|Add1~29_sumout ;
wire \VGA|Add1~37_sumout ;
wire \VGA|Add1~25_sumout ;
wire \VGA|Add1~21_sumout ;
wire \lines|print~3_combout ;
wire \VGA|Add1~5_sumout ;
wire \VGA|Add1~1_sumout ;
wire \VGA|Add1~13_sumout ;
wire \VGA|Add1~9_sumout ;
wire \lines|print~11_combout ;
wire \sp1|ADDRESS|Add0~17_sumout ;
wire \sp1|ADDRESS|Add0~18 ;
wire \sp1|ADDRESS|Add0~21_sumout ;
wire \sp1|ADDRESS|Add0~22 ;
wire \sp1|ADDRESS|Add0~25_sumout ;
wire \sp1|ADDRESS|Add0~26 ;
wire \sp1|ADDRESS|Add0~29_sumout ;
wire \sp1|ADDRESS|Add0~30 ;
wire \sp1|ADDRESS|Add0~33_sumout ;
wire \sp1|ADDRESS|Add0~34 ;
wire \sp1|ADDRESS|Add0~37_sumout ;
wire \VGA|v_counter|Q[0]~_wirecell_combout ;
wire \sp1|ADDRESS|Add1~34_cout ;
wire \sp1|ADDRESS|Add1~17_sumout ;
wire \sp1|ADDRESS|Add1~18 ;
wire \sp1|ADDRESS|Add1~21_sumout ;
wire \sp1|ADDRESS|Add1~22 ;
wire \sp1|ADDRESS|Add1~25_sumout ;
wire \sp1|ADDRESS|Add1~26 ;
wire \sp1|ADDRESS|Add1~29_sumout ;
wire \lines|print~4_combout ;
wire \lines|print~5_combout ;
wire \lines|print~6_combout ;
wire \lines|print~7_combout ;
wire \lines|print~9_combout ;
wire \lines|print~10_combout ;
wire \rgb_decoder|Mux7~0_combout ;
wire \lines|print~1_combout ;
wire \lines|print~2_combout ;
wire \lines|print~0_combout ;
wire \lines|print~8_combout ;
wire \sp1|VIS|Equal0~0_combout ;
wire \sp2|DECO|WideOr4~0_combout ;
wire \sp1|ADDRESS|Add1~30 ;
wire \sp1|ADDRESS|Add1~1_sumout ;
wire \sp1|ADDRESS|Add1~2 ;
wire \sp1|ADDRESS|Add1~6 ;
wire \sp1|ADDRESS|Add1~9_sumout ;
wire \sp1|ADDRESS|Add1~5_sumout ;
wire \sp1|ADDRESS|Add1~10 ;
wire \sp1|ADDRESS|Add1~13_sumout ;
wire \VGA|Add0~0_combout ;
wire \VGA|Add0~2_combout ;
wire \VGA|Add0~1_combout ;
wire \sp1|ADDRESS|Add0~38 ;
wire \sp1|ADDRESS|Add0~6 ;
wire \sp1|ADDRESS|Add0~10 ;
wire \sp1|ADDRESS|Add0~14 ;
wire \sp1|ADDRESS|Add0~1_sumout ;
wire \sp1|ADDRESS|Add0~5_sumout ;
wire \sp1|ADDRESS|Add0~9_sumout ;
wire \sp1|ADDRESS|Add0~13_sumout ;
wire \sp2|VIS|visible~0_combout ;
wire \sp2|VIS|visible~1_combout ;
wire \sp2|VIS|Equal0~0_combout ;
wire \rgb_decoder|Mux7~1_combout ;
wire \sp2|DECO|WideOr3~0_combout ;
wire \sp2|VIS|visible~2_combout ;
wire \sp2|VIS|visible~3_combout ;
wire \sp1|VIS|visible~combout ;
wire \rgb_decoder|Mux6~1_combout ;
wire \rgb_decoder|Mux6~0_combout ;
wire \rgb_decoder|Mux5~0_combout ;
wire \rgb_decoder|Mux4~0_combout ;
wire \rgb_decoder|Mux3~0_combout ;
wire \rgb_decoder|Mux3~1_combout ;
wire \sp1|DECO|WideOr0~0_combout ;
wire \rgb_decoder|Mux2~0_combout ;
wire \sp1|DECO|WideOr1~0_combout ;
wire \sp2|DECO|WideOr1~0_combout ;
wire \rgb_decoder|Mux1~0_combout ;
wire \rgb_decoder|Mux0~0_combout ;
wire \rgb_decoder|Mux0~1_combout ;
wire \rgb_decoder|Mux15~0_combout ;
wire \sp2|DECO|WideOr5~0_combout ;
wire \rgb_decoder|Mux7~2_combout ;
wire \rgb_decoder|Mux14~0_combout ;
wire \rgb_decoder|Mux12~0_combout ;
wire \rgb_decoder|Mux12~1_combout ;
wire \sp2|DECO|RGB~0_combout ;
wire \rgb_decoder|Mux11~0_combout ;
wire \rgb_decoder|Mux10~0_combout ;
wire \rgb_decoder|Mux10~1_combout ;
wire \rgb_decoder|Mux10~2_combout ;
wire \rgb_decoder|Mux9~0_combout ;
wire \rgb_decoder|Mux9~1_combout ;
wire \rgb_decoder|Mux9~2_combout ;
wire \rgb_decoder|Mux23~0_combout ;
wire \rgb_decoder|Mux22~1_combout ;
wire \rgb_decoder|Mux22~0_combout ;
wire \rgb_decoder|Mux22~2_combout ;
wire \sp2|VIS|visible~4_combout ;
wire \rgb_decoder|Mux21~0_combout ;
wire \rgb_decoder|Mux21~1_combout ;
wire \rgb_decoder|Mux20~0_combout ;
wire \rgb_decoder|Mux20~1_combout ;
wire \rgb_decoder|Mux20~2_combout ;
wire \rgb_decoder|Mux19~1_combout ;
wire \rgb_decoder|Mux19~0_combout ;
wire \rgb_decoder|Mux19~2_combout ;
wire \rgb_decoder|Mux16~0_combout ;
wire \rgb_decoder|Mux16~1_combout ;
wire [7:0] \sp2|ROM|altsyncram_component|auto_generated|q_a ;
wire [2:0] \sp1|ROM|altsyncram_component|auto_generated|q_a ;
wire [27:0] \clock_divider|counter ;
wire [9:0] \VGA|v_counter|Q ;
wire [9:0] \VGA|h_counter|Q ;

wire [19:0] \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;

assign \sp2|ROM|altsyncram_component|auto_generated|q_a [0] = \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \sp2|ROM|altsyncram_component|auto_generated|q_a [1] = \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \sp2|ROM|altsyncram_component|auto_generated|q_a [2] = \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

assign \sp1|ROM|altsyncram_component|auto_generated|q_a [0] = \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \sp1|ROM|altsyncram_component|auto_generated|q_a [1] = \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \sp1|ROM|altsyncram_component|auto_generated|q_a [2] = \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\rtl~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \vga_sync_n~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_sync_n),
	.obar());
// synopsys translate_off
defparam \vga_sync_n~output .bus_hold = "false";
defparam \vga_sync_n~output .open_drain_output = "false";
defparam \vga_sync_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \vga_blank_n~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blank_n),
	.obar());
// synopsys translate_off
defparam \vga_blank_n~output .bus_hold = "false";
defparam \vga_blank_n~output .open_drain_output = "false";
defparam \vga_blank_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vga_vs~output (
	.i(!\VGA|vmin_comparator|LessThan1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vs),
	.obar());
// synopsys translate_off
defparam \vga_vs~output .bus_hold = "false";
defparam \vga_vs~output .open_drain_output = "false";
defparam \vga_vs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \vga_hs~output (
	.i(!\VGA|hmin_comparator|LessThan1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hs),
	.obar());
// synopsys translate_off
defparam \vga_hs~output .bus_hold = "false";
defparam \vga_hs~output .open_drain_output = "false";
defparam \vga_hs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\rgb_decoder|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\rgb_decoder|Mux6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\rgb_decoder|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\rgb_decoder|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\rgb_decoder|Mux3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\rgb_decoder|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\rgb_decoder|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\rgb_decoder|Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\rgb_decoder|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\rgb_decoder|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\rgb_decoder|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\rgb_decoder|Mux12~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\rgb_decoder|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\rgb_decoder|Mux10~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\rgb_decoder|Mux9~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\rgb_decoder|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\rgb_decoder|Mux23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\rgb_decoder|Mux22~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\rgb_decoder|Mux21~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\rgb_decoder|Mux20~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\rgb_decoder|Mux19~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\rgb_decoder|Mux22~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\rgb_decoder|Mux23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\rgb_decoder|Mux16~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N30
cyclonev_lcell_comb \clock_divider|Add0~77 (
// Equation(s):
// \clock_divider|Add0~77_sumout  = SUM(( \clock_divider|counter [0] ) + ( VCC ) + ( !VCC ))
// \clock_divider|Add0~78  = CARRY(( \clock_divider|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~77_sumout ),
	.cout(\clock_divider|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~77 .extended_lut = "off";
defparam \clock_divider|Add0~77 .lut_mask = 64'h00000000000000FF;
defparam \clock_divider|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N32
dffeas \clock_divider|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[0] .is_wysiwyg = "true";
defparam \clock_divider|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N33
cyclonev_lcell_comb \clock_divider|Add0~69 (
// Equation(s):
// \clock_divider|Add0~69_sumout  = SUM(( \clock_divider|counter [1] ) + ( GND ) + ( \clock_divider|Add0~78  ))
// \clock_divider|Add0~70  = CARRY(( \clock_divider|counter [1] ) + ( GND ) + ( \clock_divider|Add0~78  ))

	.dataa(!\clock_divider|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~69_sumout ),
	.cout(\clock_divider|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~69 .extended_lut = "off";
defparam \clock_divider|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_divider|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N35
dffeas \clock_divider|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[1] .is_wysiwyg = "true";
defparam \clock_divider|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N36
cyclonev_lcell_comb \clock_divider|Add0~1 (
// Equation(s):
// \clock_divider|Add0~1_sumout  = SUM(( \clock_divider|counter [2] ) + ( GND ) + ( \clock_divider|Add0~70  ))
// \clock_divider|Add0~2  = CARRY(( \clock_divider|counter [2] ) + ( GND ) + ( \clock_divider|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~1_sumout ),
	.cout(\clock_divider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~1 .extended_lut = "off";
defparam \clock_divider|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N38
dffeas \clock_divider|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[2] .is_wysiwyg = "true";
defparam \clock_divider|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N39
cyclonev_lcell_comb \clock_divider|Add0~85 (
// Equation(s):
// \clock_divider|Add0~85_sumout  = SUM(( \clock_divider|counter [3] ) + ( GND ) + ( \clock_divider|Add0~2  ))
// \clock_divider|Add0~86  = CARRY(( \clock_divider|counter [3] ) + ( GND ) + ( \clock_divider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~85_sumout ),
	.cout(\clock_divider|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~85 .extended_lut = "off";
defparam \clock_divider|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N41
dffeas \clock_divider|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[3] .is_wysiwyg = "true";
defparam \clock_divider|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N42
cyclonev_lcell_comb \clock_divider|Add0~73 (
// Equation(s):
// \clock_divider|Add0~73_sumout  = SUM(( \clock_divider|counter [4] ) + ( GND ) + ( \clock_divider|Add0~86  ))
// \clock_divider|Add0~74  = CARRY(( \clock_divider|counter [4] ) + ( GND ) + ( \clock_divider|Add0~86  ))

	.dataa(gnd),
	.datab(!\clock_divider|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~73_sumout ),
	.cout(\clock_divider|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~73 .extended_lut = "off";
defparam \clock_divider|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_divider|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N44
dffeas \clock_divider|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[4] .is_wysiwyg = "true";
defparam \clock_divider|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N45
cyclonev_lcell_comb \clock_divider|Add0~65 (
// Equation(s):
// \clock_divider|Add0~65_sumout  = SUM(( \clock_divider|counter [5] ) + ( GND ) + ( \clock_divider|Add0~74  ))
// \clock_divider|Add0~66  = CARRY(( \clock_divider|counter [5] ) + ( GND ) + ( \clock_divider|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~65_sumout ),
	.cout(\clock_divider|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~65 .extended_lut = "off";
defparam \clock_divider|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N47
dffeas \clock_divider|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[5] .is_wysiwyg = "true";
defparam \clock_divider|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N48
cyclonev_lcell_comb \clock_divider|Add0~109 (
// Equation(s):
// \clock_divider|Add0~109_sumout  = SUM(( \clock_divider|counter [6] ) + ( GND ) + ( \clock_divider|Add0~66  ))
// \clock_divider|Add0~110  = CARRY(( \clock_divider|counter [6] ) + ( GND ) + ( \clock_divider|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~109_sumout ),
	.cout(\clock_divider|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~109 .extended_lut = "off";
defparam \clock_divider|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N50
dffeas \clock_divider|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[6] .is_wysiwyg = "true";
defparam \clock_divider|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N51
cyclonev_lcell_comb \clock_divider|Add0~57 (
// Equation(s):
// \clock_divider|Add0~57_sumout  = SUM(( \clock_divider|counter [7] ) + ( GND ) + ( \clock_divider|Add0~110  ))
// \clock_divider|Add0~58  = CARRY(( \clock_divider|counter [7] ) + ( GND ) + ( \clock_divider|Add0~110  ))

	.dataa(!\clock_divider|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~57_sumout ),
	.cout(\clock_divider|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~57 .extended_lut = "off";
defparam \clock_divider|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_divider|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N53
dffeas \clock_divider|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[7] .is_wysiwyg = "true";
defparam \clock_divider|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N54
cyclonev_lcell_comb \clock_divider|Add0~105 (
// Equation(s):
// \clock_divider|Add0~105_sumout  = SUM(( \clock_divider|counter [8] ) + ( GND ) + ( \clock_divider|Add0~58  ))
// \clock_divider|Add0~106  = CARRY(( \clock_divider|counter [8] ) + ( GND ) + ( \clock_divider|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~105_sumout ),
	.cout(\clock_divider|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~105 .extended_lut = "off";
defparam \clock_divider|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N56
dffeas \clock_divider|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[8] .is_wysiwyg = "true";
defparam \clock_divider|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N57
cyclonev_lcell_comb \clock_divider|Add0~5 (
// Equation(s):
// \clock_divider|Add0~5_sumout  = SUM(( \clock_divider|counter [9] ) + ( GND ) + ( \clock_divider|Add0~106  ))
// \clock_divider|Add0~6  = CARRY(( \clock_divider|counter [9] ) + ( GND ) + ( \clock_divider|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~5_sumout ),
	.cout(\clock_divider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~5 .extended_lut = "off";
defparam \clock_divider|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N59
dffeas \clock_divider|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[9] .is_wysiwyg = "true";
defparam \clock_divider|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N0
cyclonev_lcell_comb \clock_divider|Add0~13 (
// Equation(s):
// \clock_divider|Add0~13_sumout  = SUM(( \clock_divider|counter [10] ) + ( GND ) + ( \clock_divider|Add0~6  ))
// \clock_divider|Add0~14  = CARRY(( \clock_divider|counter [10] ) + ( GND ) + ( \clock_divider|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~13_sumout ),
	.cout(\clock_divider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~13 .extended_lut = "off";
defparam \clock_divider|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N2
dffeas \clock_divider|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[10] .is_wysiwyg = "true";
defparam \clock_divider|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N3
cyclonev_lcell_comb \clock_divider|Add0~9 (
// Equation(s):
// \clock_divider|Add0~9_sumout  = SUM(( \clock_divider|counter [11] ) + ( GND ) + ( \clock_divider|Add0~14  ))
// \clock_divider|Add0~10  = CARRY(( \clock_divider|counter [11] ) + ( GND ) + ( \clock_divider|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~9_sumout ),
	.cout(\clock_divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~9 .extended_lut = "off";
defparam \clock_divider|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N5
dffeas \clock_divider|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[11] .is_wysiwyg = "true";
defparam \clock_divider|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N6
cyclonev_lcell_comb \clock_divider|Add0~17 (
// Equation(s):
// \clock_divider|Add0~17_sumout  = SUM(( \clock_divider|counter [12] ) + ( GND ) + ( \clock_divider|Add0~10  ))
// \clock_divider|Add0~18  = CARRY(( \clock_divider|counter [12] ) + ( GND ) + ( \clock_divider|Add0~10  ))

	.dataa(gnd),
	.datab(!\clock_divider|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~17_sumout ),
	.cout(\clock_divider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~17 .extended_lut = "off";
defparam \clock_divider|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N8
dffeas \clock_divider|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[12] .is_wysiwyg = "true";
defparam \clock_divider|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N9
cyclonev_lcell_comb \clock_divider|Add0~21 (
// Equation(s):
// \clock_divider|Add0~21_sumout  = SUM(( \clock_divider|counter [13] ) + ( GND ) + ( \clock_divider|Add0~18  ))
// \clock_divider|Add0~22  = CARRY(( \clock_divider|counter [13] ) + ( GND ) + ( \clock_divider|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~21_sumout ),
	.cout(\clock_divider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~21 .extended_lut = "off";
defparam \clock_divider|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N11
dffeas \clock_divider|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[13] .is_wysiwyg = "true";
defparam \clock_divider|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N12
cyclonev_lcell_comb \clock_divider|Add0~25 (
// Equation(s):
// \clock_divider|Add0~25_sumout  = SUM(( \clock_divider|counter [14] ) + ( GND ) + ( \clock_divider|Add0~22  ))
// \clock_divider|Add0~26  = CARRY(( \clock_divider|counter [14] ) + ( GND ) + ( \clock_divider|Add0~22  ))

	.dataa(gnd),
	.datab(!\clock_divider|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~25_sumout ),
	.cout(\clock_divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~25 .extended_lut = "off";
defparam \clock_divider|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N14
dffeas \clock_divider|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[14] .is_wysiwyg = "true";
defparam \clock_divider|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N15
cyclonev_lcell_comb \clock_divider|Add0~29 (
// Equation(s):
// \clock_divider|Add0~29_sumout  = SUM(( \clock_divider|counter [15] ) + ( GND ) + ( \clock_divider|Add0~26  ))
// \clock_divider|Add0~30  = CARRY(( \clock_divider|counter [15] ) + ( GND ) + ( \clock_divider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~29_sumout ),
	.cout(\clock_divider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~29 .extended_lut = "off";
defparam \clock_divider|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N17
dffeas \clock_divider|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[15] .is_wysiwyg = "true";
defparam \clock_divider|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N18
cyclonev_lcell_comb \clock_divider|Add0~37 (
// Equation(s):
// \clock_divider|Add0~37_sumout  = SUM(( \clock_divider|counter [16] ) + ( GND ) + ( \clock_divider|Add0~30  ))
// \clock_divider|Add0~38  = CARRY(( \clock_divider|counter [16] ) + ( GND ) + ( \clock_divider|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~37_sumout ),
	.cout(\clock_divider|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~37 .extended_lut = "off";
defparam \clock_divider|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N20
dffeas \clock_divider|counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[16] .is_wysiwyg = "true";
defparam \clock_divider|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N21
cyclonev_lcell_comb \clock_divider|Add0~33 (
// Equation(s):
// \clock_divider|Add0~33_sumout  = SUM(( \clock_divider|counter [17] ) + ( GND ) + ( \clock_divider|Add0~38  ))
// \clock_divider|Add0~34  = CARRY(( \clock_divider|counter [17] ) + ( GND ) + ( \clock_divider|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~33_sumout ),
	.cout(\clock_divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~33 .extended_lut = "off";
defparam \clock_divider|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N23
dffeas \clock_divider|counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[17] .is_wysiwyg = "true";
defparam \clock_divider|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N24
cyclonev_lcell_comb \clock_divider|Add0~41 (
// Equation(s):
// \clock_divider|Add0~41_sumout  = SUM(( \clock_divider|counter [18] ) + ( GND ) + ( \clock_divider|Add0~34  ))
// \clock_divider|Add0~42  = CARRY(( \clock_divider|counter [18] ) + ( GND ) + ( \clock_divider|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~41_sumout ),
	.cout(\clock_divider|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~41 .extended_lut = "off";
defparam \clock_divider|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N26
dffeas \clock_divider|counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_divider|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[18] .is_wysiwyg = "true";
defparam \clock_divider|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N27
cyclonev_lcell_comb \clock_divider|Add0~45 (
// Equation(s):
// \clock_divider|Add0~45_sumout  = SUM(( \clock_divider|counter [19] ) + ( GND ) + ( \clock_divider|Add0~42  ))
// \clock_divider|Add0~46  = CARRY(( \clock_divider|counter [19] ) + ( GND ) + ( \clock_divider|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~45_sumout ),
	.cout(\clock_divider|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~45 .extended_lut = "off";
defparam \clock_divider|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N11
dffeas \clock_divider|counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_divider|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[19] .is_wysiwyg = "true";
defparam \clock_divider|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N30
cyclonev_lcell_comb \clock_divider|Add0~49 (
// Equation(s):
// \clock_divider|Add0~49_sumout  = SUM(( \clock_divider|counter [20] ) + ( GND ) + ( \clock_divider|Add0~46  ))
// \clock_divider|Add0~50  = CARRY(( \clock_divider|counter [20] ) + ( GND ) + ( \clock_divider|Add0~46  ))

	.dataa(gnd),
	.datab(!\clock_divider|counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~49_sumout ),
	.cout(\clock_divider|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~49 .extended_lut = "off";
defparam \clock_divider|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_divider|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N32
dffeas \clock_divider|counter[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[20] .is_wysiwyg = "true";
defparam \clock_divider|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N33
cyclonev_lcell_comb \clock_divider|Add0~53 (
// Equation(s):
// \clock_divider|Add0~53_sumout  = SUM(( \clock_divider|counter [21] ) + ( GND ) + ( \clock_divider|Add0~50  ))
// \clock_divider|Add0~54  = CARRY(( \clock_divider|counter [21] ) + ( GND ) + ( \clock_divider|Add0~50  ))

	.dataa(!\clock_divider|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~53_sumout ),
	.cout(\clock_divider|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~53 .extended_lut = "off";
defparam \clock_divider|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_divider|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N35
dffeas \clock_divider|counter[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[21] .is_wysiwyg = "true";
defparam \clock_divider|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N36
cyclonev_lcell_comb \clock_divider|Add0~61 (
// Equation(s):
// \clock_divider|Add0~61_sumout  = SUM(( \clock_divider|counter [22] ) + ( GND ) + ( \clock_divider|Add0~54  ))
// \clock_divider|Add0~62  = CARRY(( \clock_divider|counter [22] ) + ( GND ) + ( \clock_divider|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~61_sumout ),
	.cout(\clock_divider|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~61 .extended_lut = "off";
defparam \clock_divider|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N38
dffeas \clock_divider|counter[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[22] .is_wysiwyg = "true";
defparam \clock_divider|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N39
cyclonev_lcell_comb \clock_divider|Add0~81 (
// Equation(s):
// \clock_divider|Add0~81_sumout  = SUM(( \clock_divider|counter [23] ) + ( GND ) + ( \clock_divider|Add0~62  ))
// \clock_divider|Add0~82  = CARRY(( \clock_divider|counter [23] ) + ( GND ) + ( \clock_divider|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~81_sumout ),
	.cout(\clock_divider|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~81 .extended_lut = "off";
defparam \clock_divider|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N41
dffeas \clock_divider|counter[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[23] .is_wysiwyg = "true";
defparam \clock_divider|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N42
cyclonev_lcell_comb \clock_divider|Add0~89 (
// Equation(s):
// \clock_divider|Add0~89_sumout  = SUM(( \clock_divider|counter [24] ) + ( GND ) + ( \clock_divider|Add0~82  ))
// \clock_divider|Add0~90  = CARRY(( \clock_divider|counter [24] ) + ( GND ) + ( \clock_divider|Add0~82  ))

	.dataa(gnd),
	.datab(!\clock_divider|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~89_sumout ),
	.cout(\clock_divider|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~89 .extended_lut = "off";
defparam \clock_divider|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_divider|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N44
dffeas \clock_divider|counter[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[24] .is_wysiwyg = "true";
defparam \clock_divider|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N54
cyclonev_lcell_comb \clock_divider|LessThan1~1 (
// Equation(s):
// \clock_divider|LessThan1~1_combout  = ( !\clock_divider|counter [14] & ( !\clock_divider|counter [13] & ( (!\clock_divider|counter [17] & (!\clock_divider|counter [15] & (!\clock_divider|counter [16] & !\clock_divider|counter [12]))) ) ) )

	.dataa(!\clock_divider|counter [17]),
	.datab(!\clock_divider|counter [15]),
	.datac(!\clock_divider|counter [16]),
	.datad(!\clock_divider|counter [12]),
	.datae(!\clock_divider|counter [14]),
	.dataf(!\clock_divider|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|LessThan1~1 .extended_lut = "off";
defparam \clock_divider|LessThan1~1 .lut_mask = 64'h8000000000000000;
defparam \clock_divider|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N0
cyclonev_lcell_comb \clock_divider|LessThan1~3 (
// Equation(s):
// \clock_divider|LessThan1~3_combout  = ( !\clock_divider|counter [5] & ( !\clock_divider|counter [3] & ( (!\clock_divider|counter [1] & (!\clock_divider|counter [0] & (!\clock_divider|counter [23] & !\clock_divider|counter [4]))) ) ) )

	.dataa(!\clock_divider|counter [1]),
	.datab(!\clock_divider|counter [0]),
	.datac(!\clock_divider|counter [23]),
	.datad(!\clock_divider|counter [4]),
	.datae(!\clock_divider|counter [5]),
	.dataf(!\clock_divider|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|LessThan1~3 .extended_lut = "off";
defparam \clock_divider|LessThan1~3 .lut_mask = 64'h8000000000000000;
defparam \clock_divider|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N6
cyclonev_lcell_comb \clock_divider|LessThan1~0 (
// Equation(s):
// \clock_divider|LessThan1~0_combout  = ( !\clock_divider|counter [9] & ( !\clock_divider|counter [10] & ( (!\clock_divider|counter [2] & !\clock_divider|counter [11]) ) ) )

	.dataa(!\clock_divider|counter [2]),
	.datab(gnd),
	.datac(!\clock_divider|counter [11]),
	.datad(gnd),
	.datae(!\clock_divider|counter [9]),
	.dataf(!\clock_divider|counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|LessThan1~0 .extended_lut = "off";
defparam \clock_divider|LessThan1~0 .lut_mask = 64'hA0A0000000000000;
defparam \clock_divider|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N27
cyclonev_lcell_comb \clock_divider|LessThan1~2 (
// Equation(s):
// \clock_divider|LessThan1~2_combout  = ( !\clock_divider|counter [20] & ( !\clock_divider|counter [7] & ( (!\clock_divider|counter [18] & (!\clock_divider|counter [21] & (!\clock_divider|counter [19] & !\clock_divider|counter [22]))) ) ) )

	.dataa(!\clock_divider|counter [18]),
	.datab(!\clock_divider|counter [21]),
	.datac(!\clock_divider|counter [19]),
	.datad(!\clock_divider|counter [22]),
	.datae(!\clock_divider|counter [20]),
	.dataf(!\clock_divider|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|LessThan1~2 .extended_lut = "off";
defparam \clock_divider|LessThan1~2 .lut_mask = 64'h8000000000000000;
defparam \clock_divider|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N45
cyclonev_lcell_comb \clock_divider|Add0~93 (
// Equation(s):
// \clock_divider|Add0~93_sumout  = SUM(( \clock_divider|counter [25] ) + ( GND ) + ( \clock_divider|Add0~90  ))
// \clock_divider|Add0~94  = CARRY(( \clock_divider|counter [25] ) + ( GND ) + ( \clock_divider|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~93_sumout ),
	.cout(\clock_divider|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~93 .extended_lut = "off";
defparam \clock_divider|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N47
dffeas \clock_divider|counter[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[25] .is_wysiwyg = "true";
defparam \clock_divider|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N48
cyclonev_lcell_comb \clock_divider|Add0~97 (
// Equation(s):
// \clock_divider|Add0~97_sumout  = SUM(( \clock_divider|counter [26] ) + ( GND ) + ( \clock_divider|Add0~94  ))
// \clock_divider|Add0~98  = CARRY(( \clock_divider|counter [26] ) + ( GND ) + ( \clock_divider|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~97_sumout ),
	.cout(\clock_divider|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~97 .extended_lut = "off";
defparam \clock_divider|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N50
dffeas \clock_divider|counter[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[26] .is_wysiwyg = "true";
defparam \clock_divider|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N51
cyclonev_lcell_comb \clock_divider|Add0~101 (
// Equation(s):
// \clock_divider|Add0~101_sumout  = SUM(( \clock_divider|counter [27] ) + ( GND ) + ( \clock_divider|Add0~98  ))

	.dataa(!\clock_divider|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~101 .extended_lut = "off";
defparam \clock_divider|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_divider|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N53
dffeas \clock_divider|counter[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[27] .is_wysiwyg = "true";
defparam \clock_divider|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N12
cyclonev_lcell_comb \clock_divider|LessThan1~4 (
// Equation(s):
// \clock_divider|LessThan1~4_combout  = ( !\clock_divider|counter [8] & ( !\clock_divider|counter [6] & ( (!\clock_divider|counter [25] & (!\clock_divider|counter [26] & !\clock_divider|counter [27])) ) ) )

	.dataa(!\clock_divider|counter [25]),
	.datab(gnd),
	.datac(!\clock_divider|counter [26]),
	.datad(!\clock_divider|counter [27]),
	.datae(!\clock_divider|counter [8]),
	.dataf(!\clock_divider|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|LessThan1~4 .extended_lut = "off";
defparam \clock_divider|LessThan1~4 .lut_mask = 64'hA000000000000000;
defparam \clock_divider|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N18
cyclonev_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = LCELL(( \clock_divider|LessThan1~2_combout  & ( \clock_divider|LessThan1~4_combout  & ( ((!\clock_divider|LessThan1~1_combout ) # ((!\clock_divider|LessThan1~3_combout ) # (!\clock_divider|LessThan1~0_combout ))) # 
// (\clock_divider|counter [24]) ) ) ) # ( !\clock_divider|LessThan1~2_combout  & ( \clock_divider|LessThan1~4_combout  ) ) # ( \clock_divider|LessThan1~2_combout  & ( !\clock_divider|LessThan1~4_combout  ) ) # ( !\clock_divider|LessThan1~2_combout  & ( 
// !\clock_divider|LessThan1~4_combout  ) ))

	.dataa(!\clock_divider|counter [24]),
	.datab(!\clock_divider|LessThan1~1_combout ),
	.datac(!\clock_divider|LessThan1~3_combout ),
	.datad(!\clock_divider|LessThan1~0_combout ),
	.datae(!\clock_divider|LessThan1~2_combout ),
	.dataf(!\clock_divider|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~0 .extended_lut = "off";
defparam \rtl~0 .lut_mask = 64'hFFFFFFFFFFFFFFFD;
defparam \rtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N57
cyclonev_lcell_comb \VGA|h_counter|Q[0]~0 (
// Equation(s):
// \VGA|h_counter|Q[0]~0_combout  = ( !\VGA|h_counter|Q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|h_counter|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|h_counter|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|h_counter|Q[0]~0 .extended_lut = "off";
defparam \VGA|h_counter|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \VGA|h_counter|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N56
dffeas \VGA|h_counter|Q[0] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\VGA|h_counter|Q[0]~0_combout ),
	.clrn(!\VGA|maxscreenh_comparator|Equal0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|h_counter|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|h_counter|Q[0] .is_wysiwyg = "true";
defparam \VGA|h_counter|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N0
cyclonev_lcell_comb \VGA|h_counter|Add0~25 (
// Equation(s):
// \VGA|h_counter|Add0~25_sumout  = SUM(( \VGA|h_counter|Q [0] ) + ( \VGA|h_counter|Q [1] ) + ( !VCC ))
// \VGA|h_counter|Add0~26  = CARRY(( \VGA|h_counter|Q [0] ) + ( \VGA|h_counter|Q [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\VGA|h_counter|Q [0]),
	.datac(!\VGA|h_counter|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|h_counter|Add0~25_sumout ),
	.cout(\VGA|h_counter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|h_counter|Add0~25 .extended_lut = "off";
defparam \VGA|h_counter|Add0~25 .lut_mask = 64'h0000F0F000003333;
defparam \VGA|h_counter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N53
dffeas \VGA|h_counter|Q[1] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\VGA|h_counter|Add0~25_sumout ),
	.clrn(!\VGA|maxscreenh_comparator|Equal0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|h_counter|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|h_counter|Q[1] .is_wysiwyg = "true";
defparam \VGA|h_counter|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N3
cyclonev_lcell_comb \VGA|h_counter|Add0~21 (
// Equation(s):
// \VGA|h_counter|Add0~21_sumout  = SUM(( \VGA|h_counter|Q [2] ) + ( GND ) + ( \VGA|h_counter|Add0~26  ))
// \VGA|h_counter|Add0~22  = CARRY(( \VGA|h_counter|Q [2] ) + ( GND ) + ( \VGA|h_counter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|h_counter|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|h_counter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|h_counter|Add0~21_sumout ),
	.cout(\VGA|h_counter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|h_counter|Add0~21 .extended_lut = "off";
defparam \VGA|h_counter|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|h_counter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N35
dffeas \VGA|h_counter|Q[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\VGA|h_counter|Add0~21_sumout ),
	.clrn(!\VGA|maxscreenh_comparator|Equal0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|h_counter|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|h_counter|Q[2] .is_wysiwyg = "true";
defparam \VGA|h_counter|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N6
cyclonev_lcell_comb \VGA|h_counter|Add0~33 (
// Equation(s):
// \VGA|h_counter|Add0~33_sumout  = SUM(( \VGA|h_counter|Q [3] ) + ( GND ) + ( \VGA|h_counter|Add0~22  ))
// \VGA|h_counter|Add0~34  = CARRY(( \VGA|h_counter|Q [3] ) + ( GND ) + ( \VGA|h_counter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|h_counter|Q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|h_counter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|h_counter|Add0~33_sumout ),
	.cout(\VGA|h_counter|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|h_counter|Add0~33 .extended_lut = "off";
defparam \VGA|h_counter|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|h_counter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N59
dffeas \VGA|h_counter|Q[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\VGA|h_counter|Add0~33_sumout ),
	.clrn(!\VGA|maxscreenh_comparator|Equal0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|h_counter|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|h_counter|Q[3] .is_wysiwyg = "true";
defparam \VGA|h_counter|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N9
cyclonev_lcell_comb \VGA|h_counter|Add0~29 (
// Equation(s):
// \VGA|h_counter|Add0~29_sumout  = SUM(( \VGA|h_counter|Q [4] ) + ( GND ) + ( \VGA|h_counter|Add0~34  ))
// \VGA|h_counter|Add0~30  = CARRY(( \VGA|h_counter|Q [4] ) + ( GND ) + ( \VGA|h_counter|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|h_counter|Q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|h_counter|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|h_counter|Add0~29_sumout ),
	.cout(\VGA|h_counter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|h_counter|Add0~29 .extended_lut = "off";
defparam \VGA|h_counter|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|h_counter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N44
dffeas \VGA|h_counter|Q[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\VGA|h_counter|Add0~29_sumout ),
	.clrn(!\VGA|maxscreenh_comparator|Equal0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|h_counter|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|h_counter|Q[4] .is_wysiwyg = "true";
defparam \VGA|h_counter|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N12
cyclonev_lcell_comb \VGA|h_counter|Add0~17 (
// Equation(s):
// \VGA|h_counter|Add0~17_sumout  = SUM(( \VGA|h_counter|Q [5] ) + ( GND ) + ( \VGA|h_counter|Add0~30  ))
// \VGA|h_counter|Add0~18  = CARRY(( \VGA|h_counter|Q [5] ) + ( GND ) + ( \VGA|h_counter|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|h_counter|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|h_counter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|h_counter|Add0~17_sumout ),
	.cout(\VGA|h_counter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|h_counter|Add0~17 .extended_lut = "off";
defparam \VGA|h_counter|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|h_counter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N38
dffeas \VGA|h_counter|Q[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\VGA|h_counter|Add0~17_sumout ),
	.clrn(!\VGA|maxscreenh_comparator|Equal0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|h_counter|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|h_counter|Q[5] .is_wysiwyg = "true";
defparam \VGA|h_counter|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N15
cyclonev_lcell_comb \VGA|h_counter|Add0~13 (
// Equation(s):
// \VGA|h_counter|Add0~13_sumout  = SUM(( \VGA|h_counter|Q [6] ) + ( GND ) + ( \VGA|h_counter|Add0~18  ))
// \VGA|h_counter|Add0~14  = CARRY(( \VGA|h_counter|Q [6] ) + ( GND ) + ( \VGA|h_counter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|h_counter|Q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|h_counter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|h_counter|Add0~13_sumout ),
	.cout(\VGA|h_counter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|h_counter|Add0~13 .extended_lut = "off";
defparam \VGA|h_counter|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|h_counter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N11
dffeas \VGA|h_counter|Q[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\VGA|h_counter|Add0~13_sumout ),
	.clrn(!\VGA|maxscreenh_comparator|Equal0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|h_counter|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|h_counter|Q[6] .is_wysiwyg = "true";
defparam \VGA|h_counter|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N18
cyclonev_lcell_comb \VGA|h_counter|Add0~9 (
// Equation(s):
// \VGA|h_counter|Add0~9_sumout  = SUM(( \VGA|h_counter|Q [7] ) + ( GND ) + ( \VGA|h_counter|Add0~14  ))
// \VGA|h_counter|Add0~10  = CARRY(( \VGA|h_counter|Q [7] ) + ( GND ) + ( \VGA|h_counter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|h_counter|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|h_counter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|h_counter|Add0~9_sumout ),
	.cout(\VGA|h_counter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|h_counter|Add0~9 .extended_lut = "off";
defparam \VGA|h_counter|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|h_counter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N50
dffeas \VGA|h_counter|Q[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\VGA|h_counter|Add0~9_sumout ),
	.clrn(!\VGA|maxscreenh_comparator|Equal0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|h_counter|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|h_counter|Q[7] .is_wysiwyg = "true";
defparam \VGA|h_counter|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N21
cyclonev_lcell_comb \VGA|h_counter|Add0~5 (
// Equation(s):
// \VGA|h_counter|Add0~5_sumout  = SUM(( \VGA|h_counter|Q [8] ) + ( GND ) + ( \VGA|h_counter|Add0~10  ))
// \VGA|h_counter|Add0~6  = CARRY(( \VGA|h_counter|Q [8] ) + ( GND ) + ( \VGA|h_counter|Add0~10  ))

	.dataa(!\VGA|h_counter|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|h_counter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|h_counter|Add0~5_sumout ),
	.cout(\VGA|h_counter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|h_counter|Add0~5 .extended_lut = "off";
defparam \VGA|h_counter|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|h_counter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N32
dffeas \VGA|h_counter|Q[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\VGA|h_counter|Add0~5_sumout ),
	.clrn(!\VGA|maxscreenh_comparator|Equal0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|h_counter|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|h_counter|Q[8] .is_wysiwyg = "true";
defparam \VGA|h_counter|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N24
cyclonev_lcell_comb \VGA|h_counter|Add0~1 (
// Equation(s):
// \VGA|h_counter|Add0~1_sumout  = SUM(( \VGA|h_counter|Q [9] ) + ( GND ) + ( \VGA|h_counter|Add0~6  ))

	.dataa(gnd),
	.datab(!\VGA|h_counter|Q [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|h_counter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|h_counter|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|h_counter|Add0~1 .extended_lut = "off";
defparam \VGA|h_counter|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|h_counter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N41
dffeas \VGA|h_counter|Q[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\VGA|h_counter|Add0~1_sumout ),
	.clrn(!\VGA|maxscreenh_comparator|Equal0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|h_counter|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|h_counter|Q[9] .is_wysiwyg = "true";
defparam \VGA|h_counter|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N54
cyclonev_lcell_comb \VGA|maxscreenh_comparator|Equal0~0 (
// Equation(s):
// \VGA|maxscreenh_comparator|Equal0~0_combout  = ( !\VGA|h_counter|Q [2] & ( (\VGA|h_counter|Q [9] & (!\VGA|h_counter|Q [1] & \VGA|h_counter|Q [0])) ) )

	.dataa(gnd),
	.datab(!\VGA|h_counter|Q [9]),
	.datac(!\VGA|h_counter|Q [1]),
	.datad(!\VGA|h_counter|Q [0]),
	.datae(gnd),
	.dataf(!\VGA|h_counter|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|maxscreenh_comparator|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|maxscreenh_comparator|Equal0~0 .extended_lut = "off";
defparam \VGA|maxscreenh_comparator|Equal0~0 .lut_mask = 64'h0030003000000000;
defparam \VGA|maxscreenh_comparator|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N45
cyclonev_lcell_comb \VGA|maxscreenh_comparator|Equal0~1 (
// Equation(s):
// \VGA|maxscreenh_comparator|Equal0~1_combout  = ( !\VGA|h_counter|Q [7] & ( (!\VGA|h_counter|Q [6] & (\VGA|h_counter|Q [8] & !\VGA|h_counter|Q [5])) ) )

	.dataa(gnd),
	.datab(!\VGA|h_counter|Q [6]),
	.datac(!\VGA|h_counter|Q [8]),
	.datad(!\VGA|h_counter|Q [5]),
	.datae(gnd),
	.dataf(!\VGA|h_counter|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|maxscreenh_comparator|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|maxscreenh_comparator|Equal0~1 .extended_lut = "off";
defparam \VGA|maxscreenh_comparator|Equal0~1 .lut_mask = 64'h0C000C0000000000;
defparam \VGA|maxscreenh_comparator|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N57
cyclonev_lcell_comb \VGA|maxscreenh_comparator|Equal0 (
// Equation(s):
// \VGA|maxscreenh_comparator|Equal0~combout  = LCELL(( \VGA|maxscreenh_comparator|Equal0~1_combout  & ( (\VGA|maxscreenh_comparator|Equal0~0_combout  & (\VGA|h_counter|Q [4] & \VGA|h_counter|Q [3])) ) ))

	.dataa(!\VGA|maxscreenh_comparator|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\VGA|h_counter|Q [4]),
	.datad(!\VGA|h_counter|Q [3]),
	.datae(gnd),
	.dataf(!\VGA|maxscreenh_comparator|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|maxscreenh_comparator|Equal0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|maxscreenh_comparator|Equal0 .extended_lut = "off";
defparam \VGA|maxscreenh_comparator|Equal0 .lut_mask = 64'h0000000000050005;
defparam \VGA|maxscreenh_comparator|Equal0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N24
cyclonev_lcell_comb \VGA|v_counter|Q[0]~0 (
// Equation(s):
// \VGA|v_counter|Q[0]~0_combout  = !\VGA|v_counter|Q [0]

	.dataa(!\VGA|v_counter|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|v_counter|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|v_counter|Q[0]~0 .extended_lut = "off";
defparam \VGA|v_counter|Q[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \VGA|v_counter|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N30
cyclonev_lcell_comb \VGA|v_counter|Add0~33 (
// Equation(s):
// \VGA|v_counter|Add0~33_sumout  = SUM(( \VGA|v_counter|Q[1]~DUPLICATE_q  ) + ( \VGA|v_counter|Q [0] ) + ( !VCC ))
// \VGA|v_counter|Add0~34  = CARRY(( \VGA|v_counter|Q[1]~DUPLICATE_q  ) + ( \VGA|v_counter|Q [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|v_counter|Q [0]),
	.datad(!\VGA|v_counter|Q[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|v_counter|Add0~33_sumout ),
	.cout(\VGA|v_counter|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|v_counter|Add0~33 .extended_lut = "off";
defparam \VGA|v_counter|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|v_counter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y80_N58
dffeas \VGA|v_counter|Q[1]~DUPLICATE (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~33_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N51
cyclonev_lcell_comb \VGA|v_counter|Add0~13 (
// Equation(s):
// \VGA|v_counter|Add0~13_sumout  = SUM(( \VGA|v_counter|Q [8] ) + ( GND ) + ( \VGA|v_counter|Add0~18  ))
// \VGA|v_counter|Add0~14  = CARRY(( \VGA|v_counter|Q [8] ) + ( GND ) + ( \VGA|v_counter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|v_counter|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|v_counter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|v_counter|Add0~13_sumout ),
	.cout(\VGA|v_counter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|v_counter|Add0~13 .extended_lut = "off";
defparam \VGA|v_counter|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|v_counter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N54
cyclonev_lcell_comb \VGA|v_counter|Add0~1 (
// Equation(s):
// \VGA|v_counter|Add0~1_sumout  = SUM(( \VGA|v_counter|Q [9] ) + ( GND ) + ( \VGA|v_counter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|v_counter|Q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|v_counter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|v_counter|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|v_counter|Add0~1 .extended_lut = "off";
defparam \VGA|v_counter|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|v_counter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y80_N11
dffeas \VGA|v_counter|Q[9] (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~1_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[9] .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N48
cyclonev_lcell_comb \VGA|maxscreenv_comparator|Equal0~1 (
// Equation(s):
// \VGA|maxscreenv_comparator|Equal0~1_combout  = ( \VGA|maxscreenv_comparator|Equal0~0_combout  & ( \VGA|v_counter|Q [9] & ( (\VGA|v_counter|Q [0] & (\VGA|v_counter|Q [3] & (!\VGA|v_counter|Q[1]~DUPLICATE_q  & \VGA|v_counter|Q [2]))) ) ) )

	.dataa(!\VGA|v_counter|Q [0]),
	.datab(!\VGA|v_counter|Q [3]),
	.datac(!\VGA|v_counter|Q[1]~DUPLICATE_q ),
	.datad(!\VGA|v_counter|Q [2]),
	.datae(!\VGA|maxscreenv_comparator|Equal0~0_combout ),
	.dataf(!\VGA|v_counter|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|maxscreenv_comparator|Equal0~1 .extended_lut = "off";
defparam \VGA|maxscreenv_comparator|Equal0~1 .lut_mask = 64'h0000000000000010;
defparam \VGA|maxscreenv_comparator|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y80_N56
dffeas \VGA|v_counter|Q[0] (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Q[0]~0_combout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[0] .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N33
cyclonev_lcell_comb \VGA|v_counter|Add0~9 (
// Equation(s):
// \VGA|v_counter|Add0~9_sumout  = SUM(( \VGA|v_counter|Q [2] ) + ( GND ) + ( \VGA|v_counter|Add0~34  ))
// \VGA|v_counter|Add0~10  = CARRY(( \VGA|v_counter|Q [2] ) + ( GND ) + ( \VGA|v_counter|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|v_counter|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|v_counter|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|v_counter|Add0~9_sumout ),
	.cout(\VGA|v_counter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|v_counter|Add0~9 .extended_lut = "off";
defparam \VGA|v_counter|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|v_counter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y80_N32
dffeas \VGA|v_counter|Q[2] (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~9_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[2] .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N36
cyclonev_lcell_comb \VGA|v_counter|Add0~5 (
// Equation(s):
// \VGA|v_counter|Add0~5_sumout  = SUM(( \VGA|v_counter|Q [3] ) + ( GND ) + ( \VGA|v_counter|Add0~10  ))
// \VGA|v_counter|Add0~6  = CARRY(( \VGA|v_counter|Q [3] ) + ( GND ) + ( \VGA|v_counter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|v_counter|Q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|v_counter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|v_counter|Add0~5_sumout ),
	.cout(\VGA|v_counter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|v_counter|Add0~5 .extended_lut = "off";
defparam \VGA|v_counter|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|v_counter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y80_N41
dffeas \VGA|v_counter|Q[3] (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~5_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[3] .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N39
cyclonev_lcell_comb \VGA|v_counter|Add0~29 (
// Equation(s):
// \VGA|v_counter|Add0~29_sumout  = SUM(( \VGA|v_counter|Q [4] ) + ( GND ) + ( \VGA|v_counter|Add0~6  ))
// \VGA|v_counter|Add0~30  = CARRY(( \VGA|v_counter|Q [4] ) + ( GND ) + ( \VGA|v_counter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|v_counter|Q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|v_counter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|v_counter|Add0~29_sumout ),
	.cout(\VGA|v_counter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|v_counter|Add0~29 .extended_lut = "off";
defparam \VGA|v_counter|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|v_counter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y80_N50
dffeas \VGA|v_counter|Q[4] (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~29_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[4] .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N42
cyclonev_lcell_comb \VGA|v_counter|Add0~25 (
// Equation(s):
// \VGA|v_counter|Add0~25_sumout  = SUM(( \VGA|v_counter|Q [5] ) + ( GND ) + ( \VGA|v_counter|Add0~30  ))
// \VGA|v_counter|Add0~26  = CARRY(( \VGA|v_counter|Q [5] ) + ( GND ) + ( \VGA|v_counter|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|v_counter|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|v_counter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|v_counter|Add0~25_sumout ),
	.cout(\VGA|v_counter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|v_counter|Add0~25 .extended_lut = "off";
defparam \VGA|v_counter|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|v_counter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y80_N52
dffeas \VGA|v_counter|Q[5] (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~25_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[5] .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N45
cyclonev_lcell_comb \VGA|v_counter|Add0~21 (
// Equation(s):
// \VGA|v_counter|Add0~21_sumout  = SUM(( \VGA|v_counter|Q [6] ) + ( GND ) + ( \VGA|v_counter|Add0~26  ))
// \VGA|v_counter|Add0~22  = CARRY(( \VGA|v_counter|Q [6] ) + ( GND ) + ( \VGA|v_counter|Add0~26  ))

	.dataa(!\VGA|v_counter|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|v_counter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|v_counter|Add0~21_sumout ),
	.cout(\VGA|v_counter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|v_counter|Add0~21 .extended_lut = "off";
defparam \VGA|v_counter|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|v_counter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y80_N37
dffeas \VGA|v_counter|Q[6] (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~21_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[6] .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N48
cyclonev_lcell_comb \VGA|v_counter|Add0~17 (
// Equation(s):
// \VGA|v_counter|Add0~17_sumout  = SUM(( \VGA|v_counter|Q [7] ) + ( GND ) + ( \VGA|v_counter|Add0~22  ))
// \VGA|v_counter|Add0~18  = CARRY(( \VGA|v_counter|Q [7] ) + ( GND ) + ( \VGA|v_counter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|v_counter|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|v_counter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|v_counter|Add0~17_sumout ),
	.cout(\VGA|v_counter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|v_counter|Add0~17 .extended_lut = "off";
defparam \VGA|v_counter|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|v_counter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y80_N17
dffeas \VGA|v_counter|Q[7] (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~17_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[7] .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y80_N5
dffeas \VGA|v_counter|Q[8] (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~13_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[8] .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y80_N53
dffeas \VGA|v_counter|Q[5]~DUPLICATE (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~25_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y80_N38
dffeas \VGA|v_counter|Q[6]~DUPLICATE (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~21_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N39
cyclonev_lcell_comb \VGA|maxscreenv_comparator|Equal0~0 (
// Equation(s):
// \VGA|maxscreenv_comparator|Equal0~0_combout  = ( !\VGA|v_counter|Q[6]~DUPLICATE_q  & ( !\VGA|v_counter|Q [4] & ( (!\VGA|v_counter|Q [8] & (!\VGA|v_counter|Q [7] & !\VGA|v_counter|Q[5]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA|v_counter|Q [8]),
	.datab(gnd),
	.datac(!\VGA|v_counter|Q [7]),
	.datad(!\VGA|v_counter|Q[5]~DUPLICATE_q ),
	.datae(!\VGA|v_counter|Q[6]~DUPLICATE_q ),
	.dataf(!\VGA|v_counter|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|maxscreenv_comparator|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|maxscreenv_comparator|Equal0~0 .extended_lut = "off";
defparam \VGA|maxscreenv_comparator|Equal0~0 .lut_mask = 64'hA000000000000000;
defparam \VGA|maxscreenv_comparator|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N30
cyclonev_lcell_comb \VGA|vmin_comparator|LessThan1~0 (
// Equation(s):
// \VGA|vmin_comparator|LessThan1~0_combout  = ( \VGA|v_counter|Q [9] & ( (!\VGA|maxscreenv_comparator|Equal0~0_combout ) # ((\VGA|v_counter|Q [3] & \VGA|v_counter|Q [2])) ) )

	.dataa(gnd),
	.datab(!\VGA|maxscreenv_comparator|Equal0~0_combout ),
	.datac(!\VGA|v_counter|Q [3]),
	.datad(!\VGA|v_counter|Q [2]),
	.datae(gnd),
	.dataf(!\VGA|v_counter|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vmin_comparator|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vmin_comparator|LessThan1~0 .extended_lut = "off";
defparam \VGA|vmin_comparator|LessThan1~0 .lut_mask = 64'h00000000CCCFCCCF;
defparam \VGA|vmin_comparator|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N30
cyclonev_lcell_comb \VGA|hmin_comparator|LessThan1~0 (
// Equation(s):
// \VGA|hmin_comparator|LessThan1~0_combout  = ( \VGA|h_counter|Q [1] & ( \VGA|h_counter|Q [4] & ( (\VGA|h_counter|Q [5] & (\VGA|h_counter|Q [3] & ((\VGA|h_counter|Q [0]) # (\VGA|h_counter|Q [2])))) ) ) ) # ( !\VGA|h_counter|Q [1] & ( \VGA|h_counter|Q [4] & 
// ( (\VGA|h_counter|Q [5] & (\VGA|h_counter|Q [2] & \VGA|h_counter|Q [3])) ) ) )

	.dataa(!\VGA|h_counter|Q [5]),
	.datab(!\VGA|h_counter|Q [2]),
	.datac(!\VGA|h_counter|Q [3]),
	.datad(!\VGA|h_counter|Q [0]),
	.datae(!\VGA|h_counter|Q [1]),
	.dataf(!\VGA|h_counter|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|hmin_comparator|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|hmin_comparator|LessThan1~0 .extended_lut = "off";
defparam \VGA|hmin_comparator|LessThan1~0 .lut_mask = 64'h0000000001010105;
defparam \VGA|hmin_comparator|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N39
cyclonev_lcell_comb \VGA|hmin_comparator|LessThan1~1 (
// Equation(s):
// \VGA|hmin_comparator|LessThan1~1_combout  = ( \VGA|h_counter|Q [8] & ( \VGA|h_counter|Q [9] ) ) # ( !\VGA|h_counter|Q [8] & ( (\VGA|h_counter|Q [7] & (\VGA|h_counter|Q [9] & ((\VGA|hmin_comparator|LessThan1~0_combout ) # (\VGA|h_counter|Q [6])))) ) )

	.dataa(!\VGA|h_counter|Q [7]),
	.datab(!\VGA|h_counter|Q [6]),
	.datac(!\VGA|hmin_comparator|LessThan1~0_combout ),
	.datad(!\VGA|h_counter|Q [9]),
	.datae(gnd),
	.dataf(!\VGA|h_counter|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|hmin_comparator|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|hmin_comparator|LessThan1~1 .extended_lut = "off";
defparam \VGA|hmin_comparator|LessThan1~1 .lut_mask = 64'h0015001500FF00FF;
defparam \VGA|hmin_comparator|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y80_N59
dffeas \VGA|v_counter|Q[1] (
	.clk(\VGA|maxscreenh_comparator|Equal0~combout ),
	.d(gnd),
	.asdata(\VGA|v_counter|Add0~33_sumout ),
	.clrn(!\VGA|maxscreenv_comparator|Equal0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|v_counter|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|v_counter|Q[1] .is_wysiwyg = "true";
defparam \VGA|v_counter|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N0
cyclonev_lcell_comb \VGA|Add1~37 (
// Equation(s):
// \VGA|Add1~37_sumout  = SUM(( \VGA|v_counter|Q [0] ) + ( VCC ) + ( !VCC ))
// \VGA|Add1~38  = CARRY(( \VGA|v_counter|Q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|v_counter|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~37_sumout ),
	.cout(\VGA|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~37 .extended_lut = "off";
defparam \VGA|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N3
cyclonev_lcell_comb \VGA|Add1~33 (
// Equation(s):
// \VGA|Add1~33_sumout  = SUM(( \VGA|v_counter|Q [1] ) + ( VCC ) + ( \VGA|Add1~38  ))
// \VGA|Add1~34  = CARRY(( \VGA|v_counter|Q [1] ) + ( VCC ) + ( \VGA|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|v_counter|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~33_sumout ),
	.cout(\VGA|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~33 .extended_lut = "off";
defparam \VGA|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N6
cyclonev_lcell_comb \VGA|Add1~21 (
// Equation(s):
// \VGA|Add1~21_sumout  = SUM(( \VGA|v_counter|Q [2] ) + ( VCC ) + ( \VGA|Add1~34  ))
// \VGA|Add1~22  = CARRY(( \VGA|v_counter|Q [2] ) + ( VCC ) + ( \VGA|Add1~34  ))

	.dataa(gnd),
	.datab(!\VGA|v_counter|Q [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~21_sumout ),
	.cout(\VGA|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~21 .extended_lut = "off";
defparam \VGA|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N9
cyclonev_lcell_comb \VGA|Add1~25 (
// Equation(s):
// \VGA|Add1~25_sumout  = SUM(( \VGA|v_counter|Q [3] ) + ( VCC ) + ( \VGA|Add1~22  ))
// \VGA|Add1~26  = CARRY(( \VGA|v_counter|Q [3] ) + ( VCC ) + ( \VGA|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|v_counter|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~25_sumout ),
	.cout(\VGA|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~25 .extended_lut = "off";
defparam \VGA|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N12
cyclonev_lcell_comb \VGA|Add1~29 (
// Equation(s):
// \VGA|Add1~29_sumout  = SUM(( \VGA|v_counter|Q [4] ) + ( VCC ) + ( \VGA|Add1~26  ))
// \VGA|Add1~30  = CARRY(( \VGA|v_counter|Q [4] ) + ( VCC ) + ( \VGA|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|v_counter|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~29_sumout ),
	.cout(\VGA|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~29 .extended_lut = "off";
defparam \VGA|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N15
cyclonev_lcell_comb \VGA|Add1~1 (
// Equation(s):
// \VGA|Add1~1_sumout  = SUM(( \VGA|v_counter|Q[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA|Add1~30  ))
// \VGA|Add1~2  = CARRY(( \VGA|v_counter|Q[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA|Add1~30  ))

	.dataa(!\VGA|v_counter|Q[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~1_sumout ),
	.cout(\VGA|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~1 .extended_lut = "off";
defparam \VGA|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N18
cyclonev_lcell_comb \VGA|Add1~5 (
// Equation(s):
// \VGA|Add1~5_sumout  = SUM(( \VGA|v_counter|Q[6]~DUPLICATE_q  ) + ( VCC ) + ( \VGA|Add1~2  ))
// \VGA|Add1~6  = CARRY(( \VGA|v_counter|Q[6]~DUPLICATE_q  ) + ( VCC ) + ( \VGA|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|v_counter|Q[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~5_sumout ),
	.cout(\VGA|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~5 .extended_lut = "off";
defparam \VGA|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N21
cyclonev_lcell_comb \VGA|Add1~9 (
// Equation(s):
// \VGA|Add1~9_sumout  = SUM(( \VGA|v_counter|Q [7] ) + ( VCC ) + ( \VGA|Add1~6  ))
// \VGA|Add1~10  = CARRY(( \VGA|v_counter|Q [7] ) + ( VCC ) + ( \VGA|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|v_counter|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~9_sumout ),
	.cout(\VGA|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~9 .extended_lut = "off";
defparam \VGA|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N24
cyclonev_lcell_comb \VGA|Add1~13 (
// Equation(s):
// \VGA|Add1~13_sumout  = SUM(( \VGA|v_counter|Q [8] ) + ( VCC ) + ( \VGA|Add1~10  ))
// \VGA|Add1~14  = CARRY(( \VGA|v_counter|Q [8] ) + ( VCC ) + ( \VGA|Add1~10  ))

	.dataa(gnd),
	.datab(!\VGA|v_counter|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~13_sumout ),
	.cout(\VGA|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~13 .extended_lut = "off";
defparam \VGA|Add1~13 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N27
cyclonev_lcell_comb \VGA|Add1~17 (
// Equation(s):
// \VGA|Add1~17_sumout  = SUM(( \VGA|v_counter|Q [9] ) + ( VCC ) + ( \VGA|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|v_counter|Q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~17 .extended_lut = "off";
defparam \VGA|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N42
cyclonev_lcell_comb \lines|print~3 (
// Equation(s):
// \lines|print~3_combout  = ( !\VGA|Add1~21_sumout  & ( (!\VGA|Add1~29_sumout  & (!\VGA|Add1~25_sumout  & ((!\VGA|Add1~33_sumout ) # (!\VGA|Add1~37_sumout )))) ) )

	.dataa(!\VGA|Add1~33_sumout ),
	.datab(!\VGA|Add1~29_sumout ),
	.datac(!\VGA|Add1~37_sumout ),
	.datad(!\VGA|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~3 .extended_lut = "off";
defparam \lines|print~3 .lut_mask = 64'hC800C80000000000;
defparam \lines|print~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N18
cyclonev_lcell_comb \lines|print~11 (
// Equation(s):
// \lines|print~11_combout  = ( !\VGA|Add1~13_sumout  & ( \VGA|Add1~9_sumout  & ( (!\VGA|Add1~17_sumout  & (\lines|print~3_combout  & (!\VGA|Add1~5_sumout  & \VGA|Add1~1_sumout ))) ) ) ) # ( \VGA|Add1~13_sumout  & ( !\VGA|Add1~9_sumout  & ( 
// (!\VGA|Add1~17_sumout  & (\lines|print~3_combout  & (\VGA|Add1~5_sumout  & !\VGA|Add1~1_sumout ))) ) ) )

	.dataa(!\VGA|Add1~17_sumout ),
	.datab(!\lines|print~3_combout ),
	.datac(!\VGA|Add1~5_sumout ),
	.datad(!\VGA|Add1~1_sumout ),
	.datae(!\VGA|Add1~13_sumout ),
	.dataf(!\VGA|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~11 .extended_lut = "off";
defparam \lines|print~11 .lut_mask = 64'h0000020000200000;
defparam \lines|print~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N30
cyclonev_lcell_comb \sp1|ADDRESS|Add0~17 (
// Equation(s):
// \sp1|ADDRESS|Add0~17_sumout  = SUM(( !\VGA|h_counter|Q [0] ) + ( VCC ) + ( !VCC ))
// \sp1|ADDRESS|Add0~18  = CARRY(( !\VGA|h_counter|Q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\VGA|h_counter|Q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add0~17_sumout ),
	.cout(\sp1|ADDRESS|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add0~17 .extended_lut = "off";
defparam \sp1|ADDRESS|Add0~17 .lut_mask = 64'h000000000000CCCC;
defparam \sp1|ADDRESS|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N33
cyclonev_lcell_comb \sp1|ADDRESS|Add0~21 (
// Equation(s):
// \sp1|ADDRESS|Add0~21_sumout  = SUM(( !\VGA|h_counter|Q [1] ) + ( GND ) + ( \sp1|ADDRESS|Add0~18  ))
// \sp1|ADDRESS|Add0~22  = CARRY(( !\VGA|h_counter|Q [1] ) + ( GND ) + ( \sp1|ADDRESS|Add0~18  ))

	.dataa(!\VGA|h_counter|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add0~21_sumout ),
	.cout(\sp1|ADDRESS|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add0~21 .extended_lut = "off";
defparam \sp1|ADDRESS|Add0~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \sp1|ADDRESS|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N36
cyclonev_lcell_comb \sp1|ADDRESS|Add0~25 (
// Equation(s):
// \sp1|ADDRESS|Add0~25_sumout  = SUM(( !\VGA|h_counter|Q [2] ) + ( GND ) + ( \sp1|ADDRESS|Add0~22  ))
// \sp1|ADDRESS|Add0~26  = CARRY(( !\VGA|h_counter|Q [2] ) + ( GND ) + ( \sp1|ADDRESS|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|h_counter|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add0~25_sumout ),
	.cout(\sp1|ADDRESS|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add0~25 .extended_lut = "off";
defparam \sp1|ADDRESS|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \sp1|ADDRESS|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N39
cyclonev_lcell_comb \sp1|ADDRESS|Add0~29 (
// Equation(s):
// \sp1|ADDRESS|Add0~29_sumout  = SUM(( !\VGA|h_counter|Q [3] ) + ( GND ) + ( \sp1|ADDRESS|Add0~26  ))
// \sp1|ADDRESS|Add0~30  = CARRY(( !\VGA|h_counter|Q [3] ) + ( GND ) + ( \sp1|ADDRESS|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|h_counter|Q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add0~29_sumout ),
	.cout(\sp1|ADDRESS|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add0~29 .extended_lut = "off";
defparam \sp1|ADDRESS|Add0~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \sp1|ADDRESS|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N42
cyclonev_lcell_comb \sp1|ADDRESS|Add0~33 (
// Equation(s):
// \sp1|ADDRESS|Add0~33_sumout  = SUM(( \VGA|h_counter|Q [4] ) + ( GND ) + ( \sp1|ADDRESS|Add0~30  ))
// \sp1|ADDRESS|Add0~34  = CARRY(( \VGA|h_counter|Q [4] ) + ( GND ) + ( \sp1|ADDRESS|Add0~30  ))

	.dataa(gnd),
	.datab(!\VGA|h_counter|Q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add0~33_sumout ),
	.cout(\sp1|ADDRESS|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add0~33 .extended_lut = "off";
defparam \sp1|ADDRESS|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \sp1|ADDRESS|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N45
cyclonev_lcell_comb \sp1|ADDRESS|Add0~37 (
// Equation(s):
// \sp1|ADDRESS|Add0~37_sumout  = SUM(( !\VGA|h_counter|Q [4] $ (\VGA|h_counter|Q [5]) ) + ( GND ) + ( \sp1|ADDRESS|Add0~34  ))
// \sp1|ADDRESS|Add0~38  = CARRY(( !\VGA|h_counter|Q [4] $ (\VGA|h_counter|Q [5]) ) + ( GND ) + ( \sp1|ADDRESS|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|h_counter|Q [4]),
	.datad(!\VGA|h_counter|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add0~37_sumout ),
	.cout(\sp1|ADDRESS|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add0~37 .extended_lut = "off";
defparam \sp1|ADDRESS|Add0~37 .lut_mask = 64'h0000FFFF0000F00F;
defparam \sp1|ADDRESS|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N27
cyclonev_lcell_comb \VGA|v_counter|Q[0]~_wirecell (
// Equation(s):
// \VGA|v_counter|Q[0]~_wirecell_combout  = !\VGA|v_counter|Q [0]

	.dataa(!\VGA|v_counter|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|v_counter|Q[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|v_counter|Q[0]~_wirecell .extended_lut = "off";
defparam \VGA|v_counter|Q[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \VGA|v_counter|Q[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N0
cyclonev_lcell_comb \sp1|ADDRESS|Add1~34 (
// Equation(s):
// \sp1|ADDRESS|Add1~34_cout  = CARRY(( !\VGA|Add1~33_sumout  ) + ( !\VGA|Add1~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~37_sumout ),
	.datad(!\VGA|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sp1|ADDRESS|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add1~34 .extended_lut = "off";
defparam \sp1|ADDRESS|Add1~34 .lut_mask = 64'h00000F0F0000FF00;
defparam \sp1|ADDRESS|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N3
cyclonev_lcell_comb \sp1|ADDRESS|Add1~17 (
// Equation(s):
// \sp1|ADDRESS|Add1~17_sumout  = SUM(( !\VGA|Add1~21_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~34_cout  ))
// \sp1|ADDRESS|Add1~18  = CARRY(( !\VGA|Add1~21_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add1~17_sumout ),
	.cout(\sp1|ADDRESS|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add1~17 .extended_lut = "off";
defparam \sp1|ADDRESS|Add1~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \sp1|ADDRESS|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N6
cyclonev_lcell_comb \sp1|ADDRESS|Add1~21 (
// Equation(s):
// \sp1|ADDRESS|Add1~21_sumout  = SUM(( !\VGA|Add1~25_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~18  ))
// \sp1|ADDRESS|Add1~22  = CARRY(( !\VGA|Add1~25_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add1~21_sumout ),
	.cout(\sp1|ADDRESS|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add1~21 .extended_lut = "off";
defparam \sp1|ADDRESS|Add1~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \sp1|ADDRESS|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N9
cyclonev_lcell_comb \sp1|ADDRESS|Add1~25 (
// Equation(s):
// \sp1|ADDRESS|Add1~25_sumout  = SUM(( !\VGA|Add1~29_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~22  ))
// \sp1|ADDRESS|Add1~26  = CARRY(( !\VGA|Add1~29_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add1~25_sumout ),
	.cout(\sp1|ADDRESS|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add1~25 .extended_lut = "off";
defparam \sp1|ADDRESS|Add1~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \sp1|ADDRESS|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N12
cyclonev_lcell_comb \sp1|ADDRESS|Add1~29 (
// Equation(s):
// \sp1|ADDRESS|Add1~29_sumout  = SUM(( !\VGA|Add1~1_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~26  ))
// \sp1|ADDRESS|Add1~30  = CARRY(( !\VGA|Add1~1_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add1~29_sumout ),
	.cout(\sp1|ADDRESS|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add1~29 .extended_lut = "off";
defparam \sp1|ADDRESS|Add1~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \sp1|ADDRESS|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y80_N0
cyclonev_ram_block \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\rtl~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\sp1|ADDRESS|Add1~29_sumout ,\sp1|ADDRESS|Add1~25_sumout ,\sp1|ADDRESS|Add1~21_sumout ,\sp1|ADDRESS|Add1~17_sumout ,\VGA|v_counter|Q[1]~DUPLICATE_q ,\VGA|v_counter|Q[0]~_wirecell_combout ,\sp1|ADDRESS|Add0~37_sumout ,\sp1|ADDRESS|Add0~33_sumout ,
\sp1|ADDRESS|Add0~29_sumout ,\sp1|ADDRESS|Add0~25_sumout ,\sp1|ADDRESS|Add0~21_sumout ,\sp1|ADDRESS|Add0~17_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sp1|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sprite1.mif";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SpritePrinter:sp1|ROMSprite1:ROM|altsyncram:altsyncram_component|altsyncram_9ag1:auto_generated|ALTSYNCRAM";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555415555550000000000000000005555554155555500000000000000000055555541555555000000000000000000555569416A5555000000000000000000555569416A555500000000000000000005555555555550000000000000000000055555555555500000000000";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000057FFFD7FFFF50000000000000000000057FFFD7FFFF50000000000000000000057FFFFFFFFF50000000000000000000057FFFFFFFFF5000000000000000000000155555555500000000000000000000001555555555000000000000000000000016AAAAAAA5000000000000000000000016AAAAAAA50000000000000000000055556AAAAA555500000000000000000055556AAAAA55550000000000000000005FFD6AAAAA5FF50000000000000000005FFD6AAAAA5FF50000000000000000005FFD6AAAAA5FF5000000000000000000557D6AAAAA5F55000000000000000000557D6AAAAA5F550000000000000000005A96AAAAAAA5A50000000000";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "000000005A96AAAAAAA5A50000000000000000005AAAA9556AAAA50000000000000000005AAAA9556AAAA50000000000000000005AAA97FFD5AAA50000000000000000005AAA97FFD5AAA50000000000000000000556955555A5500000000000000000000556955555A55000000000000000000000017FFFFF500000000000000000000000017FFFFF500000000000000000000000017D557F500000000000000000000000017D557F500000000000000000000000017D557F500000000000000000000005557FFFFF555000000000000000000005557FFFFF555000000000000000000005417D7D7F505000000000000000000005417D7D7F50500000000000";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000054155555550500000000000000000000541555555505000000000000000000005540000000550000000000000000000055400000005500000000000000000000015555555550000000000000000000000155555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N36
cyclonev_lcell_comb \lines|print~4 (
// Equation(s):
// \lines|print~4_combout  = ( !\VGA|h_counter|Q [4] & ( (!\VGA|h_counter|Q [7] & (!\VGA|h_counter|Q [6] & !\VGA|h_counter|Q [3])) ) )

	.dataa(!\VGA|h_counter|Q [7]),
	.datab(!\VGA|h_counter|Q [6]),
	.datac(!\VGA|h_counter|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|h_counter|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~4 .extended_lut = "off";
defparam \lines|print~4 .lut_mask = 64'h8080808000000000;
defparam \lines|print~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N27
cyclonev_lcell_comb \lines|print~5 (
// Equation(s):
// \lines|print~5_combout  = ( \VGA|h_counter|Q [4] & ( (\VGA|h_counter|Q [7] & (\VGA|h_counter|Q [3] & \VGA|h_counter|Q [6])) ) )

	.dataa(!\VGA|h_counter|Q [7]),
	.datab(gnd),
	.datac(!\VGA|h_counter|Q [3]),
	.datad(!\VGA|h_counter|Q [6]),
	.datae(gnd),
	.dataf(!\VGA|h_counter|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~5 .extended_lut = "off";
defparam \lines|print~5 .lut_mask = 64'h0000000000050005;
defparam \lines|print~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N42
cyclonev_lcell_comb \lines|print~6 (
// Equation(s):
// \lines|print~6_combout  = ( !\VGA|h_counter|Q [9] & ( (\VGA|h_counter|Q [8] & !\VGA|h_counter|Q [5]) ) )

	.dataa(!\VGA|h_counter|Q [8]),
	.datab(gnd),
	.datac(!\VGA|h_counter|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|h_counter|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~6 .extended_lut = "off";
defparam \lines|print~6 .lut_mask = 64'h5050505000000000;
defparam \lines|print~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N30
cyclonev_lcell_comb \lines|print~7 (
// Equation(s):
// \lines|print~7_combout  = ( \VGA|h_counter|Q [2] & ( \lines|print~6_combout  & ( ((!\VGA|h_counter|Q [1] & (!\VGA|h_counter|Q [0] & \lines|print~5_combout ))) # (\lines|print~4_combout ) ) ) ) # ( !\VGA|h_counter|Q [2] & ( \lines|print~6_combout  & ( 
// ((\VGA|h_counter|Q [1] & (\VGA|h_counter|Q [0] & \lines|print~4_combout ))) # (\lines|print~5_combout ) ) ) )

	.dataa(!\VGA|h_counter|Q [1]),
	.datab(!\VGA|h_counter|Q [0]),
	.datac(!\lines|print~4_combout ),
	.datad(!\lines|print~5_combout ),
	.datae(!\VGA|h_counter|Q [2]),
	.dataf(!\lines|print~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~7 .extended_lut = "off";
defparam \lines|print~7 .lut_mask = 64'h0000000001FF0F8F;
defparam \lines|print~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y80_N0
cyclonev_ram_block \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\rtl~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\sp1|ADDRESS|Add1~29_sumout ,\sp1|ADDRESS|Add1~25_sumout ,\sp1|ADDRESS|Add1~21_sumout ,\sp1|ADDRESS|Add1~17_sumout ,\VGA|v_counter|Q[1]~DUPLICATE_q ,\VGA|v_counter|Q[0]~_wirecell_combout ,\sp1|ADDRESS|Add0~37_sumout ,\sp1|ADDRESS|Add0~33_sumout ,
\sp1|ADDRESS|Add0~29_sumout ,\sp1|ADDRESS|Add0~25_sumout ,\sp1|ADDRESS|Add0~21_sumout ,\sp1|ADDRESS|Add0~17_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sp1|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sprite1.mif";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SpritePrinter:sp1|ROMSprite1:ROM|altsyncram:altsyncram_component|altsyncram_9ag1:auto_generated|ALTSYNCRAM";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055540000055500000000000000000000555400000555000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000001555415555000000000000000000000015554155550000000000000000000000155555555500000000000000000000001555555555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555550000000000000000000000001555555500000000000000000000000001555550000000000000000000000000015555500000000000000000000000000155555000000000000000000000000001555550000000000000000000000000015555500000000000000000000000000155555000000000000000000000000001555550000000000000000000000054155555550500000000000";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000054155555550500000000000000000000555540015555000000000000000000005555400155550000000000000000000055540000055500000000000000000000555400000555000000000000000000000014000005000000000000000000000000140000050000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140000000500000000000000000000001400000005000000000000";
defparam \sp1|ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000001400000005000000000000000000000014000000050000000000000000000000015555555000000000000000000000000155555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N33
cyclonev_lcell_comb \lines|print~9 (
// Equation(s):
// \lines|print~9_combout  = ( \VGA|Add1~29_sumout  & ( (\VGA|Add1~25_sumout  & (\VGA|Add1~21_sumout  & \VGA|Add1~33_sumout )) ) )

	.dataa(!\VGA|Add1~25_sumout ),
	.datab(gnd),
	.datac(!\VGA|Add1~21_sumout ),
	.datad(!\VGA|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~9 .extended_lut = "off";
defparam \lines|print~9 .lut_mask = 64'h0000000000050005;
defparam \lines|print~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N54
cyclonev_lcell_comb \lines|print~10 (
// Equation(s):
// \lines|print~10_combout  = ( \VGA|Add1~9_sumout  & ( !\VGA|Add1~5_sumout  & ( (!\VGA|Add1~17_sumout  & (!\VGA|Add1~1_sumout  & (!\VGA|Add1~13_sumout  & \lines|print~9_combout ))) ) ) ) # ( !\VGA|Add1~9_sumout  & ( !\VGA|Add1~5_sumout  & ( 
// (!\VGA|Add1~17_sumout  & (\VGA|Add1~1_sumout  & (\VGA|Add1~13_sumout  & \lines|print~9_combout ))) ) ) )

	.dataa(!\VGA|Add1~17_sumout ),
	.datab(!\VGA|Add1~1_sumout ),
	.datac(!\VGA|Add1~13_sumout ),
	.datad(!\lines|print~9_combout ),
	.datae(!\VGA|Add1~9_sumout ),
	.dataf(!\VGA|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~10 .extended_lut = "off";
defparam \lines|print~10 .lut_mask = 64'h0002008000000000;
defparam \lines|print~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N39
cyclonev_lcell_comb \rgb_decoder|Mux7~0 (
// Equation(s):
// \rgb_decoder|Mux7~0_combout  = ( \sp1|ROM|altsyncram_component|auto_generated|q_a [1] & ( !\lines|print~10_combout  & ( (!\lines|print~11_combout  & (!\lines|print~7_combout  & \sp1|ROM|altsyncram_component|auto_generated|q_a [2])) ) ) ) # ( 
// !\sp1|ROM|altsyncram_component|auto_generated|q_a [1] & ( !\lines|print~10_combout  & ( (!\lines|print~11_combout  & (!\lines|print~7_combout  & ((!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]) # (\sp1|ROM|altsyncram_component|auto_generated|q_a 
// [0])))) ) ) )

	.dataa(!\lines|print~11_combout ),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\lines|print~7_combout ),
	.datad(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\lines|print~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux7~0 .extended_lut = "off";
defparam \rgb_decoder|Mux7~0 .lut_mask = 64'hA02000A000000000;
defparam \rgb_decoder|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N30
cyclonev_lcell_comb \lines|print~1 (
// Equation(s):
// \lines|print~1_combout  = ( \VGA|Add1~1_sumout  & ( \VGA|Add1~13_sumout  & ( !\VGA|Add1~9_sumout  ) ) ) # ( !\VGA|Add1~1_sumout  & ( !\VGA|Add1~13_sumout  & ( \VGA|Add1~9_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\VGA|Add1~1_sumout ),
	.dataf(!\VGA|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~1 .extended_lut = "off";
defparam \lines|print~1 .lut_mask = 64'h0F0F00000000F0F0;
defparam \lines|print~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N45
cyclonev_lcell_comb \lines|print~2 (
// Equation(s):
// \lines|print~2_combout  = ( !\VGA|Add1~5_sumout  & ( (\VGA|Add1~33_sumout  & (\VGA|Add1~29_sumout  & (\VGA|Add1~21_sumout  & \VGA|Add1~25_sumout ))) ) )

	.dataa(!\VGA|Add1~33_sumout ),
	.datab(!\VGA|Add1~29_sumout ),
	.datac(!\VGA|Add1~21_sumout ),
	.datad(!\VGA|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~2 .extended_lut = "off";
defparam \lines|print~2 .lut_mask = 64'h0001000100000000;
defparam \lines|print~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N24
cyclonev_lcell_comb \lines|print~0 (
// Equation(s):
// \lines|print~0_combout  = ( \VGA|Add1~9_sumout  & ( (\VGA|Add1~1_sumout  & (!\VGA|Add1~5_sumout  & !\VGA|Add1~13_sumout )) ) ) # ( !\VGA|Add1~9_sumout  & ( (!\VGA|Add1~1_sumout  & (\VGA|Add1~5_sumout  & \VGA|Add1~13_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|Add1~1_sumout ),
	.datac(!\VGA|Add1~5_sumout ),
	.datad(!\VGA|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~0 .extended_lut = "off";
defparam \lines|print~0 .lut_mask = 64'h000C000C30003000;
defparam \lines|print~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N48
cyclonev_lcell_comb \lines|print~8 (
// Equation(s):
// \lines|print~8_combout  = ( \lines|print~2_combout  & ( \lines|print~0_combout  & ( ((!\VGA|Add1~17_sumout  & ((\lines|print~3_combout ) # (\lines|print~1_combout )))) # (\lines|print~7_combout ) ) ) ) # ( !\lines|print~2_combout  & ( 
// \lines|print~0_combout  & ( ((\lines|print~3_combout  & !\VGA|Add1~17_sumout )) # (\lines|print~7_combout ) ) ) ) # ( \lines|print~2_combout  & ( !\lines|print~0_combout  & ( ((\lines|print~1_combout  & !\VGA|Add1~17_sumout )) # (\lines|print~7_combout ) 
// ) ) ) # ( !\lines|print~2_combout  & ( !\lines|print~0_combout  & ( \lines|print~7_combout  ) ) )

	.dataa(!\lines|print~1_combout ),
	.datab(!\lines|print~3_combout ),
	.datac(!\VGA|Add1~17_sumout ),
	.datad(!\lines|print~7_combout ),
	.datae(!\lines|print~2_combout ),
	.dataf(!\lines|print~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|print~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|print~8 .extended_lut = "off";
defparam \lines|print~8 .lut_mask = 64'h00FF50FF30FF70FF;
defparam \lines|print~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N6
cyclonev_lcell_comb \sp1|VIS|Equal0~0 (
// Equation(s):
// \sp1|VIS|Equal0~0_combout  = ( !\sp1|ROM|altsyncram_component|auto_generated|q_a [2] & ( (!\sp1|ROM|altsyncram_component|auto_generated|q_a [1] & !\sp1|ROM|altsyncram_component|auto_generated|q_a [0]) ) )

	.dataa(gnd),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp1|VIS|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp1|VIS|Equal0~0 .extended_lut = "off";
defparam \sp1|VIS|Equal0~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \sp1|VIS|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\rtl~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\VGA|v_counter|Q[1]~DUPLICATE_q ,\VGA|v_counter|Q[0]~_wirecell_combout ,\sp1|ADDRESS|Add0~37_sumout ,\sp1|ADDRESS|Add0~33_sumout ,\sp1|ADDRESS|Add0~29_sumout ,\sp1|ADDRESS|Add0~25_sumout ,\sp1|ADDRESS|Add0~21_sumout ,\sp1|ADDRESS|Add0~17_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sp2|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../sprite2.mif";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SpritePrinter2:sp2|ROMSprite2:ROM|altsyncram:altsyncram_component|altsyncram_pbg1:auto_generated|ALTSYNCRAM";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sp2|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N24
cyclonev_lcell_comb \sp2|DECO|WideOr4~0 (
// Equation(s):
// \sp2|DECO|WideOr4~0_combout  = ( !\lines|print~8_combout  & ( (!\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ((!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]))) # (\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & 
// ((\sp2|ROM|altsyncram_component|auto_generated|q_a [1]) # (\sp2|ROM|altsyncram_component|auto_generated|q_a [0]))) ) )

	.dataa(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|print~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp2|DECO|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp2|DECO|WideOr4~0 .extended_lut = "off";
defparam \sp2|DECO|WideOr4~0 .lut_mask = 64'hB5B5B5B500000000;
defparam \sp2|DECO|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N15
cyclonev_lcell_comb \sp1|ADDRESS|Add1~1 (
// Equation(s):
// \sp1|ADDRESS|Add1~1_sumout  = SUM(( !\VGA|Add1~5_sumout  ) + ( VCC ) + ( \sp1|ADDRESS|Add1~30  ))
// \sp1|ADDRESS|Add1~2  = CARRY(( !\VGA|Add1~5_sumout  ) + ( VCC ) + ( \sp1|ADDRESS|Add1~30  ))

	.dataa(!\VGA|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add1~1_sumout ),
	.cout(\sp1|ADDRESS|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add1~1 .extended_lut = "off";
defparam \sp1|ADDRESS|Add1~1 .lut_mask = 64'h000000000000AAAA;
defparam \sp1|ADDRESS|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N18
cyclonev_lcell_comb \sp1|ADDRESS|Add1~5 (
// Equation(s):
// \sp1|ADDRESS|Add1~5_sumout  = SUM(( !\VGA|Add1~9_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~2  ))
// \sp1|ADDRESS|Add1~6  = CARRY(( !\VGA|Add1~9_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add1~5_sumout ),
	.cout(\sp1|ADDRESS|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add1~5 .extended_lut = "off";
defparam \sp1|ADDRESS|Add1~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \sp1|ADDRESS|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N21
cyclonev_lcell_comb \sp1|ADDRESS|Add1~9 (
// Equation(s):
// \sp1|ADDRESS|Add1~9_sumout  = SUM(( !\VGA|Add1~13_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~6  ))
// \sp1|ADDRESS|Add1~10  = CARRY(( !\VGA|Add1~13_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add1~9_sumout ),
	.cout(\sp1|ADDRESS|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add1~9 .extended_lut = "off";
defparam \sp1|ADDRESS|Add1~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \sp1|ADDRESS|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N24
cyclonev_lcell_comb \sp1|ADDRESS|Add1~13 (
// Equation(s):
// \sp1|ADDRESS|Add1~13_sumout  = SUM(( !\VGA|Add1~17_sumout  ) + ( GND ) + ( \sp1|ADDRESS|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add1~13 .extended_lut = "off";
defparam \sp1|ADDRESS|Add1~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \sp1|ADDRESS|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N51
cyclonev_lcell_comb \VGA|Add0~0 (
// Equation(s):
// \VGA|Add0~0_combout  = ( \VGA|h_counter|Q [8] ) # ( !\VGA|h_counter|Q [8] & ( (((\VGA|h_counter|Q [4] & \VGA|h_counter|Q [5])) # (\VGA|h_counter|Q [7])) # (\VGA|h_counter|Q [6]) ) )

	.dataa(!\VGA|h_counter|Q [4]),
	.datab(!\VGA|h_counter|Q [6]),
	.datac(!\VGA|h_counter|Q [7]),
	.datad(!\VGA|h_counter|Q [5]),
	.datae(gnd),
	.dataf(!\VGA|h_counter|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add0~0 .extended_lut = "off";
defparam \VGA|Add0~0 .lut_mask = 64'h3F7F3F7FFFFFFFFF;
defparam \VGA|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N48
cyclonev_lcell_comb \VGA|Add0~2 (
// Equation(s):
// \VGA|Add0~2_combout  = (((\VGA|h_counter|Q [4] & \VGA|h_counter|Q [5])) # (\VGA|h_counter|Q [7])) # (\VGA|h_counter|Q [6])

	.dataa(!\VGA|h_counter|Q [4]),
	.datab(!\VGA|h_counter|Q [6]),
	.datac(!\VGA|h_counter|Q [5]),
	.datad(!\VGA|h_counter|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add0~2 .extended_lut = "off";
defparam \VGA|Add0~2 .lut_mask = 64'h37FF37FF37FF37FF;
defparam \VGA|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N15
cyclonev_lcell_comb \VGA|Add0~1 (
// Equation(s):
// \VGA|Add0~1_combout  = ( \VGA|h_counter|Q [5] & ( (\VGA|h_counter|Q [4]) # (\VGA|h_counter|Q [6]) ) ) # ( !\VGA|h_counter|Q [5] & ( \VGA|h_counter|Q [6] ) )

	.dataa(!\VGA|h_counter|Q [6]),
	.datab(gnd),
	.datac(!\VGA|h_counter|Q [4]),
	.datad(gnd),
	.datae(!\VGA|h_counter|Q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add0~1 .extended_lut = "off";
defparam \VGA|Add0~1 .lut_mask = 64'h55555F5F55555F5F;
defparam \VGA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N48
cyclonev_lcell_comb \sp1|ADDRESS|Add0~5 (
// Equation(s):
// \sp1|ADDRESS|Add0~5_sumout  = SUM(( !\VGA|h_counter|Q [6] $ (((!\VGA|h_counter|Q [4]) # (!\VGA|h_counter|Q [5]))) ) + ( VCC ) + ( \sp1|ADDRESS|Add0~38  ))
// \sp1|ADDRESS|Add0~6  = CARRY(( !\VGA|h_counter|Q [6] $ (((!\VGA|h_counter|Q [4]) # (!\VGA|h_counter|Q [5]))) ) + ( VCC ) + ( \sp1|ADDRESS|Add0~38  ))

	.dataa(!\VGA|h_counter|Q [4]),
	.datab(!\VGA|h_counter|Q [5]),
	.datac(!\VGA|h_counter|Q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add0~5_sumout ),
	.cout(\sp1|ADDRESS|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add0~5 .extended_lut = "off";
defparam \sp1|ADDRESS|Add0~5 .lut_mask = 64'h0000000000001E1E;
defparam \sp1|ADDRESS|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N51
cyclonev_lcell_comb \sp1|ADDRESS|Add0~9 (
// Equation(s):
// \sp1|ADDRESS|Add0~9_sumout  = SUM(( GND ) + ( !\VGA|h_counter|Q [7] $ (!\VGA|Add0~1_combout ) ) + ( \sp1|ADDRESS|Add0~6  ))
// \sp1|ADDRESS|Add0~10  = CARRY(( GND ) + ( !\VGA|h_counter|Q [7] $ (!\VGA|Add0~1_combout ) ) + ( \sp1|ADDRESS|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|h_counter|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|Add0~1_combout ),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add0~9_sumout ),
	.cout(\sp1|ADDRESS|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add0~9 .extended_lut = "off";
defparam \sp1|ADDRESS|Add0~9 .lut_mask = 64'h0000F00F00000000;
defparam \sp1|ADDRESS|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N54
cyclonev_lcell_comb \sp1|ADDRESS|Add0~13 (
// Equation(s):
// \sp1|ADDRESS|Add0~13_sumout  = SUM(( !\VGA|h_counter|Q [8] $ (!\VGA|Add0~2_combout ) ) + ( GND ) + ( \sp1|ADDRESS|Add0~10  ))
// \sp1|ADDRESS|Add0~14  = CARRY(( !\VGA|h_counter|Q [8] $ (!\VGA|Add0~2_combout ) ) + ( GND ) + ( \sp1|ADDRESS|Add0~10  ))

	.dataa(gnd),
	.datab(!\VGA|h_counter|Q [8]),
	.datac(!\VGA|Add0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add0~13_sumout ),
	.cout(\sp1|ADDRESS|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add0~13 .extended_lut = "off";
defparam \sp1|ADDRESS|Add0~13 .lut_mask = 64'h0000FFFF00003C3C;
defparam \sp1|ADDRESS|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N57
cyclonev_lcell_comb \sp1|ADDRESS|Add0~1 (
// Equation(s):
// \sp1|ADDRESS|Add0~1_sumout  = SUM(( !\VGA|h_counter|Q [9] $ (!\VGA|Add0~0_combout ) ) + ( GND ) + ( \sp1|ADDRESS|Add0~14  ))

	.dataa(!\VGA|h_counter|Q [9]),
	.datab(gnd),
	.datac(!\VGA|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp1|ADDRESS|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp1|ADDRESS|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp1|ADDRESS|Add0~1 .extended_lut = "off";
defparam \sp1|ADDRESS|Add0~1 .lut_mask = 64'h0000FFFF00005A5A;
defparam \sp1|ADDRESS|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N12
cyclonev_lcell_comb \sp2|VIS|visible~0 (
// Equation(s):
// \sp2|VIS|visible~0_combout  = (!\sp1|ADDRESS|Add0~5_sumout  & (!\sp1|ADDRESS|Add0~9_sumout  & !\sp1|ADDRESS|Add0~13_sumout ))

	.dataa(!\sp1|ADDRESS|Add0~5_sumout ),
	.datab(!\sp1|ADDRESS|Add0~9_sumout ),
	.datac(gnd),
	.datad(!\sp1|ADDRESS|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp2|VIS|visible~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp2|VIS|visible~0 .extended_lut = "off";
defparam \sp2|VIS|visible~0 .lut_mask = 64'h8800880088008800;
defparam \sp2|VIS|visible~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N18
cyclonev_lcell_comb \sp2|VIS|visible~1 (
// Equation(s):
// \sp2|VIS|visible~1_combout  = ( !\sp1|ADDRESS|Add0~1_sumout  & ( \sp2|VIS|visible~0_combout  & ( (!\sp1|ADDRESS|Add1~1_sumout  & (!\sp1|ADDRESS|Add1~9_sumout  & (!\sp1|ADDRESS|Add1~5_sumout  & !\sp1|ADDRESS|Add1~13_sumout ))) ) ) )

	.dataa(!\sp1|ADDRESS|Add1~1_sumout ),
	.datab(!\sp1|ADDRESS|Add1~9_sumout ),
	.datac(!\sp1|ADDRESS|Add1~5_sumout ),
	.datad(!\sp1|ADDRESS|Add1~13_sumout ),
	.datae(!\sp1|ADDRESS|Add0~1_sumout ),
	.dataf(!\sp2|VIS|visible~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp2|VIS|visible~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp2|VIS|visible~1 .extended_lut = "off";
defparam \sp2|VIS|visible~1 .lut_mask = 64'h0000000080000000;
defparam \sp2|VIS|visible~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N57
cyclonev_lcell_comb \sp2|VIS|Equal0~0 (
// Equation(s):
// \sp2|VIS|Equal0~0_combout  = ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( (!\sp2|ROM|altsyncram_component|auto_generated|q_a [1] & !\sp2|ROM|altsyncram_component|auto_generated|q_a [0]) ) )

	.dataa(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp2|VIS|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp2|VIS|Equal0~0 .extended_lut = "off";
defparam \sp2|VIS|Equal0~0 .lut_mask = 64'h8888888800000000;
defparam \sp2|VIS|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N0
cyclonev_lcell_comb \rgb_decoder|Mux7~1 (
// Equation(s):
// \rgb_decoder|Mux7~1_combout  = ( \sp2|VIS|visible~1_combout  & ( \sp2|VIS|Equal0~0_combout  & ( (!\sp1|VIS|Equal0~0_combout  & (!\rgb_decoder|Mux7~0_combout )) # (\sp1|VIS|Equal0~0_combout  & ((!\lines|print~8_combout ))) ) ) ) # ( 
// !\sp2|VIS|visible~1_combout  & ( \sp2|VIS|Equal0~0_combout  & ( !\lines|print~8_combout  ) ) ) # ( \sp2|VIS|visible~1_combout  & ( !\sp2|VIS|Equal0~0_combout  & ( (!\sp1|VIS|Equal0~0_combout ) # (!\sp2|DECO|WideOr4~0_combout ) ) ) ) # ( 
// !\sp2|VIS|visible~1_combout  & ( !\sp2|VIS|Equal0~0_combout  & ( !\lines|print~8_combout  ) ) )

	.dataa(!\rgb_decoder|Mux7~0_combout ),
	.datab(!\lines|print~8_combout ),
	.datac(!\sp1|VIS|Equal0~0_combout ),
	.datad(!\sp2|DECO|WideOr4~0_combout ),
	.datae(!\sp2|VIS|visible~1_combout ),
	.dataf(!\sp2|VIS|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux7~1 .extended_lut = "off";
defparam \rgb_decoder|Mux7~1 .lut_mask = 64'hCCCCFFF0CCCCACAC;
defparam \rgb_decoder|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N54
cyclonev_lcell_comb \sp2|DECO|WideOr3~0 (
// Equation(s):
// \sp2|DECO|WideOr3~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( (\sp2|ROM|altsyncram_component|auto_generated|q_a [0]) # (\sp2|ROM|altsyncram_component|auto_generated|q_a [1]) ) ) # ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( (!\sp2|ROM|altsyncram_component|auto_generated|q_a [1] & \sp2|ROM|altsyncram_component|auto_generated|q_a [0]) ) )

	.dataa(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp2|DECO|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp2|DECO|WideOr3~0 .extended_lut = "off";
defparam \sp2|DECO|WideOr3~0 .lut_mask = 64'h2222222277777777;
defparam \sp2|DECO|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N15
cyclonev_lcell_comb \sp2|VIS|visible~2 (
// Equation(s):
// \sp2|VIS|visible~2_combout  = ( !\sp1|ADDRESS|Add0~1_sumout  & ( (!\sp1|ADDRESS|Add0~5_sumout  & (!\sp1|ADDRESS|Add0~9_sumout  & !\sp1|ADDRESS|Add0~13_sumout )) ) )

	.dataa(!\sp1|ADDRESS|Add0~5_sumout ),
	.datab(!\sp1|ADDRESS|Add0~9_sumout ),
	.datac(!\sp1|ADDRESS|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp1|ADDRESS|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp2|VIS|visible~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp2|VIS|visible~2 .extended_lut = "off";
defparam \sp2|VIS|visible~2 .lut_mask = 64'h8080808000000000;
defparam \sp2|VIS|visible~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N21
cyclonev_lcell_comb \sp2|VIS|visible~3 (
// Equation(s):
// \sp2|VIS|visible~3_combout  = ( !\sp2|VIS|Equal0~0_combout  & ( \sp2|VIS|visible~2_combout  & ( (!\sp1|ADDRESS|Add1~1_sumout  & (!\sp1|ADDRESS|Add1~9_sumout  & (!\sp1|ADDRESS|Add1~13_sumout  & !\sp1|ADDRESS|Add1~5_sumout ))) ) ) )

	.dataa(!\sp1|ADDRESS|Add1~1_sumout ),
	.datab(!\sp1|ADDRESS|Add1~9_sumout ),
	.datac(!\sp1|ADDRESS|Add1~13_sumout ),
	.datad(!\sp1|ADDRESS|Add1~5_sumout ),
	.datae(!\sp2|VIS|Equal0~0_combout ),
	.dataf(!\sp2|VIS|visible~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp2|VIS|visible~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp2|VIS|visible~3 .extended_lut = "off";
defparam \sp2|VIS|visible~3 .lut_mask = 64'h0000000080000000;
defparam \sp2|VIS|visible~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N0
cyclonev_lcell_comb \sp1|VIS|visible (
// Equation(s):
// \sp1|VIS|visible~combout  = ( \sp1|ADDRESS|Add1~9_sumout  & ( \sp1|ADDRESS|Add1~1_sumout  ) ) # ( !\sp1|ADDRESS|Add1~9_sumout  & ( \sp1|ADDRESS|Add1~1_sumout  ) ) # ( \sp1|ADDRESS|Add1~9_sumout  & ( !\sp1|ADDRESS|Add1~1_sumout  ) ) # ( 
// !\sp1|ADDRESS|Add1~9_sumout  & ( !\sp1|ADDRESS|Add1~1_sumout  & ( ((!\sp2|VIS|visible~2_combout ) # ((\sp1|ADDRESS|Add1~13_sumout ) # (\sp1|ADDRESS|Add1~5_sumout ))) # (\sp1|VIS|Equal0~0_combout ) ) ) )

	.dataa(!\sp1|VIS|Equal0~0_combout ),
	.datab(!\sp2|VIS|visible~2_combout ),
	.datac(!\sp1|ADDRESS|Add1~5_sumout ),
	.datad(!\sp1|ADDRESS|Add1~13_sumout ),
	.datae(!\sp1|ADDRESS|Add1~9_sumout ),
	.dataf(!\sp1|ADDRESS|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp1|VIS|visible~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp1|VIS|visible .extended_lut = "off";
defparam \sp1|VIS|visible .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \sp1|VIS|visible .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N6
cyclonev_lcell_comb \rgb_decoder|Mux6~1 (
// Equation(s):
// \rgb_decoder|Mux6~1_combout  = ( !\sp2|VIS|visible~3_combout  & ( (!\lines|print~8_combout  & (((!\sp1|ROM|altsyncram_component|auto_generated|q_a [1] & ((!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]) # 
// (\sp1|ROM|altsyncram_component|auto_generated|q_a [2]))) # (\sp1|ROM|altsyncram_component|auto_generated|q_a [1] & ((!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]) # (\sp1|ROM|altsyncram_component|auto_generated|q_a [0])))) # 
// (\sp1|VIS|visible~combout ))) # (\lines|print~8_combout  & ((((!\sp1|VIS|visible~combout ))))) ) ) # ( \sp2|VIS|visible~3_combout  & ( (((!\sp2|DECO|WideOr3~0_combout ) # ((!\sp1|VIS|visible~combout ) # (\lines|print~8_combout )))) ) )

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\sp2|DECO|WideOr3~0_combout ),
	.datad(!\lines|print~8_combout ),
	.datae(!\sp2|VIS|visible~3_combout ),
	.dataf(!\sp1|VIS|visible~combout ),
	.datag(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux6~1 .extended_lut = "on";
defparam \rgb_decoder|Mux6~1 .lut_mask = 64'hE7FFFFFFFF00F0FF;
defparam \rgb_decoder|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N12
cyclonev_lcell_comb \rgb_decoder|Mux6~0 (
// Equation(s):
// \rgb_decoder|Mux6~0_combout  = !\sp1|ROM|altsyncram_component|auto_generated|q_a [2] $ (!\sp1|ROM|altsyncram_component|auto_generated|q_a [1])

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux6~0 .extended_lut = "off";
defparam \rgb_decoder|Mux6~0 .lut_mask = 64'h6666666666666666;
defparam \rgb_decoder|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N42
cyclonev_lcell_comb \rgb_decoder|Mux5~0 (
// Equation(s):
// \rgb_decoder|Mux5~0_combout  = ( \sp2|VIS|visible~1_combout  & ( \rgb_decoder|Mux6~0_combout  & ( (!\sp1|VIS|Equal0~0_combout ) # ((!\sp2|VIS|Equal0~0_combout  & (!\sp2|DECO|WideOr4~0_combout )) # (\sp2|VIS|Equal0~0_combout  & ((!\lines|print~8_combout 
// )))) ) ) ) # ( !\sp2|VIS|visible~1_combout  & ( \rgb_decoder|Mux6~0_combout  & ( !\lines|print~8_combout  ) ) ) # ( \sp2|VIS|visible~1_combout  & ( !\rgb_decoder|Mux6~0_combout  & ( (!\sp2|VIS|Equal0~0_combout  & ((!\sp2|DECO|WideOr4~0_combout ) # 
// ((!\sp1|VIS|Equal0~0_combout )))) # (\sp2|VIS|Equal0~0_combout  & ((!\sp1|VIS|Equal0~0_combout  $ (!\lines|print~8_combout )))) ) ) ) # ( !\sp2|VIS|visible~1_combout  & ( !\rgb_decoder|Mux6~0_combout  & ( !\lines|print~8_combout  ) ) )

	.dataa(!\sp2|VIS|Equal0~0_combout ),
	.datab(!\sp2|DECO|WideOr4~0_combout ),
	.datac(!\sp1|VIS|Equal0~0_combout ),
	.datad(!\lines|print~8_combout ),
	.datae(!\sp2|VIS|visible~1_combout ),
	.dataf(!\rgb_decoder|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux5~0 .extended_lut = "off";
defparam \rgb_decoder|Mux5~0 .lut_mask = 64'hFF00ADF8FF00FDF8;
defparam \rgb_decoder|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N48
cyclonev_lcell_comb \rgb_decoder|Mux4~0 (
// Equation(s):
// \rgb_decoder|Mux4~0_combout  = ( !\sp2|VIS|visible~3_combout  & ( (!\sp1|VIS|visible~combout  & (((!\sp1|ROM|altsyncram_component|auto_generated|q_a [1] & ((!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]) # 
// (\sp1|ROM|altsyncram_component|auto_generated|q_a [2]))) # (\sp1|ROM|altsyncram_component|auto_generated|q_a [1] & ((!\sp1|ROM|altsyncram_component|auto_generated|q_a [2])))) # (\lines|print~8_combout ))) # (\sp1|VIS|visible~combout  & 
// ((((!\lines|print~8_combout ))))) ) ) # ( \sp2|VIS|visible~3_combout  & ( (!\sp1|VIS|visible~combout ) # (((!\sp2|DECO|WideOr3~0_combout ) # ((\lines|print~8_combout )))) ) )

	.dataa(!\sp1|VIS|visible~combout ),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\sp2|DECO|WideOr3~0_combout ),
	.datad(!\lines|print~8_combout ),
	.datae(!\sp2|VIS|visible~3_combout ),
	.dataf(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux4~0 .extended_lut = "on";
defparam \rgb_decoder|Mux4~0 .lut_mask = 64'hDFAAFAFFF5AAFAFF;
defparam \rgb_decoder|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N27
cyclonev_lcell_comb \rgb_decoder|Mux3~0 (
// Equation(s):
// \rgb_decoder|Mux3~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( (\sp2|ROM|altsyncram_component|auto_generated|q_a [0] & \sp2|ROM|altsyncram_component|auto_generated|q_a [1]) ) ) # ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux3~0 .extended_lut = "off";
defparam \rgb_decoder|Mux3~0 .lut_mask = 64'hFF00FF00000F000F;
defparam \rgb_decoder|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N12
cyclonev_lcell_comb \rgb_decoder|Mux3~1 (
// Equation(s):
// \rgb_decoder|Mux3~1_combout  = ( \sp2|VIS|visible~1_combout  & ( \rgb_decoder|Mux6~0_combout  & ( (!\sp1|VIS|Equal0~0_combout ) # ((!\sp2|VIS|Equal0~0_combout  & ((!\rgb_decoder|Mux3~0_combout ) # (\lines|print~8_combout ))) # (\sp2|VIS|Equal0~0_combout  
// & (!\lines|print~8_combout ))) ) ) ) # ( !\sp2|VIS|visible~1_combout  & ( \rgb_decoder|Mux6~0_combout  & ( !\lines|print~8_combout  ) ) ) # ( \sp2|VIS|visible~1_combout  & ( !\rgb_decoder|Mux6~0_combout  & ( (!\sp2|VIS|Equal0~0_combout  & 
// (((!\sp1|VIS|Equal0~0_combout ) # (!\rgb_decoder|Mux3~0_combout )) # (\lines|print~8_combout ))) # (\sp2|VIS|Equal0~0_combout  & (!\lines|print~8_combout  $ ((!\sp1|VIS|Equal0~0_combout )))) ) ) ) # ( !\sp2|VIS|visible~1_combout  & ( 
// !\rgb_decoder|Mux6~0_combout  & ( !\lines|print~8_combout  ) ) )

	.dataa(!\sp2|VIS|Equal0~0_combout ),
	.datab(!\lines|print~8_combout ),
	.datac(!\sp1|VIS|Equal0~0_combout ),
	.datad(!\rgb_decoder|Mux3~0_combout ),
	.datae(!\sp2|VIS|visible~1_combout ),
	.dataf(!\rgb_decoder|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux3~1 .extended_lut = "off";
defparam \rgb_decoder|Mux3~1 .lut_mask = 64'hCCCCBEB6CCCCFEF6;
defparam \rgb_decoder|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N42
cyclonev_lcell_comb \sp1|DECO|WideOr0~0 (
// Equation(s):
// \sp1|DECO|WideOr0~0_combout  = ( \sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]) # (\sp1|ROM|altsyncram_component|auto_generated|q_a [2]) ) ) # ( 
// !\sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (\sp1|ROM|altsyncram_component|auto_generated|q_a [2] & \sp1|ROM|altsyncram_component|auto_generated|q_a [1]) ) )

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp1|DECO|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp1|DECO|WideOr0~0 .extended_lut = "off";
defparam \sp1|DECO|WideOr0~0 .lut_mask = 64'h11111111DDDDDDDD;
defparam \sp1|DECO|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N6
cyclonev_lcell_comb \rgb_decoder|Mux2~0 (
// Equation(s):
// \rgb_decoder|Mux2~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [0] & ( \sp1|DECO|WideOr0~0_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout  & 
// ((!\sp2|VIS|Equal0~0_combout ) # (\lines|print~8_combout ))) # (\sp1|VIS|Equal0~0_combout  & (!\sp2|VIS|Equal0~0_combout  $ (!\lines|print~8_combout ))))) ) ) ) # ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [0] & ( \sp1|DECO|WideOr0~0_combout  & ( 
// (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp2|VIS|Equal0~0_combout ) # (!\sp1|VIS|Equal0~0_combout  $ (!\lines|print~8_combout )))) ) ) ) # ( \sp2|ROM|altsyncram_component|auto_generated|q_a [0] & 
// ( !\sp1|DECO|WideOr0~0_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\sp2|VIS|Equal0~0_combout  $ (!\lines|print~8_combout )))) ) ) ) # ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [0] & ( !\sp1|DECO|WideOr0~0_combout  & ( (!\lines|print~8_combout ) # ((\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\sp2|VIS|Equal0~0_combout )))) ) ) )

	.dataa(!\sp1|VIS|Equal0~0_combout ),
	.datab(!\sp2|VIS|visible~1_combout ),
	.datac(!\sp2|VIS|Equal0~0_combout ),
	.datad(!\lines|print~8_combout ),
	.datae(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\sp1|DECO|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux2~0 .extended_lut = "off";
defparam \rgb_decoder|Mux2~0 .lut_mask = 64'hFF32EF32FD32ED32;
defparam \rgb_decoder|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N3
cyclonev_lcell_comb \sp1|DECO|WideOr1~0 (
// Equation(s):
// \sp1|DECO|WideOr1~0_combout  = ( \sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (!\lines|print~8_combout  & (!\sp1|ROM|altsyncram_component|auto_generated|q_a [2] $ (\sp1|ROM|altsyncram_component|auto_generated|q_a [1]))) ) ) # ( 
// !\sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (!\lines|print~8_combout  & ((!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]) # (\sp1|ROM|altsyncram_component|auto_generated|q_a [2]))) ) )

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\lines|print~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp1|DECO|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp1|DECO|WideOr1~0 .extended_lut = "off";
defparam \sp1|DECO|WideOr1~0 .lut_mask = 64'hD0D0D0D090909090;
defparam \sp1|DECO|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N3
cyclonev_lcell_comb \sp2|DECO|WideOr1~0 (
// Equation(s):
// \sp2|DECO|WideOr1~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [1] $ (!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]) ) ) # ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( \sp2|ROM|altsyncram_component|auto_generated|q_a [1] ) )

	.dataa(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp2|DECO|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp2|DECO|WideOr1~0 .extended_lut = "off";
defparam \sp2|DECO|WideOr1~0 .lut_mask = 64'h5555555566666666;
defparam \sp2|DECO|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N24
cyclonev_lcell_comb \rgb_decoder|Mux1~0 (
// Equation(s):
// \rgb_decoder|Mux1~0_combout  = ( \sp1|DECO|WideOr1~0_combout  & ( \sp2|DECO|WideOr1~0_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp2|VIS|Equal0~0_combout ) # 
// ((\sp1|VIS|Equal0~0_combout  & !\lines|print~8_combout )))) ) ) ) # ( !\sp1|DECO|WideOr1~0_combout  & ( \sp2|DECO|WideOr1~0_combout  & ( (!\lines|print~8_combout ) # ((\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # 
// (!\sp2|VIS|Equal0~0_combout )))) ) ) ) # ( \sp1|DECO|WideOr1~0_combout  & ( !\sp2|DECO|WideOr1~0_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & (!\sp2|VIS|Equal0~0_combout  $ 
// (((\sp1|VIS|Equal0~0_combout  & !\lines|print~8_combout ))))) ) ) ) # ( !\sp1|DECO|WideOr1~0_combout  & ( !\sp2|DECO|WideOr1~0_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & 
// ((!\sp1|VIS|Equal0~0_combout ) # (!\sp2|VIS|Equal0~0_combout  $ (!\lines|print~8_combout )))) ) ) )

	.dataa(!\sp1|VIS|Equal0~0_combout ),
	.datab(!\sp2|VIS|visible~1_combout ),
	.datac(!\sp2|VIS|Equal0~0_combout ),
	.datad(!\lines|print~8_combout ),
	.datae(!\sp1|DECO|WideOr1~0_combout ),
	.dataf(!\sp2|DECO|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux1~0 .extended_lut = "off";
defparam \rgb_decoder|Mux1~0 .lut_mask = 64'hEF32ED30FF32FD30;
defparam \rgb_decoder|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N18
cyclonev_lcell_comb \rgb_decoder|Mux0~0 (
// Equation(s):
// \rgb_decoder|Mux0~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [0] ) ) # ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( 
// \sp2|ROM|altsyncram_component|auto_generated|q_a [1] ) )

	.dataa(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux0~0 .extended_lut = "off";
defparam \rgb_decoder|Mux0~0 .lut_mask = 64'h55555555CCCCCCCC;
defparam \rgb_decoder|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N54
cyclonev_lcell_comb \rgb_decoder|Mux0~1 (
// Equation(s):
// \rgb_decoder|Mux0~1_combout  = ( \sp2|VIS|visible~1_combout  & ( \lines|print~8_combout  & ( (!\sp2|VIS|Equal0~0_combout ) # (!\sp1|VIS|Equal0~0_combout ) ) ) ) # ( \sp2|VIS|visible~1_combout  & ( !\lines|print~8_combout  & ( (!\sp2|VIS|Equal0~0_combout  
// & (((!\sp1|VIS|Equal0~0_combout ) # (\rgb_decoder|Mux0~0_combout )))) # (\sp2|VIS|Equal0~0_combout  & ((!\sp1|DECO|WideOr0~0_combout ) # ((\sp1|VIS|Equal0~0_combout )))) ) ) ) # ( !\sp2|VIS|visible~1_combout  & ( !\lines|print~8_combout  ) )

	.dataa(!\sp2|VIS|Equal0~0_combout ),
	.datab(!\sp1|DECO|WideOr0~0_combout ),
	.datac(!\sp1|VIS|Equal0~0_combout ),
	.datad(!\rgb_decoder|Mux0~0_combout ),
	.datae(!\sp2|VIS|visible~1_combout ),
	.dataf(!\lines|print~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux0~1 .extended_lut = "off";
defparam \rgb_decoder|Mux0~1 .lut_mask = 64'hFFFFE5EF0000FAFA;
defparam \rgb_decoder|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N48
cyclonev_lcell_comb \rgb_decoder|Mux15~0 (
// Equation(s):
// \rgb_decoder|Mux15~0_combout  = ( !\sp2|VIS|visible~3_combout  & ( (!\lines|print~8_combout  & (((!\sp1|ROM|altsyncram_component|auto_generated|q_a [1] & (\sp1|ROM|altsyncram_component|auto_generated|q_a [2])) # 
// (\sp1|ROM|altsyncram_component|auto_generated|q_a [1] & ((!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]) # (!\sp1|ROM|altsyncram_component|auto_generated|q_a [0])))) # (\sp1|VIS|visible~combout ))) # (\lines|print~8_combout  & 
// (!\sp1|VIS|visible~combout )) ) ) # ( \sp2|VIS|visible~3_combout  & ( ((!\sp1|VIS|visible~combout ) # ((\sp2|DECO|WideOr1~0_combout ))) # (\lines|print~8_combout ) ) )

	.dataa(!\lines|print~8_combout ),
	.datab(!\sp1|VIS|visible~combout ),
	.datac(!\sp2|DECO|WideOr1~0_combout ),
	.datad(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\sp2|VIS|visible~3_combout ),
	.dataf(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux15~0 .extended_lut = "on";
defparam \rgb_decoder|Mux15~0 .lut_mask = 64'h6EEEDFDF6EE6DFDF;
defparam \rgb_decoder|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N39
cyclonev_lcell_comb \sp2|DECO|WideOr5~0 (
// Equation(s):
// \sp2|DECO|WideOr5~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [1] $ (\sp2|ROM|altsyncram_component|auto_generated|q_a [0]) ) ) # ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( \sp2|ROM|altsyncram_component|auto_generated|q_a [0] ) )

	.dataa(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp2|DECO|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp2|DECO|WideOr5~0 .extended_lut = "off";
defparam \sp2|DECO|WideOr5~0 .lut_mask = 64'h3333333399999999;
defparam \sp2|DECO|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N15
cyclonev_lcell_comb \rgb_decoder|Mux7~2 (
// Equation(s):
// \rgb_decoder|Mux7~2_combout  = (\sp1|ROM|altsyncram_component|auto_generated|q_a [2] & !\sp1|ROM|altsyncram_component|auto_generated|q_a [1])

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux7~2 .extended_lut = "off";
defparam \rgb_decoder|Mux7~2 .lut_mask = 64'h4444444444444444;
defparam \rgb_decoder|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N54
cyclonev_lcell_comb \rgb_decoder|Mux14~0 (
// Equation(s):
// \rgb_decoder|Mux14~0_combout  = ( \sp1|VIS|visible~combout  & ( \lines|print~8_combout  & ( \sp2|VIS|visible~3_combout  ) ) ) # ( !\sp1|VIS|visible~combout  & ( \lines|print~8_combout  ) ) # ( \sp1|VIS|visible~combout  & ( !\lines|print~8_combout  & ( 
// (!\sp2|DECO|WideOr5~0_combout ) # (!\sp2|VIS|visible~3_combout ) ) ) ) # ( !\sp1|VIS|visible~combout  & ( !\lines|print~8_combout  & ( (!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]) # ((\rgb_decoder|Mux7~2_combout ) # (\sp2|VIS|visible~3_combout 
// )) ) ) )

	.dataa(!\sp2|DECO|WideOr5~0_combout ),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\sp2|VIS|visible~3_combout ),
	.datad(!\rgb_decoder|Mux7~2_combout ),
	.datae(!\sp1|VIS|visible~combout ),
	.dataf(!\lines|print~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux14~0 .extended_lut = "off";
defparam \rgb_decoder|Mux14~0 .lut_mask = 64'hCFFFFAFAFFFF0F0F;
defparam \rgb_decoder|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N36
cyclonev_lcell_comb \rgb_decoder|Mux12~0 (
// Equation(s):
// \rgb_decoder|Mux12~0_combout  = ( \sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (\sp1|ROM|altsyncram_component|auto_generated|q_a [2] & !\sp1|ROM|altsyncram_component|auto_generated|q_a [1]) ) ) # ( 
// !\sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]) # (\sp1|ROM|altsyncram_component|auto_generated|q_a [1]) ) )

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux12~0 .extended_lut = "off";
defparam \rgb_decoder|Mux12~0 .lut_mask = 64'hBBBBBBBB44444444;
defparam \rgb_decoder|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N39
cyclonev_lcell_comb \rgb_decoder|Mux12~1 (
// Equation(s):
// \rgb_decoder|Mux12~1_combout  = ( \sp2|VIS|visible~1_combout  & ( \sp2|DECO|WideOr5~0_combout  & ( (!\sp1|VIS|Equal0~0_combout  & (((!\sp2|VIS|Equal0~0_combout ) # (\lines|print~8_combout )) # (\rgb_decoder|Mux12~0_combout ))) # (\sp1|VIS|Equal0~0_combout 
//  & ((!\lines|print~8_combout  $ (!\sp2|VIS|Equal0~0_combout )))) ) ) ) # ( !\sp2|VIS|visible~1_combout  & ( \sp2|DECO|WideOr5~0_combout  & ( !\lines|print~8_combout  ) ) ) # ( \sp2|VIS|visible~1_combout  & ( !\sp2|DECO|WideOr5~0_combout  & ( 
// (!\sp2|VIS|Equal0~0_combout ) # ((!\sp1|VIS|Equal0~0_combout  & ((\lines|print~8_combout ) # (\rgb_decoder|Mux12~0_combout ))) # (\sp1|VIS|Equal0~0_combout  & ((!\lines|print~8_combout )))) ) ) ) # ( !\sp2|VIS|visible~1_combout  & ( 
// !\sp2|DECO|WideOr5~0_combout  & ( !\lines|print~8_combout  ) ) )

	.dataa(!\sp1|VIS|Equal0~0_combout ),
	.datab(!\rgb_decoder|Mux12~0_combout ),
	.datac(!\lines|print~8_combout ),
	.datad(!\sp2|VIS|Equal0~0_combout ),
	.datae(!\sp2|VIS|visible~1_combout ),
	.dataf(!\sp2|DECO|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux12~1 .extended_lut = "off";
defparam \rgb_decoder|Mux12~1 .lut_mask = 64'hF0F0FF7AF0F0AF7A;
defparam \rgb_decoder|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N33
cyclonev_lcell_comb \sp2|DECO|RGB~0 (
// Equation(s):
// \sp2|DECO|RGB~0_combout  = !\sp2|ROM|altsyncram_component|auto_generated|q_a [1] $ (!\sp2|ROM|altsyncram_component|auto_generated|q_a [2])

	.dataa(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp2|DECO|RGB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp2|DECO|RGB~0 .extended_lut = "off";
defparam \sp2|DECO|RGB~0 .lut_mask = 64'h6666666666666666;
defparam \sp2|DECO|RGB~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N27
cyclonev_lcell_comb \rgb_decoder|Mux11~0 (
// Equation(s):
// \rgb_decoder|Mux11~0_combout  = ( \sp1|DECO|WideOr1~0_combout  & ( \sp2|DECO|RGB~0_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp2|VIS|Equal0~0_combout ) # ((\sp1|VIS|Equal0~0_combout  
// & !\lines|print~8_combout )))) ) ) ) # ( !\sp1|DECO|WideOr1~0_combout  & ( \sp2|DECO|RGB~0_combout  & ( (!\lines|print~8_combout ) # ((\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\sp2|VIS|Equal0~0_combout )))) ) ) ) # ( 
// \sp1|DECO|WideOr1~0_combout  & ( !\sp2|DECO|RGB~0_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & (!\sp2|VIS|Equal0~0_combout  $ (((\sp1|VIS|Equal0~0_combout  & !\lines|print~8_combout ))))) ) 
// ) ) # ( !\sp1|DECO|WideOr1~0_combout  & ( !\sp2|DECO|RGB~0_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\lines|print~8_combout  $ 
// (!\sp2|VIS|Equal0~0_combout )))) ) ) )

	.dataa(!\sp1|VIS|Equal0~0_combout ),
	.datab(!\sp2|VIS|visible~1_combout ),
	.datac(!\lines|print~8_combout ),
	.datad(!\sp2|VIS|Equal0~0_combout ),
	.datae(!\sp1|DECO|WideOr1~0_combout ),
	.dataf(!\sp2|DECO|RGB~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux11~0 .extended_lut = "off";
defparam \rgb_decoder|Mux11~0 .lut_mask = 64'hE3F2E3D0F3F2F3D0;
defparam \rgb_decoder|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N21
cyclonev_lcell_comb \rgb_decoder|Mux10~0 (
// Equation(s):
// \rgb_decoder|Mux10~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( (!\sp2|ROM|altsyncram_component|auto_generated|q_a [1] & \sp2|ROM|altsyncram_component|auto_generated|q_a [0]) ) ) # ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [0] ) )

	.dataa(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux10~0 .extended_lut = "off";
defparam \rgb_decoder|Mux10~0 .lut_mask = 64'hCCCCCCCC22222222;
defparam \rgb_decoder|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N39
cyclonev_lcell_comb \rgb_decoder|Mux10~1 (
// Equation(s):
// \rgb_decoder|Mux10~1_combout  = ( \sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (\sp1|ROM|altsyncram_component|auto_generated|q_a [2] & !\sp1|ROM|altsyncram_component|auto_generated|q_a [1]) ) ) # ( 
// !\sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( !\sp1|ROM|altsyncram_component|auto_generated|q_a [2] ) )

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux10~1 .extended_lut = "off";
defparam \rgb_decoder|Mux10~1 .lut_mask = 64'hAAAAAAAA44444444;
defparam \rgb_decoder|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N30
cyclonev_lcell_comb \rgb_decoder|Mux10~2 (
// Equation(s):
// \rgb_decoder|Mux10~2_combout  = ( \rgb_decoder|Mux10~0_combout  & ( \rgb_decoder|Mux10~1_combout  & ( (!\lines|print~8_combout ) # ((\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\sp2|VIS|Equal0~0_combout )))) ) ) ) # ( 
// !\rgb_decoder|Mux10~0_combout  & ( \rgb_decoder|Mux10~1_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\sp2|VIS|Equal0~0_combout  $ (!\lines|print~8_combout 
// )))) ) ) ) # ( \rgb_decoder|Mux10~0_combout  & ( !\rgb_decoder|Mux10~1_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp2|VIS|Equal0~0_combout ) # (!\sp1|VIS|Equal0~0_combout  $ 
// (!\lines|print~8_combout )))) ) ) ) # ( !\rgb_decoder|Mux10~0_combout  & ( !\rgb_decoder|Mux10~1_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout  & 
// ((!\sp2|VIS|Equal0~0_combout ) # (\lines|print~8_combout ))) # (\sp1|VIS|Equal0~0_combout  & (!\sp2|VIS|Equal0~0_combout  $ (!\lines|print~8_combout ))))) ) ) )

	.dataa(!\sp1|VIS|Equal0~0_combout ),
	.datab(!\sp2|VIS|visible~1_combout ),
	.datac(!\sp2|VIS|Equal0~0_combout ),
	.datad(!\lines|print~8_combout ),
	.datae(!\rgb_decoder|Mux10~0_combout ),
	.dataf(!\rgb_decoder|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux10~2 .extended_lut = "off";
defparam \rgb_decoder|Mux10~2 .lut_mask = 64'hED32FD32EF32FF32;
defparam \rgb_decoder|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N12
cyclonev_lcell_comb \rgb_decoder|Mux9~0 (
// Equation(s):
// \rgb_decoder|Mux9~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( (\sp2|ROM|altsyncram_component|auto_generated|q_a [0] & !\sp2|ROM|altsyncram_component|auto_generated|q_a [1]) ) ) # ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( (!\sp2|ROM|altsyncram_component|auto_generated|q_a [0] & \sp2|ROM|altsyncram_component|auto_generated|q_a [1]) ) )

	.dataa(gnd),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux9~0 .extended_lut = "off";
defparam \rgb_decoder|Mux9~0 .lut_mask = 64'h0C0C0C0C30303030;
defparam \rgb_decoder|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N30
cyclonev_lcell_comb \rgb_decoder|Mux9~1 (
// Equation(s):
// \rgb_decoder|Mux9~1_combout  = ( \sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (\sp1|ROM|altsyncram_component|auto_generated|q_a [2] & !\sp1|ROM|altsyncram_component|auto_generated|q_a [1]) ) ) # ( 
// !\sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (!\sp1|ROM|altsyncram_component|auto_generated|q_a [2] & \sp1|ROM|altsyncram_component|auto_generated|q_a [1]) ) )

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux9~1 .extended_lut = "off";
defparam \rgb_decoder|Mux9~1 .lut_mask = 64'h2222222244444444;
defparam \rgb_decoder|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N33
cyclonev_lcell_comb \rgb_decoder|Mux9~2 (
// Equation(s):
// \rgb_decoder|Mux9~2_combout  = ( \rgb_decoder|Mux9~0_combout  & ( \rgb_decoder|Mux9~1_combout  & ( (!\lines|print~8_combout ) # ((\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\sp2|VIS|Equal0~0_combout )))) ) ) ) # ( 
// !\rgb_decoder|Mux9~0_combout  & ( \rgb_decoder|Mux9~1_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\lines|print~8_combout  $ (!\sp2|VIS|Equal0~0_combout 
// )))) ) ) ) # ( \rgb_decoder|Mux9~0_combout  & ( !\rgb_decoder|Mux9~1_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp2|VIS|Equal0~0_combout ) # (!\sp1|VIS|Equal0~0_combout  $ 
// (!\lines|print~8_combout )))) ) ) ) # ( !\rgb_decoder|Mux9~0_combout  & ( !\rgb_decoder|Mux9~1_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout  & 
// ((!\sp2|VIS|Equal0~0_combout ) # (\lines|print~8_combout ))) # (\sp1|VIS|Equal0~0_combout  & (!\lines|print~8_combout  $ (!\sp2|VIS|Equal0~0_combout ))))) ) ) )

	.dataa(!\sp1|VIS|Equal0~0_combout ),
	.datab(!\sp2|VIS|visible~1_combout ),
	.datac(!\lines|print~8_combout ),
	.datad(!\sp2|VIS|Equal0~0_combout ),
	.datae(!\rgb_decoder|Mux9~0_combout ),
	.dataf(!\rgb_decoder|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux9~2 .extended_lut = "off";
defparam \rgb_decoder|Mux9~2 .lut_mask = 64'hE3D2F3D2E3F2F3F2;
defparam \rgb_decoder|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N48
cyclonev_lcell_comb \rgb_decoder|Mux23~0 (
// Equation(s):
// \rgb_decoder|Mux23~0_combout  = ( \sp1|ROM|altsyncram_component|auto_generated|q_a [1] & ( \sp2|ROM|altsyncram_component|auto_generated|q_a [1] & ( (!\lines|print~8_combout ) # ((\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # 
// (!\sp2|VIS|Equal0~0_combout )))) ) ) ) # ( !\sp1|ROM|altsyncram_component|auto_generated|q_a [1] & ( \sp2|ROM|altsyncram_component|auto_generated|q_a [1] & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & 
// ((!\sp2|VIS|Equal0~0_combout ) # (!\sp1|VIS|Equal0~0_combout  $ (!\lines|print~8_combout )))) ) ) ) # ( \sp1|ROM|altsyncram_component|auto_generated|q_a [1] & ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [1] & ( (!\sp2|VIS|visible~1_combout  & 
// (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\lines|print~8_combout  $ (!\sp2|VIS|Equal0~0_combout )))) ) ) ) # ( !\sp1|ROM|altsyncram_component|auto_generated|q_a [1] & ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [1] & ( (!\lines|print~8_combout  & ((!\sp2|VIS|visible~1_combout ) # (!\sp1|VIS|Equal0~0_combout  $ (\sp2|VIS|Equal0~0_combout )))) # (\lines|print~8_combout  & (\sp2|VIS|visible~1_combout  & 
// ((!\sp1|VIS|Equal0~0_combout ) # (!\sp2|VIS|Equal0~0_combout )))) ) ) )

	.dataa(!\sp1|VIS|Equal0~0_combout ),
	.datab(!\lines|print~8_combout ),
	.datac(!\sp2|VIS|Equal0~0_combout ),
	.datad(!\sp2|VIS|visible~1_combout ),
	.datae(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux23~0 .extended_lut = "off";
defparam \rgb_decoder|Mux23~0 .lut_mask = 64'hCCB6CCBECCF6CCFE;
defparam \rgb_decoder|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N0
cyclonev_lcell_comb \rgb_decoder|Mux22~1 (
// Equation(s):
// \rgb_decoder|Mux22~1_combout  = ( \sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (\sp1|ROM|altsyncram_component|auto_generated|q_a [2] & \sp1|ROM|altsyncram_component|auto_generated|q_a [1]) ) ) # ( 
// !\sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]) # (\sp1|ROM|altsyncram_component|auto_generated|q_a [1]) ) )

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux22~1 .extended_lut = "off";
defparam \rgb_decoder|Mux22~1 .lut_mask = 64'hBBBBBBBB11111111;
defparam \rgb_decoder|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N0
cyclonev_lcell_comb \rgb_decoder|Mux22~0 (
// Equation(s):
// \rgb_decoder|Mux22~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( \sp2|ROM|altsyncram_component|auto_generated|q_a [1] ) ) # ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [0] ) )

	.dataa(gnd),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux22~0 .extended_lut = "off";
defparam \rgb_decoder|Mux22~0 .lut_mask = 64'hCCCCCCCC0F0F0F0F;
defparam \rgb_decoder|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N51
cyclonev_lcell_comb \rgb_decoder|Mux22~2 (
// Equation(s):
// \rgb_decoder|Mux22~2_combout  = ( \rgb_decoder|Mux22~1_combout  & ( \rgb_decoder|Mux22~0_combout  & ( (!\lines|print~8_combout ) # ((\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\sp2|VIS|Equal0~0_combout )))) ) ) ) # ( 
// !\rgb_decoder|Mux22~1_combout  & ( \rgb_decoder|Mux22~0_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp2|VIS|Equal0~0_combout ) # (!\sp1|VIS|Equal0~0_combout  $ (!\lines|print~8_combout 
// )))) ) ) ) # ( \rgb_decoder|Mux22~1_combout  & ( !\rgb_decoder|Mux22~0_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\lines|print~8_combout  $ 
// (!\sp2|VIS|Equal0~0_combout )))) ) ) ) # ( !\rgb_decoder|Mux22~1_combout  & ( !\rgb_decoder|Mux22~0_combout  & ( (!\lines|print~8_combout  & ((!\sp2|VIS|visible~1_combout ) # (!\sp1|VIS|Equal0~0_combout  $ (\sp2|VIS|Equal0~0_combout )))) # 
// (\lines|print~8_combout  & (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\sp2|VIS|Equal0~0_combout )))) ) ) )

	.dataa(!\sp1|VIS|Equal0~0_combout ),
	.datab(!\lines|print~8_combout ),
	.datac(!\sp2|VIS|visible~1_combout ),
	.datad(!\sp2|VIS|Equal0~0_combout ),
	.datae(!\rgb_decoder|Mux22~1_combout ),
	.dataf(!\rgb_decoder|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux22~2 .extended_lut = "off";
defparam \rgb_decoder|Mux22~2 .lut_mask = 64'hCBC6CBCECFC6CFCE;
defparam \rgb_decoder|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N6
cyclonev_lcell_comb \sp2|VIS|visible~4 (
// Equation(s):
// \sp2|VIS|visible~4_combout  = ( !\sp1|ADDRESS|Add0~13_sumout  & ( !\sp1|ADDRESS|Add1~1_sumout  & ( (!\sp1|ADDRESS|Add0~5_sumout  & (!\sp1|ADDRESS|Add0~9_sumout  & (!\sp1|ADDRESS|Add1~5_sumout  & !\sp1|ADDRESS|Add0~1_sumout ))) ) ) )

	.dataa(!\sp1|ADDRESS|Add0~5_sumout ),
	.datab(!\sp1|ADDRESS|Add0~9_sumout ),
	.datac(!\sp1|ADDRESS|Add1~5_sumout ),
	.datad(!\sp1|ADDRESS|Add0~1_sumout ),
	.datae(!\sp1|ADDRESS|Add0~13_sumout ),
	.dataf(!\sp1|ADDRESS|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp2|VIS|visible~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp2|VIS|visible~4 .extended_lut = "off";
defparam \sp2|VIS|visible~4 .lut_mask = 64'h8000000000000000;
defparam \sp2|VIS|visible~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N27
cyclonev_lcell_comb \rgb_decoder|Mux21~0 (
// Equation(s):
// \rgb_decoder|Mux21~0_combout  = ( !\sp1|ADDRESS|Add1~9_sumout  & ( !\sp1|ADDRESS|Add1~13_sumout  & ( (!\sp1|ROM|altsyncram_component|auto_generated|q_a [0] & (\sp2|VIS|visible~4_combout  & \sp1|ROM|altsyncram_component|auto_generated|q_a [1])) ) ) )

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\sp2|VIS|visible~4_combout ),
	.datac(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(!\sp1|ADDRESS|Add1~9_sumout ),
	.dataf(!\sp1|ADDRESS|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux21~0 .extended_lut = "off";
defparam \rgb_decoder|Mux21~0 .lut_mask = 64'h0202000000000000;
defparam \rgb_decoder|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N18
cyclonev_lcell_comb \rgb_decoder|Mux21~1 (
// Equation(s):
// \rgb_decoder|Mux21~1_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [1] & ( \lines|print~8_combout  & ( ((!\sp1|VIS|visible~combout ) # (\sp2|VIS|visible~3_combout )) # (\rgb_decoder|Mux21~0_combout ) ) ) ) # ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [1] & ( \lines|print~8_combout  & ( ((!\sp1|VIS|visible~combout ) # (\sp2|VIS|visible~3_combout )) # (\rgb_decoder|Mux21~0_combout ) ) ) ) # ( \sp2|ROM|altsyncram_component|auto_generated|q_a [1] & ( 
// !\lines|print~8_combout  & ( ((!\sp1|VIS|visible~combout  & (\sp2|VIS|visible~3_combout )) # (\sp1|VIS|visible~combout  & ((!\sp2|VIS|visible~3_combout ) # (!\sp2|ROM|altsyncram_component|auto_generated|q_a [0])))) # (\rgb_decoder|Mux21~0_combout ) ) ) ) 
// # ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [1] & ( !\lines|print~8_combout  & ( (!\sp1|VIS|visible~combout  $ (!\sp2|VIS|visible~3_combout )) # (\rgb_decoder|Mux21~0_combout ) ) ) )

	.dataa(!\rgb_decoder|Mux21~0_combout ),
	.datab(!\sp1|VIS|visible~combout ),
	.datac(!\sp2|VIS|visible~3_combout ),
	.datad(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\lines|print~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux21~1 .extended_lut = "off";
defparam \rgb_decoder|Mux21~1 .lut_mask = 64'h7D7D7F7DDFDFDFDF;
defparam \rgb_decoder|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N15
cyclonev_lcell_comb \rgb_decoder|Mux20~0 (
// Equation(s):
// \rgb_decoder|Mux20~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( (!\sp2|ROM|altsyncram_component|auto_generated|q_a [1] & \sp2|ROM|altsyncram_component|auto_generated|q_a [0]) ) ) # ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( \sp2|ROM|altsyncram_component|auto_generated|q_a [0] ) )

	.dataa(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux20~0 .extended_lut = "off";
defparam \rgb_decoder|Mux20~0 .lut_mask = 64'h3333333322222222;
defparam \rgb_decoder|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N33
cyclonev_lcell_comb \rgb_decoder|Mux20~1 (
// Equation(s):
// \rgb_decoder|Mux20~1_combout  = ( \sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]) # (!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]) ) )

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux20~1 .extended_lut = "off";
defparam \rgb_decoder|Mux20~1 .lut_mask = 64'h00000000EEEEEEEE;
defparam \rgb_decoder|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N9
cyclonev_lcell_comb \rgb_decoder|Mux20~2 (
// Equation(s):
// \rgb_decoder|Mux20~2_combout  = ( \rgb_decoder|Mux20~0_combout  & ( \rgb_decoder|Mux20~1_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout  & 
// ((!\sp2|VIS|Equal0~0_combout ) # (\lines|print~8_combout ))) # (\sp1|VIS|Equal0~0_combout  & (!\lines|print~8_combout  $ (!\sp2|VIS|Equal0~0_combout ))))) ) ) ) # ( !\rgb_decoder|Mux20~0_combout  & ( \rgb_decoder|Mux20~1_combout  & ( 
// (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp2|VIS|Equal0~0_combout ) # (!\sp1|VIS|Equal0~0_combout  $ (!\lines|print~8_combout )))) ) ) ) # ( \rgb_decoder|Mux20~0_combout  & ( 
// !\rgb_decoder|Mux20~1_combout  & ( (!\sp2|VIS|visible~1_combout  & (((!\lines|print~8_combout )))) # (\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\lines|print~8_combout  $ (!\sp2|VIS|Equal0~0_combout )))) ) ) ) # ( 
// !\rgb_decoder|Mux20~0_combout  & ( !\rgb_decoder|Mux20~1_combout  & ( (!\lines|print~8_combout ) # ((\sp2|VIS|visible~1_combout  & ((!\sp1|VIS|Equal0~0_combout ) # (!\sp2|VIS|Equal0~0_combout )))) ) ) )

	.dataa(!\sp1|VIS|Equal0~0_combout ),
	.datab(!\sp2|VIS|visible~1_combout ),
	.datac(!\lines|print~8_combout ),
	.datad(!\sp2|VIS|Equal0~0_combout ),
	.datae(!\rgb_decoder|Mux20~0_combout ),
	.dataf(!\rgb_decoder|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux20~2 .extended_lut = "off";
defparam \rgb_decoder|Mux20~2 .lut_mask = 64'hF3F2E3F2F3D2E3D2;
defparam \rgb_decoder|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N45
cyclonev_lcell_comb \rgb_decoder|Mux19~1 (
// Equation(s):
// \rgb_decoder|Mux19~1_combout  = ( \sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (!\sp1|ROM|altsyncram_component|auto_generated|q_a [2] & \sp1|ROM|altsyncram_component|auto_generated|q_a [1]) ) ) # ( 
// !\sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( (\sp1|ROM|altsyncram_component|auto_generated|q_a [1]) # (\sp1|ROM|altsyncram_component|auto_generated|q_a [2]) ) )

	.dataa(!\sp1|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\sp1|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux19~1 .extended_lut = "off";
defparam \rgb_decoder|Mux19~1 .lut_mask = 64'h7777777722222222;
defparam \rgb_decoder|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N30
cyclonev_lcell_comb \rgb_decoder|Mux19~0 (
// Equation(s):
// \rgb_decoder|Mux19~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [0] & ( (!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]) # (\sp2|ROM|altsyncram_component|auto_generated|q_a [2]) ) )

	.dataa(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux19~0 .extended_lut = "off";
defparam \rgb_decoder|Mux19~0 .lut_mask = 64'h00000000BBBBBBBB;
defparam \rgb_decoder|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N18
cyclonev_lcell_comb \rgb_decoder|Mux19~2 (
// Equation(s):
// \rgb_decoder|Mux19~2_combout  = ( \sp2|VIS|visible~1_combout  & ( \rgb_decoder|Mux19~0_combout  & ( (!\sp1|VIS|Equal0~0_combout  & (((!\sp2|VIS|Equal0~0_combout ) # (\rgb_decoder|Mux19~1_combout )) # (\lines|print~8_combout ))) # 
// (\sp1|VIS|Equal0~0_combout  & (!\lines|print~8_combout  $ ((!\sp2|VIS|Equal0~0_combout )))) ) ) ) # ( !\sp2|VIS|visible~1_combout  & ( \rgb_decoder|Mux19~0_combout  & ( !\lines|print~8_combout  ) ) ) # ( \sp2|VIS|visible~1_combout  & ( 
// !\rgb_decoder|Mux19~0_combout  & ( (!\sp2|VIS|Equal0~0_combout ) # ((!\sp1|VIS|Equal0~0_combout  & ((\rgb_decoder|Mux19~1_combout ) # (\lines|print~8_combout ))) # (\sp1|VIS|Equal0~0_combout  & (!\lines|print~8_combout ))) ) ) ) # ( 
// !\sp2|VIS|visible~1_combout  & ( !\rgb_decoder|Mux19~0_combout  & ( !\lines|print~8_combout  ) ) )

	.dataa(!\sp1|VIS|Equal0~0_combout ),
	.datab(!\lines|print~8_combout ),
	.datac(!\sp2|VIS|Equal0~0_combout ),
	.datad(!\rgb_decoder|Mux19~1_combout ),
	.datae(!\sp2|VIS|visible~1_combout ),
	.dataf(!\rgb_decoder|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux19~2 .extended_lut = "off";
defparam \rgb_decoder|Mux19~2 .lut_mask = 64'hCCCCF6FECCCCB6BE;
defparam \rgb_decoder|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N36
cyclonev_lcell_comb \rgb_decoder|Mux16~0 (
// Equation(s):
// \rgb_decoder|Mux16~0_combout  = ( \sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( (!\sp2|ROM|altsyncram_component|auto_generated|q_a [0] & \sp2|ROM|altsyncram_component|auto_generated|q_a [1]) ) ) # ( 
// !\sp2|ROM|altsyncram_component|auto_generated|q_a [2] & ( !\sp2|ROM|altsyncram_component|auto_generated|q_a [0] ) )

	.dataa(gnd),
	.datab(!\sp2|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\sp2|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp2|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux16~0 .extended_lut = "off";
defparam \rgb_decoder|Mux16~0 .lut_mask = 64'hCCCCCCCC0C0C0C0C;
defparam \rgb_decoder|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N42
cyclonev_lcell_comb \rgb_decoder|Mux16~1 (
// Equation(s):
// \rgb_decoder|Mux16~1_combout  = ( \sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( \sp1|VIS|visible~combout  & ( (!\lines|print~8_combout  & ((!\sp2|VIS|visible~3_combout ) # (\rgb_decoder|Mux16~0_combout ))) # (\lines|print~8_combout  & 
// ((\sp2|VIS|visible~3_combout ))) ) ) ) # ( !\sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( \sp1|VIS|visible~combout  & ( (!\lines|print~8_combout  & ((!\sp2|VIS|visible~3_combout ) # (\rgb_decoder|Mux16~0_combout ))) # (\lines|print~8_combout  & 
// ((\sp2|VIS|visible~3_combout ))) ) ) ) # ( \sp1|ROM|altsyncram_component|auto_generated|q_a [0] & ( !\sp1|VIS|visible~combout  & ( (\sp2|VIS|visible~3_combout ) # (\lines|print~8_combout ) ) ) ) # ( !\sp1|ROM|altsyncram_component|auto_generated|q_a [0] & 
// ( !\sp1|VIS|visible~combout  & ( ((!\rgb_decoder|Mux7~2_combout ) # (\sp2|VIS|visible~3_combout )) # (\lines|print~8_combout ) ) ) )

	.dataa(!\rgb_decoder|Mux16~0_combout ),
	.datab(!\lines|print~8_combout ),
	.datac(!\rgb_decoder|Mux7~2_combout ),
	.datad(!\sp2|VIS|visible~3_combout ),
	.datae(!\sp1|ROM|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\sp1|VIS|visible~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rgb_decoder|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rgb_decoder|Mux16~1 .extended_lut = "off";
defparam \rgb_decoder|Mux16~1 .lut_mask = 64'hF3FF33FFCC77CC77;
defparam \rgb_decoder|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
