{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543063483656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543063483658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 18:14:43 2018 " "Processing started: Sat Nov 24 18:14:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543063483658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063483658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_2_309 -c project_2_309 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_2_309 -c project_2_309" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063483658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543063483894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543063483894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/satge2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/satge2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-behave " "Found design unit 1: stage2-behave" {  } { { "../satge2.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/satge2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500702 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "../satge2.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/satge2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage3-behave " "Found design unit 1: stage3-behave" {  } { { "../stage3.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500705 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage3 " "Found entity 1: stage3" {  } { { "../stage3.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage6-behave " "Found design unit 1: stage6-behave" {  } { { "../stage6.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage6.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500707 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage6 " "Found entity 1: stage6" {  } { { "../stage6.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage5-behave " "Found design unit 1: stage5-behave" {  } { { "../stage5.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage5.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500711 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage5 " "Found entity 1: stage5" {  } { { "../stage5.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage4-behave " "Found design unit 1: stage4-behave" {  } { { "../stage4.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage4.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500715 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "../stage4.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage1-behave " "Found design unit 1: stage1-behave" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500718 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "../reg_file.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500720 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_file_wrap-behave " "Found design unit 2: reg_file_wrap-behave" {  } { { "../reg_file.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500720 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../reg_file.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500720 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_wrap " "Found entity 2: reg_file_wrap" {  } { { "../reg_file.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memory_wrapper-behave " "Found design unit 2: memory_wrapper-behave" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500724 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500724 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_wrapper " "Found entity 2: memory_wrapper" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd 17 8 " "Found 17 design units, including 8 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project " "Found design unit 1: project" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 one_bit_reg-WhatDoYouCare " "Found design unit 2: one_bit_reg-WhatDoYouCare" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 eight_bit_reg-dattebayo " "Found design unit 3: eight_bit_reg-dattebayo" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sxteenbitreg-regis " "Found design unit 4: sxteenbitreg-regis" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 onebitadder-onebit " "Found design unit 5: onebitadder-onebit" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sxteenbitadder-sexteen " "Found design unit 6: sxteenbitadder-sexteen" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sxteenbitsubber-sexteensub " "Found design unit 7: sxteenbitsubber-sexteensub" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 sxteenbitander-sexteenand " "Found design unit 8: sxteenbitander-sexteenand" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alu-finalalu " "Found design unit 9: alu-finalalu" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_reg " "Found entity 1: one_bit_reg" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_ENTITY_NAME" "2 eight_bit_reg " "Found entity 2: eight_bit_reg" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_ENTITY_NAME" "3 sxteenbitreg " "Found entity 3: sxteenbitreg" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_ENTITY_NAME" "4 onebitadder " "Found entity 4: onebitadder" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_ENTITY_NAME" "5 sxteenbitadder " "Found entity 5: sxteenbitadder" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_ENTITY_NAME" "6 sxteenbitsubber " "Found entity 6: sxteenbitsubber" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_ENTITY_NAME" "7 sxteenbitander " "Found entity 7: sxteenbitander" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""} { "Info" "ISGN_ENTITY_NAME" "8 alu " "Found entity 8: alu" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543063500730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stage1 " "Elaborating entity \"stage1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543063500812 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "membw1 stage1.vhd(46) " "VHDL Signal Declaration warning at stage1.vhd(46): used implicit default value for signal \"membw1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543063500816 "|stage1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "membw2 stage1.vhd(46) " "VHDL Signal Declaration warning at stage1.vhd(46): used implicit default value for signal \"membw2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543063500816 "|stage1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry1 stage1.vhd(47) " "Verilog HDL or VHDL warning at stage1.vhd(47): object \"carry1\" assigned a value but never read" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543063500816 "|stage1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero1 stage1.vhd(47) " "Verilog HDL or VHDL warning at stage1.vhd(47): object \"zero1\" assigned a value but never read" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543063500816 "|stage1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst stage1.vhd(83) " "VHDL Process Statement warning at stage1.vhd(83): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543063500816 "|stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:pc_alu " "Elaborating entity \"alu\" for hierarchy \"alu:pc_alu\"" {  } { { "../stage1.vhd" "pc_alu" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543063500818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxteenbitadder alu:pc_alu\|sxteenbitadder:stbadd " "Elaborating entity \"sxteenbitadder\" for hierarchy \"alu:pc_alu\|sxteenbitadder:stbadd\"" {  } { { "../alu_project.vhd" "stbadd" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543063500820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitadder alu:pc_alu\|sxteenbitadder:stbadd\|onebitadder:adder0 " "Elaborating entity \"onebitadder\" for hierarchy \"alu:pc_alu\|sxteenbitadder:stbadd\|onebitadder:adder0\"" {  } { { "../alu_project.vhd" "adder0" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543063500822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxteenbitsubber alu:pc_alu\|sxteenbitsubber:stbsub " "Elaborating entity \"sxteenbitsubber\" for hierarchy \"alu:pc_alu\|sxteenbitsubber:stbsub\"" {  } { { "../alu_project.vhd" "stbsub" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543063500839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cd alu_project.vhd(150) " "Verilog HDL or VHDL warning at alu_project.vhd(150): object \"cd\" assigned a value but never read" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543063500840 "|stage1|alu:pc_alu|sxteenbitsubber:stbsub"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zd alu_project.vhd(150) " "Verilog HDL or VHDL warning at alu_project.vhd(150): object \"zd\" assigned a value but never read" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543063500840 "|stage1|alu:pc_alu|sxteenbitsubber:stbsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxteenbitander alu:pc_alu\|sxteenbitander:stbnand " "Elaborating entity \"sxteenbitander\" for hierarchy \"alu:pc_alu\|sxteenbitander:stbnand\"" {  } { { "../alu_project.vhd" "stbnand" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543063500875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:code_mem " "Elaborating entity \"memory\" for hierarchy \"memory:code_mem\"" {  } { { "../stage1.vhd" "code_mem" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543063500878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m20 memory.vhd(23) " "Verilog HDL or VHDL warning at memory.vhd(23): object \"m20\" assigned a value but never read" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543063500882 "|stage1|memory:code_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m21 memory.vhd(23) " "Verilog HDL or VHDL warning at memory.vhd(23): object \"m21\" assigned a value but never read" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[0\] memory.vhd(62) " "Inferred latch for \"membr2\[0\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[1\] memory.vhd(62) " "Inferred latch for \"membr2\[1\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[2\] memory.vhd(62) " "Inferred latch for \"membr2\[2\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[3\] memory.vhd(62) " "Inferred latch for \"membr2\[3\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[4\] memory.vhd(62) " "Inferred latch for \"membr2\[4\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[5\] memory.vhd(62) " "Inferred latch for \"membr2\[5\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[6\] memory.vhd(62) " "Inferred latch for \"membr2\[6\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[7\] memory.vhd(62) " "Inferred latch for \"membr2\[7\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[0\] memory.vhd(51) " "Inferred latch for \"membr1\[0\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[1\] memory.vhd(51) " "Inferred latch for \"membr1\[1\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[2\] memory.vhd(51) " "Inferred latch for \"membr1\[2\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[3\] memory.vhd(51) " "Inferred latch for \"membr1\[3\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500883 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[4\] memory.vhd(51) " "Inferred latch for \"membr1\[4\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500884 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[5\] memory.vhd(51) " "Inferred latch for \"membr1\[5\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500884 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[6\] memory.vhd(51) " "Inferred latch for \"membr1\[6\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500884 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[7\] memory.vhd(51) " "Inferred latch for \"membr1\[7\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063500884 "|stage1|memory:code_mem"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memory:code_mem\|membr2\[1\] memory:code_mem\|membr2\[0\] " "Duplicate LATCH primitive \"memory:code_mem\|membr2\[1\]\" merged with LATCH primitive \"memory:code_mem\|membr2\[0\]\"" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543063501253 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memory:code_mem\|membr1\[4\] memory:code_mem\|membr2\[6\] " "Duplicate LATCH primitive \"memory:code_mem\|membr1\[4\]\" merged with LATCH primitive \"memory:code_mem\|membr2\[6\]\"" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543063501253 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memory:code_mem\|membr1\[2\] memory:code_mem\|membr2\[7\] " "Duplicate LATCH primitive \"memory:code_mem\|membr1\[2\]\" merged with LATCH primitive \"memory:code_mem\|membr2\[7\]\"" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543063501253 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memory:code_mem\|membr1\[0\] memory:code_mem\|membr2\[7\] " "Duplicate LATCH primitive \"memory:code_mem\|membr1\[0\]\" merged with LATCH primitive \"memory:code_mem\|membr2\[7\]\"" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543063501253 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1543063501253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:code_mem\|membr2\[0\] " "Latch memory:code_mem\|membr2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543063501254 ""}  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543063501254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:code_mem\|membr2\[6\] " "Latch memory:code_mem\|membr2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543063501254 ""}  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543063501254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:code_mem\|membr2\[7\] " "Latch memory:code_mem\|membr2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543063501254 ""}  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543063501254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:code_mem\|membr1\[7\] " "Latch memory:code_mem\|membr1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543063501254 ""}  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543063501254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[2\] GND " "Pin \"ir\[2\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543063501274 "|stage1|ir[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[3\] GND " "Pin \"ir\[3\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543063501274 "|stage1|ir[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[4\] GND " "Pin \"ir\[4\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543063501274 "|stage1|ir[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[5\] GND " "Pin \"ir\[5\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543063501274 "|stage1|ir[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[9\] GND " "Pin \"ir\[9\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543063501274 "|stage1|ir[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[11\] GND " "Pin \"ir\[11\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543063501274 "|stage1|ir[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[13\] GND " "Pin \"ir\[13\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543063501274 "|stage1|ir[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[14\] GND " "Pin \"ir\[14\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543063501274 "|stage1|ir[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543063501274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543063501308 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543063501308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543063501308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543063501308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543063501378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 18:15:01 2018 " "Processing ended: Sat Nov 24 18:15:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543063501378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543063501378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543063501378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543063501378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543063502489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543063502490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 18:15:02 2018 " "Processing started: Sat Nov 24 18:15:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543063502490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543063502490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project_2_309 -c project_2_309 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project_2_309 -c project_2_309" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543063502490 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1543063502537 ""}
{ "Info" "0" "" "Project  = project_2_309" {  } {  } 0 0 "Project  = project_2_309" 0 0 "Fitter" 0 0 1543063502538 ""}
{ "Info" "0" "" "Revision = project_2_309" {  } {  } 0 0 "Revision = project_2_309" 0 0 "Fitter" 0 0 1543063502538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543063502615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543063502616 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project_2_309 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"project_2_309\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543063502620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543063502701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543063502701 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543063502740 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543063502749 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543063502810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543063502810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543063502810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543063502810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543063502810 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543063502810 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543063502820 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543063502863 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project_2_309.sdc " "Synopsys Design Constraints File file not found: 'project_2_309.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543063502864 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543063502865 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1543063502869 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1543063502869 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543063502869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543063502869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543063502869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       pc\[10\] " "   1.000       pc\[10\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543063502869 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1543063502869 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543063502873 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543063502873 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1543063502884 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 9 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1543063502889 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "memory:code_mem\|membr2\[7\]~3 Global clock " "Automatically promoted signal \"memory:code_mem\|membr2\[7\]~3\" to use Global clock" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1543063502890 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst Global clock in PIN 20 " "Automatically promoted some destinations of signal \"rst\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ir\[0\]~reg0 " "Destination \"ir\[0\]~reg0\" may be non-global or may not use global clock" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1543063502890 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "valid_out~reg0 " "Destination \"valid_out~reg0\" may be non-global or may not use global clock" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1543063502890 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pc_old\[15\]~reg0 " "Destination \"pc_old\[15\]~reg0\" may be non-global or may not use global clock" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1543063502890 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pc_old\[14\]~reg0 " "Destination \"pc_old\[14\]~reg0\" may be non-global or may not use global clock" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1543063502890 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pc_old\[13\]~reg0 " "Destination \"pc_old\[13\]~reg0\" may be non-global or may not use global clock" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1543063502890 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pc_old\[12\]~reg0 " "Destination \"pc_old\[12\]~reg0\" may be non-global or may not use global clock" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1543063502890 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pc_old\[11\]~reg0 " "Destination \"pc_old\[11\]~reg0\" may be non-global or may not use global clock" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1543063502890 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pc_old\[10\]~reg0 " "Destination \"pc_old\[10\]~reg0\" may be non-global or may not use global clock" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1543063502890 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pc_old\[9\]~reg0 " "Destination \"pc_old\[9\]~reg0\" may be non-global or may not use global clock" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1543063502890 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pc_old\[8\]~reg0 " "Destination \"pc_old\[8\]~reg0\" may be non-global or may not use global clock" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1543063502890 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1543063502890 ""}  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 10 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1543063502890 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1543063502890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1543063502895 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1543063502907 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1543063502929 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1543063502931 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1543063502931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543063502931 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 3.3V 35 33 0 " "Number of I/O pins in group: 68 (unused VREF, 3.3V VCCIO, 35 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1543063502932 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1543063502932 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543063502932 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 23 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543063502933 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543063502933 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543063502933 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543063502933 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1543063502933 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543063502933 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543063502952 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543063502959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543063503101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543063503186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543063503188 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543063503934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543063503935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543063503953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/quartus_project2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543063504084 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543063504084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543063504278 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543063504278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543063504279 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543063504291 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543063504307 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1543063504327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/quartus_project2/output_files/project_2_309.fit.smsg " "Generated suppressed messages file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/quartus_project2/output_files/project_2_309.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543063504378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1077 " "Peak virtual memory: 1077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543063504404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 18:15:04 2018 " "Processing ended: Sat Nov 24 18:15:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543063504404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543063504404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543063504404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543063504404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543063505567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543063505569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 18:15:05 2018 " "Processing started: Sat Nov 24 18:15:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543063505569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543063505569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project_2_309 -c project_2_309 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project_2_309 -c project_2_309" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543063505569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543063505806 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543063505871 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543063505877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543063505963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 18:15:05 2018 " "Processing ended: Sat Nov 24 18:15:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543063505963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543063505963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543063505963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543063505963 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543063506112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543063506984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543063506984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 18:15:06 2018 " "Processing started: Sat Nov 24 18:15:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543063506984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063506984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project_2_309 -c project_2_309 " "Command: quartus_sta project_2_309 -c project_2_309" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063506985 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1543063507040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507472 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507498 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project_2_309.sdc " "Synopsys Design Constraints File file not found: 'project_2_309.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507507 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507507 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543063507510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc\[10\] pc\[10\] " "create_clock -period 1.000 -name pc\[10\] pc\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543063507510 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507510 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1543063507513 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1543063507521 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.595 " "Worst-case setup slack is -9.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.595            -197.187 clk  " "   -9.595            -197.187 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 pc\[10\]  " "    0.493               0.000 pc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.754 " "Worst-case hold slack is -6.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.754             -24.155 pc\[10\]  " "   -6.754             -24.155 pc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283              -4.996 clk  " "   -2.283              -4.996 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 pc\[10\]  " "    0.500               0.000 pc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543063507530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507530 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507550 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "716 " "Peak virtual memory: 716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543063507589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 18:15:07 2018 " "Processing ended: Sat Nov 24 18:15:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543063507589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543063507589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543063507589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063507589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543063508689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543063508692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 18:15:08 2018 " "Processing started: Sat Nov 24 18:15:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543063508692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543063508692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project_2_309 -c project_2_309 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project_2_309 -c project_2_309" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543063508692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1543063509002 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "project_2_309.vho project_2_309_vhd.sdo /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/quartus_project2/simulation/modelsim/ simulation " "Generated files \"project_2_309.vho\" and \"project_2_309_vhd.sdo\" in directory \"/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/quartus_project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543063509097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1026 " "Peak virtual memory: 1026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543063509118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 18:15:09 2018 " "Processing ended: Sat Nov 24 18:15:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543063509118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543063509118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543063509118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543063509118 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543063509262 ""}
