$date
	Sun Sep 14 19:44:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gray_counter_tb $end
$var wire 3 ! GRAYout [2:0] $end
$var reg 1 " CLK $end
$var reg 1 # RESET $end
$var reg 1 $ UP $end
$var reg 192 % name [191:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 %
0$
1#
0"
b0 !
$end
#5
1"
#10
0"
#15
1"
#20
0"
0#
#25
b1 !
1"
1$
#30
0"
#35
b11 !
1"
#40
0"
#45
b10 !
1"
#50
0"
#55
b110 !
1"
#60
0"
#65
b111 !
1"
#70
0"
#75
b101 !
1"
#80
0"
#85
b100 !
1"
#90
0"
#95
1"
0$
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
b0 !
1"
1$
#140
0"
#145
b1 !
1"
#150
0"
#155
b11 !
1"
#160
0"
#165
b10 !
1"
