============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Mar 17 2025  03:22:15 pm
  Module:                 fulladd
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                          
 Gate   Instances   Area  Library 
----------------------------------
ADDFX1          3  59.038    slow 
ADDFXL          1  19.679    slow 
----------------------------------
total           4  78.718         


                                       
     Type      Instances  Area  Area % 
---------------------------------------
logic                  4 78.718  100.0 
physical_cells         0  0.000    0.0 
---------------------------------------
total                  4 78.718  100.0 

