;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	ADD @-26, 106
	SUB 0, 200
	SUB 0, 200
	SUB @121, 103
	SUB 121, 103
	SPL 0, -202
	CMP -7, <-420
	DJN -1, @-20
	SUB @121, 103
	SUB @127, 100
	SPL 0, #9
	SPL 0, #9
	SPL @0, -202
	SUB @121, 106
	SLT 597, <122
	SLT 597, <122
	SLT 597, <122
	MOV -6, <122
	SUB <59, @12
	SLT @-27, -3
	SPL 2, -202
	ADD 20, @20
	ADD 271, @860
	CMP @121, 100
	ADD 102, 9
	MOV -6, <122
	SUB @71, @2
	ADD 20, @20
	ADD #279, <30
	SUB @121, 103
	SUB @71, @2
	CMP @121, 100
	SUB @71, @2
	SUB @71, @2
	SLT 620, -200
	SUB <59, @12
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	CMP -7, <-420
	SUB #62, 220
	MOV 717, <-20
	CMP -7, <-420
	ADD 210, 30
	MOV 717, <-20
	CMP -7, <-420
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	ADD @-26, 106
	SUB 0, 200
	SUB @121, 103
