
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-no_gui -execute set asictop torus_credit; set datawidth 32 -files asic-par.tcl 
Date:		Fri Dec  6 00:04:12 2024
Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[00:04:12.232252] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS  fill procedures
**WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
Executing cmd 'set asictop torus_credit; set datawidth 32' ...
Sourcing file "asic-par.tcl" ...
<CMD> set init_mmmc_file setup-timing.tcl
<CMD> set init_verilog asic-post-synth.torus_credit.32.v
<CMD> set init_top_cell torus_credit_D_W32
<CMD> set init_lef_file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=12/06 00:04:29, mem=912.5M)
#% End Load MMMC data ... (date=12/06 00:04:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.5M, current mem=913.5M)
rc_corner

Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from setup-timing.tcl
Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
Read 816 cells in library 'tcbn65gpluswc' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=92.5M, fe_cpu=0.30min, fe_real=0.32min, fe_mem=1060.0M) ***
#% Begin Load netlist data ... (date=12/06 00:04:31, mem=951.1M)
*** Begin netlist parsing (mem=1060.0M) ***
Created 816 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'asic-post-synth.torus_credit.32.v'

*** Memory Usage v#1 (Current mem = 1125.984M, initial mem = 486.906M) ***
*** End netlist parsing (cpu=0:00:00.8, real=0:00:01.0, mem=1126.0M) ***
#% End Load netlist data ... (date=12/06 00:04:32, total cpu=0:00:00.8, real=0:00:01.0, peak res=1064.4M, current mem=1064.4M)
Set top cell to torus_credit_D_W32.
Hooked 816 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell torus_credit_D_W32 ...
*** Netlist is unique.
** info: there are 4104 modules.
** info: there are 126308 stdCell insts.

*** Memory Usage v#1 (Current mem = 1247.398M, initial mem = 486.906M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: view_functional_wcl_slow
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_fast
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_typical
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
Read 816 cells in library 'tcbn65gplusbc' 
Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 816 cells in library 'tcbn65gplustc' 
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:26.3, real=0:00:27.0, peak res=1570.4M, current mem=1570.4M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1577.9M, current mem=1577.9M)
Current (total cpu=0:00:26.4, real=0:00:27.0, peak res=1577.9M, current mem=1577.9M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:26.4, real=0:00:27.0, peak res=1577.9M, current mem=1577.9M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1578.2M, current mem=1578.2M)
Current (total cpu=0:00:26.4, real=0:00:27.0, peak res=1578.2M, current mem=1578.2M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:26.5, real=0:00:27.0, peak res=1578.2M, current mem=1578.2M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1578.5M, current mem=1578.5M)
Current (total cpu=0:00:26.5, real=0:00:27.0, peak res=1578.5M, current mem=1578.5M)
Total number of combinational cells: 483
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 19
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
*** Message Summary: 33 warning(s), 0 error(s)

<CMD> floorPlan -d 1500 1500 2 2 2 2
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
126308 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
126308 new gnd-pin connections were made to global net 'VSS'.
<CMD> sroute -nets {VDD VSS}
#% Begin sroute (date=12/06 00:04:40, mem=1613.5M)

viaInitial starts at Fri Dec  6 00:04:40 2024
viaInitial ends at Fri Dec  6 00:04:40 2024
*** Begin SPECIAL ROUTE on Fri Dec  6 00:04:40 2024 ***
SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/asic
SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3044.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 855 macros, 61 used
Read in 61 components
  61 core components: 61 unplaced, 0 placed, 0 fixed
Read in 36 logical pins
Read in 36 nets
Read in 2 special nets
Read in 122 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 1664
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 832
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3068.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 832 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       832      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=12/06 00:04:41, total cpu=0:00:00.9, real=0:00:01.0, peak res=1654.7M, current mem=1640.8M)
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
#% Begin addRing (date=12/06 00:04:41, mem=1640.8M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.0M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=12/06 00:04:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.6M, current mem=1641.6M)
<CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/06 00:04:41, mem=1638.6M)

Initialize fgc environment(mem: 1714.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.0M)
Stripe generation is complete.
vias are now being generated.
addStripe created 600 wires.
ViaGen created 995072 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |     248768     |        0       |
|  VIA2  |     248768     |        0       |
|  VIA3  |     248768     |        0       |
|  VIA4  |     248768     |        0       |
|   M5   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/06 00:05:11, total cpu=0:00:30.1, real=0:00:30.0, peak res=1833.6M, current mem=1818.7M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/06 00:05:11, mem=1818.7M)

Initialize fgc environment(mem: 1889.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1889.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1889.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1889.9M)
Loading via instances (cpu: 0:00:01.4, real: 0:00:01.0, peak mem: 2201.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2201.9M)
Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2201.9M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 600 wires.
ViaGen created 178802 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |     178802     |        0       |
|   M6   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/06 00:05:29, total cpu=0:00:17.6, real=0:00:18.0, peak res=2163.8M, current mem=1982.7M)
<CMD> createInstGroup poly0_0_sw
<CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_0_cli
<CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
<CMD> createInstGroup poly0_0_rx_ew
<CMD> createInstGroup poly0_0_tx_ew
<CMD> createInstGroup poly0_0_rx_ns
<CMD> createInstGroup poly0_0_tx_ns
<CMD> createInstGroup poly0_1_sw
<CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_1_cli
<CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
<CMD> createInstGroup poly0_1_rx_ew
<CMD> createInstGroup poly0_1_tx_ew
<CMD> createInstGroup poly0_1_rx_ns
<CMD> createInstGroup poly0_1_tx_ns
<CMD> createInstGroup poly0_2_sw
<CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_2_cli
<CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
<CMD> createInstGroup poly0_2_rx_ew
<CMD> createInstGroup poly0_2_tx_ew
<CMD> createInstGroup poly0_2_rx_ns
<CMD> createInstGroup poly0_2_tx_ns
<CMD> createInstGroup poly0_3_sw
<CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_3_cli
<CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
<CMD> createInstGroup poly0_3_rx_ew
<CMD> createInstGroup poly0_3_tx_ew
<CMD> createInstGroup poly0_3_rx_ns
<CMD> createInstGroup poly0_3_tx_ns
<CMD> createInstGroup poly1_0_sw
<CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_0_cli
<CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
<CMD> createInstGroup poly1_0_rx_ew
<CMD> createInstGroup poly1_0_tx_ew
<CMD> createInstGroup poly1_0_rx_ns
<CMD> createInstGroup poly1_0_tx_ns
<CMD> createInstGroup poly1_1_sw
<CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_1_cli
<CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
<CMD> createInstGroup poly1_1_rx_ew
<CMD> createInstGroup poly1_1_tx_ew
<CMD> createInstGroup poly1_1_rx_ns
<CMD> createInstGroup poly1_1_tx_ns
<CMD> createInstGroup poly1_2_sw
<CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_2_cli
<CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
<CMD> createInstGroup poly1_2_rx_ew
<CMD> createInstGroup poly1_2_tx_ew
<CMD> createInstGroup poly1_2_rx_ns
<CMD> createInstGroup poly1_2_tx_ns
<CMD> createInstGroup poly1_3_sw
<CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_3_cli
<CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
<CMD> createInstGroup poly1_3_rx_ew
<CMD> createInstGroup poly1_3_tx_ew
<CMD> createInstGroup poly1_3_rx_ns
<CMD> createInstGroup poly1_3_tx_ns
<CMD> createInstGroup poly2_0_sw
<CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_0_cli
<CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
<CMD> createInstGroup poly2_0_rx_ew
<CMD> createInstGroup poly2_0_tx_ew
<CMD> createInstGroup poly2_0_rx_ns
<CMD> createInstGroup poly2_0_tx_ns
<CMD> createInstGroup poly2_1_sw
<CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_1_cli
<CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
<CMD> createInstGroup poly2_1_rx_ew
<CMD> createInstGroup poly2_1_tx_ew
<CMD> createInstGroup poly2_1_rx_ns
<CMD> createInstGroup poly2_1_tx_ns
<CMD> createInstGroup poly2_2_sw
<CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_2_cli
<CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
<CMD> createInstGroup poly2_2_rx_ew
<CMD> createInstGroup poly2_2_tx_ew
<CMD> createInstGroup poly2_2_rx_ns
<CMD> createInstGroup poly2_2_tx_ns
<CMD> createInstGroup poly2_3_sw
<CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_3_cli
<CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
<CMD> createInstGroup poly2_3_rx_ew
<CMD> createInstGroup poly2_3_tx_ew
<CMD> createInstGroup poly2_3_rx_ns
<CMD> createInstGroup poly2_3_tx_ns
<CMD> createInstGroup poly3_0_sw
<CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_0_cli
<CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
<CMD> createInstGroup poly3_0_rx_ew
<CMD> createInstGroup poly3_0_tx_ew
<CMD> createInstGroup poly3_0_rx_ns
<CMD> createInstGroup poly3_0_tx_ns
<CMD> createInstGroup poly3_1_sw
<CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_1_cli
<CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
<CMD> createInstGroup poly3_1_rx_ew
<CMD> createInstGroup poly3_1_tx_ew
<CMD> createInstGroup poly3_1_rx_ns
<CMD> createInstGroup poly3_1_tx_ns
<CMD> createInstGroup poly3_2_sw
<CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_2_cli
<CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
<CMD> createInstGroup poly3_2_rx_ew
<CMD> createInstGroup poly3_2_tx_ew
<CMD> createInstGroup poly3_2_rx_ns
<CMD> createInstGroup poly3_2_tx_ns
<CMD> createInstGroup poly3_3_sw
<CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_3_cli
<CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
<CMD> createInstGroup poly3_3_rx_ew
<CMD> createInstGroup poly3_3_tx_ew
<CMD> createInstGroup poly3_3_rx_ns
<CMD> createInstGroup poly3_3_tx_ns
<CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
<CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
#WARNING (NRDB-530) Cannot find NET matching "e_tx*"
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:01:15.9/0:01:16.4 (1.0), mem = 2132.8M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 22040 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:09.4) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1011052 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2257.86 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2262.86)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 105006
Total number of fetched objects 105006
Total number of fetched objects 105006
End delay calculation. (MEM=2706.86 CPU=0:00:35.8 REAL=0:00:35.0)
End delay calculation (fullDC). (MEM=2706.86 CPU=0:00:41.0 REAL=0:00:40.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Inst-group poly0_0_rx_ew has no instances; so deleting it.
Inst-group poly0_0_tx_ew has no instances; so deleting it.
Inst-group poly0_0_rx_ns has no instances; so deleting it.
Inst-group poly0_0_tx_ns has no instances; so deleting it.
Inst-group poly0_1_rx_ew has no instances; so deleting it.
Inst-group poly0_1_tx_ew has no instances; so deleting it.
Inst-group poly0_1_rx_ns has no instances; so deleting it.
Inst-group poly0_1_tx_ns has no instances; so deleting it.
Inst-group poly0_2_rx_ew has no instances; so deleting it.
Inst-group poly0_2_tx_ew has no instances; so deleting it.
Inst-group poly0_2_rx_ns has no instances; so deleting it.
Inst-group poly0_2_tx_ns has no instances; so deleting it.
Inst-group poly0_3_rx_ew has no instances; so deleting it.
Inst-group poly0_3_tx_ew has no instances; so deleting it.
Inst-group poly0_3_rx_ns has no instances; so deleting it.
Inst-group poly0_3_tx_ns has no instances; so deleting it.
Inst-group poly1_0_rx_ew has no instances; so deleting it.
Inst-group poly1_0_tx_ew has no instances; so deleting it.
Inst-group poly1_0_rx_ns has no instances; so deleting it.
Inst-group poly1_0_tx_ns has no instances; so deleting it.
Inst-group poly1_1_rx_ew has no instances; so deleting it.
Inst-group poly1_1_tx_ew has no instances; so deleting it.
Inst-group poly1_1_rx_ns has no instances; so deleting it.
Inst-group poly1_1_tx_ns has no instances; so deleting it.
Inst-group poly1_2_rx_ew has no instances; so deleting it.
Inst-group poly1_2_tx_ew has no instances; so deleting it.
Inst-group poly1_2_rx_ns has no instances; so deleting it.
Inst-group poly1_2_tx_ns has no instances; so deleting it.
Inst-group poly1_3_rx_ew has no instances; so deleting it.
Inst-group poly1_3_tx_ew has no instances; so deleting it.
Inst-group poly1_3_rx_ns has no instances; so deleting it.
Inst-group poly1_3_tx_ns has no instances; so deleting it.
Inst-group poly2_0_rx_ew has no instances; so deleting it.
Inst-group poly2_0_tx_ew has no instances; so deleting it.
Inst-group poly2_0_rx_ns has no instances; so deleting it.
Inst-group poly2_0_tx_ns has no instances; so deleting it.
Inst-group poly2_1_rx_ew has no instances; so deleting it.
Inst-group poly2_1_tx_ew has no instances; so deleting it.
Inst-group poly2_1_rx_ns has no instances; so deleting it.
Inst-group poly2_1_tx_ns has no instances; so deleting it.
Inst-group poly2_2_rx_ew has no instances; so deleting it.
Inst-group poly2_2_tx_ew has no instances; so deleting it.
Inst-group poly2_2_rx_ns has no instances; so deleting it.
Inst-group poly2_2_tx_ns has no instances; so deleting it.
Inst-group poly2_3_rx_ew has no instances; so deleting it.
Inst-group poly2_3_tx_ew has no instances; so deleting it.
Inst-group poly2_3_rx_ns has no instances; so deleting it.
Inst-group poly2_3_tx_ns has no instances; so deleting it.
Inst-group poly3_0_rx_ew has no instances; so deleting it.
Inst-group poly3_0_tx_ew has no instances; so deleting it.
Inst-group poly3_0_rx_ns has no instances; so deleting it.
Inst-group poly3_0_tx_ns has no instances; so deleting it.
Inst-group poly3_1_rx_ew has no instances; so deleting it.
Inst-group poly3_1_tx_ew has no instances; so deleting it.
Inst-group poly3_1_rx_ns has no instances; so deleting it.
Inst-group poly3_1_tx_ns has no instances; so deleting it.
Inst-group poly3_2_rx_ew has no instances; so deleting it.
Inst-group poly3_2_tx_ew has no instances; so deleting it.
Inst-group poly3_2_rx_ns has no instances; so deleting it.
Inst-group poly3_2_tx_ns has no instances; so deleting it.
Inst-group poly3_3_rx_ew has no instances; so deleting it.
Inst-group poly3_3_tx_ew has no instances; so deleting it.
Inst-group poly3_3_rx_ns has no instances; so deleting it.
Inst-group poly3_3_tx_ns has no instances; so deleting it.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2684.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:14.8 mem=2700.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:15.4 mem=2700.1M) ***
No user-set net weight.
Net fanout histogram:
2		: 94743 (90.3%) nets
3		: 3637 (3.5%) nets
4     -	14	: 3344 (3.2%) nets
15    -	39	: 1696 (1.6%) nets
40    -	79	: 880 (0.8%) nets
80    -	159	: 592 (0.6%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=104284 (0 fixed + 104284 movable) #buf cell=0 #inv cell=1691 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=104894 #term=459579 #term/net=4.38, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
stdCell: 104284 single + 0 double + 0 multi
Total standard cell length = 370.2436 (mm), area = 0.6664 (mm^2)
Estimated cell power/ground rail width = 0.365 um

Average module density = 1.056.
Density for module 'poly3_3_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 238675 sites (85923 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_3_sw' (box = {535.000 534.800 731.000 731.000}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114217 sites (41118 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly3_2_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_2_sw' (box = {535.000 1285.400 731.000 1481.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114220 sites (41119 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly3_1_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_1_sw' (box = {535.000 909.200 731.000 1105.400}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114220 sites (41119 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly3_0_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 235640 sites (84830 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_0_sw' (box = {535.000 160.400 731.000 356.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114219 sites (41119 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_3_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 238280 sites (85781 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_3_sw' (box = {1285.000 534.800 1481.000 731.000}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114219 sites (41119 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_2_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 236415 sites (85109 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_2_sw' (box = {1285.000 1285.400 1481.000 1481.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114225 sites (41121 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_1_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 236415 sites (85109 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_1_sw' (box = {1285.000 909.200 1481.000 1105.400}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114225 sites (41121 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_0_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 235255 sites (84692 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_0_sw' (box = {1285.000 160.400 1481.000 356.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114222 sites (41120 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_3_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 238675 sites (85923 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_3_sw' (box = {910.000 534.800 1106.000 731.000}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114219 sites (41119 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_2_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_2_sw' (box = {910.000 1285.400 1106.000 1481.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114225 sites (41121 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_1_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_1_sw' (box = {910.000 909.200 1106.000 1105.400}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114225 sites (41121 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_0_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 235640 sites (84830 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_0_sw' (box = {910.000 160.400 1106.000 356.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114222 sites (41120 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_3_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 236595 sites (85174 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_3_sw' (box = {160.000 534.800 356.000 731.000}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114210 sites (41116 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_2_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 234735 sites (84505 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_2_sw' (box = {160.000 1285.400 356.000 1481.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114223 sites (41120 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_1_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 234735 sites (84505 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_1_sw' (box = {160.000 909.200 356.000 1105.400}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114223 sites (41120 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_0_cli' = 0.006.
       = stdcell_area 1480 sites (533 um^2) / alloc_area 233570 sites (84085 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_0_sw' (box = {160.000 160.400 356.000 356.600}) is greater than 100% (1.069) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 114221 sites (41120 um^2) / alloc_area 106820 sites (38455 um^2).
Density for the rest of the design = 0.000.
       = stdcell_area 3 sites (1 um^2) / alloc_area 724910 sites (260968 um^2).
Density for the design = 0.298.
       = stdcell_area 1851218 sites (666438 um^2) / alloc_area 6215880 sites (2237717 um^2).
Pin Density = 0.07394.
            = total # of pins 459579 / total area 6215880.
Identified 32 spare or floating instances, with no clusters.





=== lastAutoLevel = 11 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.690e-08 (6.08e-09 1.08e-08)
              Est.  stn bbox = 1.773e-08 (6.50e-09 1.12e-08)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 3172.2M
Iteration  2: Total net bbox = 1.690e-08 (6.08e-09 1.08e-08)
              Est.  stn bbox = 1.773e-08 (6.50e-09 1.12e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3173.8M
Iteration  3: Total net bbox = 1.023e+04 (9.41e+03 8.18e+02)
              Est.  stn bbox = 1.961e+04 (1.88e+04 8.52e+02)
              cpu = 0:00:14.7 real = 0:00:15.0 mem = 3303.1M
Active setup views:
    view_functional_wcl_fast
Iteration  4: Total net bbox = 6.574e+05 (3.23e+05 3.34e+05)
              Est.  stn bbox = 1.010e+06 (6.40e+05 3.70e+05)
              cpu = 0:00:30.8 real = 0:00:31.0 mem = 3421.2M
Active setup views:
    view_functional_wcl_fast
Iteration  5: Total net bbox = 1.269e+06 (6.72e+05 5.97e+05)
              Est.  stn bbox = 1.900e+06 (1.15e+06 7.46e+05)
              cpu = 0:00:25.1 real = 0:00:25.0 mem = 3581.8M
Active setup views:
    view_functional_wcl_fast
Iteration  6: Total net bbox = 1.580e+06 (7.47e+05 8.34e+05)
              Est.  stn bbox = 2.363e+06 (1.28e+06 1.09e+06)
              cpu = 0:00:38.8 real = 0:00:39.0 mem = 3470.8M
Iteration  7: Total net bbox = 1.703e+06 (8.52e+05 8.51e+05)
              Est.  stn bbox = 2.499e+06 (1.39e+06 1.11e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3470.8M
Iteration  8: Total net bbox = 1.703e+06 (8.52e+05 8.51e+05)
              Est.  stn bbox = 2.499e+06 (1.39e+06 1.11e+06)
              cpu = 0:00:21.1 real = 0:00:21.0 mem = 3470.8M
Active setup views:
    view_functional_wcl_fast
Active setup views:
    view_functional_wcl_fast
Active setup views:
    view_functional_wcl_fast
Iteration  9: Total net bbox = 1.746e+06 (8.96e+05 8.50e+05)
              Est.  stn bbox = 2.764e+06 (1.57e+06 1.19e+06)
              cpu = 0:01:12 real = 0:01:13 mem = 3626.9M
Iteration 10: Total net bbox = 1.746e+06 (8.96e+05 8.50e+05)
              Est.  stn bbox = 2.764e+06 (1.57e+06 1.19e+06)
              cpu = 0:00:21.0 real = 0:00:21.0 mem = 3626.9M
Active setup views:
    view_functional_wcl_fast
Active setup views:
    view_functional_wcl_fast
Active setup views:
    view_functional_wcl_fast
Iteration 11: Total net bbox = 1.769e+06 (9.26e+05 8.43e+05)
              Est.  stn bbox = 2.902e+06 (1.67e+06 1.23e+06)
              cpu = 0:01:17 real = 0:01:17 mem = 3500.1M
Iteration 12: Total net bbox = 1.769e+06 (9.26e+05 8.43e+05)
              Est.  stn bbox = 2.902e+06 (1.67e+06 1.23e+06)
              cpu = 0:00:21.6 real = 0:00:22.0 mem = 3500.1M
Active setup views:
    view_functional_wcl_fast
Active setup views:
    view_functional_wcl_fast
Active setup views:
    view_functional_wcl_fast
Iteration 13: Total net bbox = 1.867e+06 (9.73e+05 8.93e+05)
              Est.  stn bbox = 3.008e+06 (1.72e+06 1.28e+06)
              cpu = 0:01:23 real = 0:01:24 mem = 3500.1M
Iteration 14: Total net bbox = 1.867e+06 (9.73e+05 8.93e+05)
              Est.  stn bbox = 3.008e+06 (1.72e+06 1.28e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3500.1M
Active setup views:
    view_functional_wcl_fast
Active setup views:
    view_functional_wcl_fast
Active setup views:
    view_functional_wcl_fast
Iteration 15: Total net bbox = 1.871e+06 (9.80e+05 8.92e+05)
              Est.  stn bbox = 3.008e+06 (1.73e+06 1.28e+06)
              cpu = 0:00:46.6 real = 0:00:47.0 mem = 3500.1M
Iteration 16: Total net bbox = 1.871e+06 (9.80e+05 8.92e+05)
              Est.  stn bbox = 3.008e+06 (1.73e+06 1.28e+06)
              cpu = 0:00:21.0 real = 0:00:21.0 mem = 3500.1M
Active setup views:
    view_functional_wcl_fast
Active setup views:
    view_functional_wcl_fast
Active setup views:
    view_functional_wcl_fast
Iteration 17: Total net bbox = 1.954e+06 (9.93e+05 9.61e+05)
              Est.  stn bbox = 3.089e+06 (1.74e+06 1.35e+06)
              cpu = 0:01:32 real = 0:01:32 mem = 3500.1M
Iteration 18: Total net bbox = 1.954e+06 (9.93e+05 9.61e+05)
              Est.  stn bbox = 3.089e+06 (1.74e+06 1.35e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3500.1M
*** cost = 1.954e+06 (9.93e+05 9.61e+05) (cpu for global=0:09:38) real=0:09:43***
Info: 0 clock gating cells identified, 0 (on average) moved 0/10
Solver runtime cpu: 0:06:58 real: 0:07:02
Core Placement runtime cpu: 0:07:54 real: 0:08:00
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Starting refinePlace (0:13:03 mem=3500.1M) ***
Total net bbox length = 1.954e+06 (9.927e+05 9.613e+05) (ext = 1.779e+04)
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[5][12]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[9][20]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[21][27]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[23][6]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[10][34]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[24][23]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[9][27]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[12][3]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[3][33]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[21][22]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[18][6]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[11][34]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[17][0]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[5][30]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[7][24]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[6][30]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][5]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[25][6]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[5][2]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <13634> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 104284 insts, mean move: 15.04 um, max move: 286.58 um 
	Max move on inst (ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1234): (969.72, 576.29) --> (1105.20, 727.40)
	Runtime: CPU: 0:00:21.1 REAL: 0:00:22.0 MEM: 3468.1MB
Summary Report:
Instances move: 104284 (out of 104284 movable)
Instances flipped: 0
Mean displacement: 15.04 um
Max displacement: 286.58 um (Instance: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1234) (969.725, 576.292) -> (1105.2, 727.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0, constraint:Fence
Total net bbox length = 4.039e+06 (2.001e+06 2.038e+06) (ext = 1.772e+04)
Runtime: CPU: 0:00:21.3 REAL: 0:00:22.0 MEM: 3468.1MB
*** Finished refinePlace (0:13:24 mem=3468.1M) ***
*** End of Placement (cpu=0:11:01, real=0:11:06, mem=2927.7M) ***

default core: bins with density > 0.750 = 22.70 % ( 1602 / 7056 )
Density distribution unevenness ratio = 66.582%
*** Free Virtual Timing Model ...(mem=2945.3M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1011052 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2920.46)
Total number of fetched objects 105006
End delay calculation. (MEM=3140.66 CPU=0:00:11.9 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3140.66 CPU=0:00:14.3 REAL=0:00:14.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 104893 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 104874
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 104874 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.22% H + 0.73% V. EstWL: 5.028046e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      5883( 0.85%)       410( 0.06%)        28( 0.00%)         1( 0.00%)   ( 0.91%) 
[NR-eGR]      M3 ( 3)      2511( 0.36%)        72( 0.01%)         3( 0.00%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]      M4 ( 4)      1448( 0.21%)        27( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]      M5 ( 5)      2008( 0.29%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]      M6 ( 6)      3961( 0.57%)        26( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.57%) 
[NR-eGR]      M7 ( 7)       515( 0.07%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M8 ( 8)        51( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total     16377( 0.28%)       544( 0.01%)        31( 0.00%)         1( 0.00%)   ( 0.29%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.16% V
Early Global Route congestion estimation runtime: 5.61 seconds, mem = 3205.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 85.90, normalized total congestion hotspot area = 105.11 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===


Iteration  7: Total net bbox = 1.644e+06 (8.03e+05 8.41e+05)
              Est.  stn bbox = 2.658e+06 (1.48e+06 1.18e+06)
              cpu = 0:00:29.4 real = 0:00:30.0 mem = 3467.7M
Iteration  8: Total net bbox = 1.573e+06 (7.82e+05 7.91e+05)
              Est.  stn bbox = 2.658e+06 (1.50e+06 1.15e+06)
              cpu = 0:00:42.5 real = 0:00:43.0 mem = 3409.7M
Iteration  9: Total net bbox = 1.721e+06 (8.56e+05 8.66e+05)
              Est.  stn bbox = 2.850e+06 (1.60e+06 1.25e+06)
              cpu = 0:01:00 real = 0:01:00.0 mem = 3374.7M
Iteration 10: Total net bbox = 1.750e+06 (8.71e+05 8.79e+05)
              Est.  stn bbox = 2.880e+06 (1.62e+06 1.26e+06)
              cpu = 0:02:36 real = 0:02:36 mem = 3411.1M
Iteration 11: Total net bbox = 1.789e+06 (8.91e+05 8.99e+05)
              Est.  stn bbox = 2.925e+06 (1.64e+06 1.29e+06)
              cpu = 0:02:18 real = 0:02:19 mem = 3501.8M
Iteration 12: Total net bbox = 1.886e+06 (9.31e+05 9.55e+05)
              Est.  stn bbox = 3.023e+06 (1.68e+06 1.34e+06)
              cpu = 0:01:32 real = 0:01:32 mem = 3810.9M
Iteration 13: Total net bbox = 1.816e+06 (8.76e+05 9.40e+05)
              Est.  stn bbox = 2.939e+06 (1.61e+06 1.33e+06)
              cpu = 0:00:28.5 real = 0:00:29.0 mem = 3825.7M
Move report: Congestion Driven Placement moves 104270 insts, mean move: 28.70 um, max move: 434.67 um 
	Max move on inst (ys[0].xs[1].client_xy/U28): (1108.80, 137.00) --> (891.95, 354.83)

Finished Incremental Placement (cpu=0:09:26, real=0:09:28, mem=3779.3M)

*** Starting refinePlace (0:23:28 mem=3026.7M) ***
Total net bbox length = 1.957e+06 (9.947e+05 9.620e+05) (ext = 1.783e+04)
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[20][24]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (EMS-27):	Message (IMPSP-2020) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPSP-2021):	Could not legalize <13993> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 104270 insts, mean move: 15.19 um, max move: 302.79 um 
	Max move on inst (ys[2].xs[2].torus_switch_xy/west_conn_rx/U47): (1296.42, 1317.79) --> (1449.80, 1467.20)
	Runtime: CPU: 0:00:17.0 REAL: 0:00:17.0 MEM: 3128.5MB
Summary Report:
Instances move: 104270 (out of 104284 movable)
Instances flipped: 6
Mean displacement: 15.19 um
Max displacement: 302.79 um (Instance: ys[2].xs[2].torus_switch_xy/west_conn_rx/U47) (1296.42, 1317.79) -> (1449.8, 1467.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D1, constraint:Fence
Total net bbox length = 4.239e+06 (2.114e+06 2.125e+06) (ext = 1.765e+04)
Runtime: CPU: 0:00:17.2 REAL: 0:00:17.0 MEM: 3128.5MB
*** Finished refinePlace (0:23:45 mem=3128.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 104893 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 104875
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 104875 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.37% H + 0.64% V. EstWL: 5.239825e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      5794( 0.83%)       443( 0.06%)        13( 0.00%)   ( 0.90%) 
[NR-eGR]      M3 ( 3)      2984( 0.43%)        84( 0.01%)         1( 0.00%)   ( 0.44%) 
[NR-eGR]      M4 ( 4)      1323( 0.19%)        12( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]      M5 ( 5)      2804( 0.40%)         5( 0.00%)         0( 0.00%)   ( 0.40%) 
[NR-eGR]      M6 ( 6)      4073( 0.59%)        25( 0.00%)         0( 0.00%)   ( 0.59%) 
[NR-eGR]      M7 ( 7)       794( 0.11%)        10( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]      M8 ( 8)        37( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total     17809( 0.31%)       579( 0.01%)        14( 0.00%)   ( 0.32%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.05% H + 0.14% V
Early Global Route congestion estimation runtime: 5.55 seconds, mem = 3187.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 16.78, normalized total congestion hotspot area = 59.71 (area is in unit of 4 std-cell row bins)
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   459136 
[NR-eGR]  M2  (2V)       1006341   739559 
[NR-eGR]  M3  (3H)       1295430   155439 
[NR-eGR]  M4  (4V)       1059577    84020 
[NR-eGR]  M5  (5H)        270994    53536 
[NR-eGR]  M6  (6V)        452450    50484 
[NR-eGR]  M7  (7H)       1058999     7256 
[NR-eGR]  M8  (8V)        186300      896 
[NR-eGR]  M9  (9H)         50377        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5380467  1550326 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4239439um
[NR-eGR] Total length: 5380467um, number of vias: 1550326
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 180989um, number of vias: 171357
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 3.20 seconds, mem = 3112.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:10:00, real=0:10:03)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0:22:38, real = 0:22:46, mem = 2920.7M **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
  Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-452           16  Density for module '%s' (%s = {%.3f %.3f...
ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020          38  Cannot find a legal location for instanc...
WARNING   NRDB-530             1  Cannot find %s matching "%s"             
*** Message Summary: 58 warning(s), 2 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:22:38.5/0:22:46.3 (1.0), totSession cpu/real = 0:23:54.4/0:24:02.7 (1.0), mem = 2920.7M
<CMD> ccopt_design
#% Begin ccopt_design (date=12/06 00:28:15, mem=2518.3M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:23:54.4/0:24:02.7 (1.0), mem = 2920.7M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setExtractRCMode -engine                       preRoute
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -preserveAllSequential              true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ideal_clock...
  clock_tree ideal_clock contains 58160 sinks and 0 clock gates.
Extracting original clock gating for ideal_clock done.
The skew group ideal_clock/functional_wcl_slow was created. It contains 58160 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_fast was created. It contains 58160 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_typical was created. It contains 58160 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=2975.4M, init mem=3005.8M)
Overlapping with other instance:	28616
Orientation Violation:	7544
*info: Placed = 104284        
*info: Unplaced = 0           
Placement Density:29.78%(666438/2237717)
Placement Density (including fixed std cells):29.78%(666438/2237717)
Finished checkPlace (total: cpu=0:00:01.5, real=0:00:02.0; vio checks: cpu=0:00:00.9, real=0:00:01.0; mem=3005.8M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.6 real=0:00:01.6)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.6 real=0:00:01.6)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.6 real=0:00:01.6)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:24:08.8/0:24:17.1 (1.0), mem = 3005.8M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 58160 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 58160 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2961.84 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 104893 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 104875
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 104875 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.37% H + 0.64% V. EstWL: 5.239825e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      5794( 0.83%)       443( 0.06%)        13( 0.00%)   ( 0.90%) 
[NR-eGR]      M3 ( 3)      2984( 0.43%)        84( 0.01%)         1( 0.00%)   ( 0.44%) 
[NR-eGR]      M4 ( 4)      1323( 0.19%)        12( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]      M5 ( 5)      2804( 0.40%)         5( 0.00%)         0( 0.00%)   ( 0.40%) 
[NR-eGR]      M6 ( 6)      4073( 0.59%)        25( 0.00%)         0( 0.00%)   ( 0.59%) 
[NR-eGR]      M7 ( 7)       794( 0.11%)        10( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]      M8 ( 8)        37( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total     17809( 0.31%)       579( 0.01%)        14( 0.00%)   ( 0.32%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.05% H + 0.14% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   459136 
[NR-eGR]  M2  (2V)       1006341   739559 
[NR-eGR]  M3  (3H)       1295430   155439 
[NR-eGR]  M4  (4V)       1059577    84020 
[NR-eGR]  M5  (5H)        270994    53536 
[NR-eGR]  M6  (6V)        452450    50484 
[NR-eGR]  M7  (7H)       1058999     7256 
[NR-eGR]  M8  (8V)        186300      896 
[NR-eGR]  M9  (9H)         50377        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5380467  1550326 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4239465um
[NR-eGR] Total length: 5380467um, number of vias: 1550326
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 180989um, number of vias: 171357
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.66 sec, Real: 8.68 sec, Curr Mem: 3175.06 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:09.1 real=0:00:09.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.1 real=0:00:02.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup done. (took cpu=0:00:02.8 real=0:00:02.8)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree ideal_clock:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
  Slew time target (leaf):    0.089ns
  Slew time target (trunk):   0.089ns
  Slew time target (top):     0.090ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.052ns
  Buffer max distance: 588.732um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=588.732um, saturatedSlew=0.077ns, speed=6283.159um per ns, cellArea=17.122um^2 per 1000um}
  Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=544.127um, saturatedSlew=0.077ns, speed=8345.506um per ns, cellArea=14.555um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=435.385um, saturatedSlew=0.082ns, speed=2980.048um per ns, cellArea=34.728um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
  Sources:                     pin clk
  Total number of sinks:       58160
  Delay constrained sinks:     58160
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_corner_wcl_slow:both.late:
  Skew target:                 0.052ns
Primary reporting skew groups are:
skew_group ideal_clock/functional_wcl_fast with 58160 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:04.4 real=0:00:04.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:16.7 real=0:00:16.7)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree ideal_clock...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.4 real=0:00:01.4)
      Clustering clock_tree ideal_clock done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
      hp wire lengths  : top=0.000um, trunk=14755.200um, leaf=43660.600um, total=58415.800um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
    Bottom-up phase done. (took cpu=0:00:28.8 real=0:00:28.8)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:24:57 mem=3279.5M) ***
Total net bbox length = 4.297e+06 (2.144e+06 2.153e+06) (ext = 1.899e+04)
Move report: Detail placement moves 101293 insts, mean move: 6.53 um, max move: 35.40 um 
	Max move on inst (ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29]): (1304.20, 308.00) --> (1274.20, 313.40)
	Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 3298.5MB
Summary Report:
Instances move: 101293 (out of 105005 movable)
Instances flipped: 43
Mean displacement: 6.53 um
Max displacement: 35.40 um (Instance: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29]) (1304.2, 308) -> (1274.2, 313.4)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 4.600e+06 (2.340e+06 2.260e+06) (ext = 1.900e+04)
Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 3298.5MB
*** Finished refinePlace (0:25:05 mem=3298.5M) ***
    ClockRefiner summary
    All clock instances: Moved 56809, flipped 26750 and cell swapped 0 (out of a total of 58881).
    The largest move was 35.4 um for ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[8][29].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:09.3 real=0:00:09.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,0.9)               5
    [0.9,1.6)               4
    [1.6,2.3)               4
    [2.3,3)                 6
    [3,3.7)                56
    [3.7,4.4)               1
    [4.4,5.1)               2
    [5.1,5.8)               0
    [5.8,6.5)               3
    [6.5,7.2)               2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
         7.2         (675.800,1357.400)     (675.800,1350.200)     CTS_ccl_a_buf_00673 (a lib_cell CKBD16) at (675.800,1350.200), in power domain auto-default
         6.6         (675.800,1357.400)     (682.400,1357.400)     CTS_ccl_buf_00716 (a lib_cell CKBD16) at (682.400,1357.400), in power domain auto-default
         6.4         (326.600,957.800)      (320.200,957.800)      CTS_ccl_a_buf_00469 (a lib_cell CKBD12) at (320.200,957.800), in power domain auto-default
         6.2         (649.000,1397.000)     (651.600,1400.600)     CTS_ccl_a_buf_00189 (a lib_cell CKBD16) at (651.600,1400.600), in power domain auto-default
         6.2         (1016.800,633.800)     (1023.000,633.800)     CTS_ccl_a_buf_00101 (a lib_cell CKBD16) at (1023.000,633.800), in power domain auto-default
         5           (1013.400,1357.400)    (1018.400,1357.400)    CTS_ccl_a_buf_00257 (a lib_cell CKBD16) at (1018.400,1357.400), in power domain auto-default
         4.6         (329.400,673.400)      (330.400,677.000)      CTS_ccl_a_buf_00137 (a lib_cell CKBD16) at (330.400,677.000), in power domain auto-default
         4.2         (326.600,673.400)      (330.800,673.400)      CTS_ccl_a_buf_00668 (a lib_cell CKBD16) at (330.800,673.400), in power domain auto-default
         3.6         (641.400,270.200)      (641.400,266.600)      CTS_ccl_a_buf_00695 (a lib_cell CKBD16) at (641.400,266.600), in power domain auto-default
         3.6         (1291.600,633.800)     (1291.600,637.400)     CTS_ccl_a_buf_00663 (a lib_cell CKBD16) at (1291.600,637.400), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:12.6 real=0:00:12.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
      cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.657pF, leaf=27.814pF, total=30.471pF
      wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
      hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.446, avg=0.414, sd=0.014], skew [0.063 vs 0.052*], 96.5% {0.392, 0.444} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
    Skew group summary after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.446, avg=0.414, sd=0.014], skew [0.063 vs 0.052*], 96.5% {0.392, 0.444} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
    Legalizer API calls during this step: 10287 succeeded with high effort: 10287 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:43.2 real=0:00:43.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       722 (unrouted=722, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132569 (unrouted=27695, trialRouted=104874, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27676, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 722 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 722 nets for routing of which 722 have one or more fixed wires.
(ccopt eGR): Start to route 722 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 105613 nets ( ignored 104892 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 721 clock nets ( 721 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 721
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 721 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.029032e+05um
[NR-eGR] Create a new net group with 222 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 222 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.614626e+05um
[NR-eGR] Create a new net group with 216 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 216 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.189780e+05um
[NR-eGR] Create a new net group with 206 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 206 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.740256e+05um
[NR-eGR] Create a new net group with 202 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 202 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.842666e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        19( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        22( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   460687 
[NR-eGR]  M2  (2V)        956393   703400 
[NR-eGR]  M3  (3H)       1320547   184632 
[NR-eGR]  M4  (4V)       1117472    84109 
[NR-eGR]  M5  (5H)        271024    53598 
[NR-eGR]  M6  (6V)        452467    50545 
[NR-eGR]  M7  (7H)       1059207     7287 
[NR-eGR]  M8  (8V)        186373      896 
[NR-eGR]  M9  (9H)         50377        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5413859  1545154 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4599608um
[NR-eGR] Total length: 5413859um, number of vias: 1545154
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 214381um, number of vias: 166185
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   59601 
[NR-eGR]  M2  (2V)         54602   76725 
[NR-eGR]  M3  (3H)        101437   29616 
[NR-eGR]  M4  (4V)         58012      89 
[NR-eGR]  M5  (5H)            30      62 
[NR-eGR]  M6  (6V)            17      61 
[NR-eGR]  M7  (7H)           208      31 
[NR-eGR]  M8  (8V)            73       0 
[NR-eGR]  M9  (9H)             0       0 
[NR-eGR]  AP  (10V)            0       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       214381  166185 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 65783um
[NR-eGR] Total length: 214381um, number of vias: 166185
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 214381um, number of vias: 166185
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.32 sec, Real: 5.34 sec, Curr Mem: 3298.29 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:05.9 real=0:00:05.9)
    Routing using eGR only done.
Net route status summary:
  Clock:       722 (unrouted=1, trialRouted=0, noStatus=0, routed=721, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132569 (unrouted=27695, trialRouted=104874, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27676, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:25:17.9/0:25:26.4 (1.0), mem = 3298.3M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 721  Num Prerouted Wires = 168476
[NR-eGR] Read 105613 nets ( ignored 721 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 104892
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 104892 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.24% H + 0.23% V. EstWL: 5.456466e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      3400( 0.49%)        14( 0.00%)         0( 0.00%)   ( 0.49%) 
[NR-eGR]      M3 ( 3)      2512( 0.36%)         7( 0.00%)         0( 0.00%)   ( 0.36%) 
[NR-eGR]      M4 ( 4)      1224( 0.18%)         4( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M5 ( 5)      3578( 0.52%)         3( 0.00%)         0( 0.00%)   ( 0.52%) 
[NR-eGR]      M6 ( 6)      5336( 0.77%)        20( 0.00%)         0( 0.00%)   ( 0.77%) 
[NR-eGR]      M7 ( 7)      1227( 0.18%)        16( 0.00%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]      M8 ( 8)        56( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total     17333( 0.30%)        64( 0.00%)         1( 0.00%)   ( 0.30%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.04% H + 0.07% V
Early Global Route congestion estimation runtime: 5.42 seconds, mem = 3520.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 4.51, normalized total congestion hotspot area = 11.49 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   460983 
[NR-eGR]  M2  (2V)        947723   689734 
[NR-eGR]  M3  (3H)       1204990   216102 
[NR-eGR]  M4  (4V)       1107098   123415 
[NR-eGR]  M5  (5H)        333899    76336 
[NR-eGR]  M6  (6V)        567761    72214 
[NR-eGR]  M7  (7H)       1300978    10523 
[NR-eGR]  M8  (8V)        227882     1530 
[NR-eGR]  M9  (9H)         87707        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5778038  1650837 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4599608um
[NR-eGR] Total length: 5778038um, number of vias: 1650837
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 2.96 seconds, mem = 3473.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:08.5, real=0:00:08.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:08.5/0:00:08.5 (1.0), totSession cpu/real = 0:25:26.4/0:25:34.9 (1.0), mem = 3473.3M
    Congestion Repair done. (took cpu=0:00:08.5 real=0:00:08.5)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:18.6 real=0:00:18.6)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_credit_D_W32' of instances=105005 and nets=133291 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 3503.703M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
    cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
    sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
    wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
    hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
    Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445, avg=0.413, sd=0.014], skew [0.062 vs 0.052*], 97% {0.391, 0.443} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
  Skew group summary after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445, avg=0.413, sd=0.014], skew [0.062 vs 0.052*], 97% {0.391, 0.443} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
  CongRepair After Initial Clustering done. (took cpu=0:00:23.5 real=0:00:23.5)
  Stage::Clustering done. (took cpu=0:01:07 real=0:01:07)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
      cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
      wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
      hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.0 real=0:00:01.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
      cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
      wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
      hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445, avg=0.413, sd=0.014], skew [0.062 vs 0.052*], 97% {0.391, 0.443} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445, avg=0.413, sd=0.014], skew [0.062 vs 0.052*], 97% {0.391, 0.443} (wid=0.065 ws=0.053) (gid=0.395 gs=0.053)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.3 real=0:00:01.3)
  Stage::DRV Fixing done. (took cpu=0:00:02.2 real=0:00:02.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
      cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
      wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
      hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
    Legalizer API calls during this step: 18 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Removing unnecessary root buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
      cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
      wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
      hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=721, i=0, icg=0, dcg=0, l=0, total=721
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=7081.920um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7081.920um^2
      cell capacitance : b=3.329pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.329pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.644pF, leaf=27.828pF, total=30.471pF
      wire lengths     : top=0.000um, trunk=20915.569um, leaf=192960.059um, total=213875.627um
      hp wire lengths  : top=0.000um, trunk=14846.800um, leaf=50594.100um, total=65440.900um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.089ns count=64 avg=0.062ns sd=0.012ns min=0.004ns max=0.083ns {5 <= 0.054ns, 54 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 636 CKBD12: 84 CKBD8: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.383, max=0.445], skew [0.062 vs 0.052*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=7061.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7061.760um^2
      cell capacitance : b=3.320pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.320pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.723pF, leaf=27.828pF, total=30.551pF
      wire lengths     : top=0.000um, trunk=21725.970um, leaf=192960.059um, total=214686.028um
      hp wire lengths  : top=0.000um, trunk=15607.400um, leaf=50594.100um, total=66201.500um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.089ns count=62 avg=0.066ns sd=0.014ns min=0.004ns max=0.089ns {4 <= 0.054ns, 46 <= 0.072ns, 4 <= 0.081ns, 1 <= 0.085ns, 7 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 437 <= 0.072ns, 220 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 634 CKBD12: 84 CKBD8: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.443], skew [0.087 vs 0.052*]
    Skew group summary after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.443], skew [0.087 vs 0.052*]
    Legalizer API calls during this step: 143 succeeded with high effort: 138 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 5
  Removing longest path buffering done. (took cpu=0:00:01.4 real=0:00:01.4)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=7068.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7068.240um^2
      cell capacitance : b=3.323pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.323pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.720pF, leaf=27.832pF, total=30.552pF
      wire lengths     : top=0.000um, trunk=21707.570um, leaf=192991.758um, total=214699.329um
      hp wire lengths  : top=0.000um, trunk=15611.000um, leaf=50623.100um, total=66234.100um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.089ns count=62 avg=0.066ns sd=0.014ns min=0.004ns max=0.089ns {4 <= 0.054ns, 46 <= 0.072ns, 4 <= 0.081ns, 1 <= 0.085ns, 7 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 439 <= 0.072ns, 218 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 637 CKBD12: 81 CKBD8: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.434, avg=0.390, sd=0.023], skew [0.078 vs 0.052*], 71.6% {0.360, 0.412} (wid=0.078 ws=0.061) (gid=0.406 gs=0.100)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.434, avg=0.390, sd=0.023], skew [0.078 vs 0.052*], 71.6% {0.360, 0.412} (wid=0.078 ws=0.061) (gid=0.406 gs=0.100)
    Legalizer API calls during this step: 281 succeeded with high effort: 278 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
  Reducing insertion delay 2 done. (took cpu=0:00:02.5 real=0:00:02.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:05.9 real=0:00:05.9)
  CCOpt::Phase::Construction done. (took cpu=0:01:15 real=0:01:15)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=7068.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7068.240um^2
      cell capacitance : b=3.323pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.323pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.716pF, leaf=27.832pF, total=30.547pF
      wire lengths     : top=0.000um, trunk=21669.370um, leaf=192991.758um, total=214661.128um
      hp wire lengths  : top=0.000um, trunk=15613.000um, leaf=50623.100um, total=66236.100um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.089ns count=62 avg=0.065ns sd=0.014ns min=0.004ns max=0.089ns {4 <= 0.054ns, 46 <= 0.072ns, 4 <= 0.081ns, 1 <= 0.085ns, 7 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.068ns sd=0.005ns min=0.052ns max=0.077ns {1 <= 0.054ns, 439 <= 0.072ns, 218 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 637 CKBD12: 81 CKBD8: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.434], skew [0.078 vs 0.052*]
    Skew group summary after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.356, max=0.434], skew [0.078 vs 0.052*]
    Legalizer API calls during this step: 216 succeeded with high effort: 208 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 8
  Improving clock tree routing done. (took cpu=0:00:01.0 real=0:00:01.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6336.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6336.360um^2
      cell capacitance : b=2.989pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.989pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.716pF, leaf=27.829pF, total=30.545pF
      wire lengths     : top=0.000um, trunk=21670.909um, leaf=192977.457um, total=214648.367um
      hp wire lengths  : top=0.000um, trunk=15613.000um, leaf=50623.100um, total=66236.100um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.089ns count=62 avg=0.069ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 32 <= 0.072ns, 17 <= 0.081ns, 4 <= 0.085ns, 6 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.076ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 131 <= 0.072ns, 349 <= 0.081ns, 103 <= 0.085ns, 75 <= 0.089ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CKBD16: 306 CKBD12: 406 CKBD8: 5 CKBD6: 1 CKBD4: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.372, max=0.450], skew [0.078 vs 0.052*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.372, max=0.450], skew [0.078 vs 0.052*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6291.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6291.000um^2
      cell capacitance : b=2.968pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.968pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.715pF, leaf=27.826pF, total=30.541pF
      wire lengths     : top=0.000um, trunk=21665.209um, leaf=192953.158um, total=214618.367um
      hp wire lengths  : top=0.000um, trunk=15613.000um, leaf=50623.100um, total=66236.100um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.089ns count=62 avg=0.071ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 8 <= 0.085ns, 6 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 117 <= 0.072ns, 357 <= 0.081ns, 108 <= 0.085ns, 76 <= 0.089ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CKBD16: 285 CKBD12: 427 CKBD8: 5 CKBD6: 1 CKBD4: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.377, max=0.450], skew [0.073 vs 0.052*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.377, max=0.450], skew [0.073 vs 0.052*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6284.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6284.520um^2
      cell capacitance : b=2.965pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.965pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.715pF, leaf=27.826pF, total=30.541pF
      wire lengths     : top=0.000um, trunk=21665.209um, leaf=192949.358um, total=214614.567um
      hp wire lengths  : top=0.000um, trunk=15613.000um, leaf=50623.100um, total=66236.100um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.089ns count=62 avg=0.071ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 24 <= 0.072ns, 21 <= 0.081ns, 8 <= 0.085ns, 6 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 282 CKBD12: 430 CKBD8: 5 CKBD6: 1 CKBD4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.379, max=0.450], skew [0.071 vs 0.052*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.379, max=0.450], skew [0.071 vs 0.052*]
    Legalizer API calls during this step: 4901 succeeded with high effort: 4901 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:22.8 real=0:00:22.9)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6284.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6284.520um^2
      cell capacitance : b=2.965pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.965pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.726pF, leaf=27.826pF, total=30.552pF
      wire lengths     : top=0.000um, trunk=21789.209um, leaf=192949.358um, total=214738.567um
      hp wire lengths  : top=0.000um, trunk=15829.800um, leaf=50623.100um, total=66452.900um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.089ns count=62 avg=0.072ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 23 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 8 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 282 CKBD12: 430 CKBD8: 5 CKBD6: 1 CKBD4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.392, max=0.448, avg=0.419, sd=0.016], skew [0.056 vs 0.052*], 98.6% {0.394, 0.446} (wid=0.076 ws=0.059) (gid=0.427 gs=0.094)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.392, max=0.448, avg=0.419, sd=0.016], skew [0.056 vs 0.052*], 98.6% {0.394, 0.446} (wid=0.076 ws=0.059) (gid=0.427 gs=0.094)
    Legalizer API calls during this step: 383 succeeded with high effort: 383 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:02.6 real=0:00:02.6)
  Stage::Reducing Power done. (took cpu=0:00:26.6 real=0:00:26.6)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:03.5 real=0:00:03.5)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.009ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:01.2 real=0:00:01.2)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 721 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=6284.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6284.520um^2
          cell capacitance : b=2.965pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.965pF
          sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=2.726pF, leaf=27.826pF, total=30.552pF
          wire lengths     : top=0.000um, trunk=21789.209um, leaf=192949.358um, total=214738.567um
          hp wire lengths  : top=0.000um, trunk=15829.800um, leaf=50623.100um, total=66452.900um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.089ns count=62 avg=0.072ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 23 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 8 <= 0.089ns}
          Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 282 CKBD12: 430 CKBD8: 5 CKBD6: 1 CKBD4: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.9 real=0:00:00.9)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=719, i=0, icg=0, dcg=0, l=0, total=719
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=6284.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6284.520um^2
          cell capacitance : b=2.965pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.965pF
          sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=2.726pF, leaf=27.826pF, total=30.552pF
          wire lengths     : top=0.000um, trunk=21789.209um, leaf=192949.358um, total=214738.567um
          hp wire lengths  : top=0.000um, trunk=15829.800um, leaf=50623.100um, total=66452.900um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.089ns count=62 avg=0.072ns sd=0.013ns min=0.004ns max=0.089ns {3 <= 0.054ns, 23 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 8 <= 0.089ns}
          Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 282 CKBD12: 430 CKBD8: 5 CKBD6: 1 CKBD4: 1 
        Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:05.1 real=0:00:05.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=730, i=0, icg=0, dcg=0, l=0, total=730
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=6314.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6314.760um^2
          cell capacitance : b=2.980pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.980pF
          sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=2.762pF, leaf=27.826pF, total=30.587pF
          wire lengths     : top=0.000um, trunk=22111.508um, leaf=192949.359um, total=215060.867um
          hp wire lengths  : top=0.000um, trunk=16123.600um, leaf=50623.100um, total=66746.700um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.089ns count=73 avg=0.066ns sd=0.018ns min=0.004ns max=0.089ns {14 <= 0.054ns, 24 <= 0.072ns, 21 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
          Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 282 CKBD12: 431 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
          cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
          sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
          wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
          hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
          Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays, iteration 3...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 3:
          cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
          cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
          sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
          wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
          hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 3: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 3:
          Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
          Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 3 {count}:
           Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 3 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:03.2 real=0:00:03.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
      cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
      wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
      hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
    Legalizer API calls during this step: 342 succeeded with high effort: 342 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:14.4 real=0:00:14.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
    cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
    sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
    wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
    hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
    Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
  Skew group summary after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
      cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
      wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
      hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
    Skew group summary after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:01.4 real=0:00:01.4)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:01.8 real=0:00:01.8)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
          cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
          sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
          wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
          hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
          Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.8 real=0:00:00.8)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
      cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
      wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
      hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
    Skew group summary after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:03.2 real=0:00:03.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
      cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
      wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
      hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
    Skew group summary after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448], skew [0.052 vs 0.052]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.7 real=0:00:00.7)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
      cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
      wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
      hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 115 <= 0.072ns, 357 <= 0.081ns, 109 <= 0.085ns, 77 <= 0.089ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448, avg=0.428, sd=0.013], skew [0.052 vs 0.052], 100% {0.396, 0.448} (wid=0.075 ws=0.058) (gid=0.427 gs=0.088)
    Skew group summary after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.448, avg=0.428, sd=0.013], skew [0.052 vs 0.052], 100% {0.396, 0.448} (wid=0.075 ws=0.058) (gid=0.427 gs=0.088)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::Balancing done. (took cpu=0:00:21.9 real=0:00:21.9)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
  Clock DAG stats before polishing:
    cell counts      : b=731, i=0, icg=0, dcg=0, l=0, total=731
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=6322.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6322.680um^2
    cell capacitance : b=2.984pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.984pF
    sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=2.779pF, leaf=27.826pF, total=30.604pF
    wire lengths     : top=0.000um, trunk=22242.910um, leaf=192949.359um, total=215192.268um
    hp wire lengths  : top=0.000um, trunk=16279.400um, leaf=50623.100um, total=66902.500um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.089ns count=74 avg=0.065ns sd=0.019ns min=0.004ns max=0.089ns {15 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
    Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 114 <= 0.072ns, 358 <= 0.081ns, 108 <= 0.085ns, 78 <= 0.089ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CKBD16: 282 CKBD12: 432 CKBD8: 5 CKBD6: 1 CKBD4: 3 CKBD2: 6 CKBD1: 2 
  Primary reporting skew groups before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
  Skew group summary before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
  Merging balancing drivers for power...
    Tried: 727 Succeeded: 2
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6314.400um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6314.400um^2
      cell capacitance : b=2.980pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.980pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.757pF, leaf=27.826pF, total=30.582pF
      wire lengths     : top=0.000um, trunk=22057.209um, leaf=192949.359um, total=215006.567um
      hp wire lengths  : top=0.000um, trunk=16055.200um, leaf=50623.100um, total=66678.300um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.089ns count=68 avg=0.067ns sd=0.018ns min=0.004ns max=0.089ns {9 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 114 <= 0.072ns, 358 <= 0.081ns, 108 <= 0.085ns, 78 <= 0.089ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 284 CKBD12: 429 CKBD8: 6 CKBD6: 1 CKBD4: 4 CKBD2: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
    Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:02.1 real=0:00:02.1)
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6314.400um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6314.400um^2
      cell capacitance : b=2.980pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.980pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.756pF, leaf=27.826pF, total=30.581pF
      wire lengths     : top=0.000um, trunk=22052.608um, leaf=192949.359um, total=215001.967um
      hp wire lengths  : top=0.000um, trunk=16042.800um, leaf=50623.100um, total=66665.900um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.089ns count=68 avg=0.067ns sd=0.018ns min=0.004ns max=0.089ns {9 <= 0.054ns, 25 <= 0.072ns, 20 <= 0.081ns, 6 <= 0.085ns, 8 <= 0.089ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.057ns max=0.089ns {0 <= 0.054ns, 114 <= 0.072ns, 358 <= 0.081ns, 108 <= 0.085ns, 78 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 284 CKBD12: 429 CKBD8: 6 CKBD6: 1 CKBD4: 4 CKBD2: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.392, max=0.444, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.392, 0.444} (wid=0.075 ws=0.057) (gid=0.423 gs=0.088)
    Skew group summary after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.392, max=0.444, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.392, 0.444} (wid=0.075 ws=0.057) (gid=0.423 gs=0.088)
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:01.2 real=0:00:01.2)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
        Legalizer API calls during this step: 4678 succeeded with high effort: 4678 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:11.3 real=0:00:11.3)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        100% 
        Legalizer API calls during this step: 10150 succeeded with high effort: 10149 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:21.1 real=0:00:21.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.9 real=0:00:00.9)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        Legalizer API calls during this step: 4510 succeeded with high effort: 4510 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:07.7 real=0:00:07.7)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        100% 
        Legalizer API calls during this step: 10150 succeeded with high effort: 10150 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:17.8 real=0:00:17.8)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6314.400um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6314.400um^2
      cell capacitance : b=2.980pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.980pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.613pF, leaf=27.531pF, total=30.143pF
      wire lengths     : top=0.000um, trunk=20927.306um, leaf=190623.128um, total=211550.434um
      hp wire lengths  : top=0.000um, trunk=15880.000um, leaf=50494.600um, total=66374.600um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=2, worst=[0.003ns, 0.002ns]} avg=0.002ns sd=0.001ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.089ns count=68 avg=0.066ns sd=0.018ns min=0.004ns max=0.092ns {10 <= 0.054ns, 26 <= 0.072ns, 21 <= 0.081ns, 6 <= 0.085ns, 3 <= 0.089ns} {2 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
      Leaf  : target=0.089ns count=658 avg=0.076ns sd=0.006ns min=0.055ns max=0.089ns {0 <= 0.054ns, 130 <= 0.072ns, 357 <= 0.081ns, 104 <= 0.085ns, 67 <= 0.089ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CKBD16: 284 CKBD12: 429 CKBD8: 6 CKBD6: 1 CKBD4: 4 CKBD2: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.443, avg=0.420, sd=0.011], skew [0.048 vs 0.052], 100% {0.394, 0.443} (wid=0.076 ws=0.061) (gid=0.422 gs=0.089)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.443, avg=0.420, sd=0.011], skew [0.048 vs 0.052], 100% {0.394, 0.443} (wid=0.076 ws=0.061) (gid=0.422 gs=0.089)
    Legalizer API calls during this step: 29488 succeeded with high effort: 29487 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Moving gates to reduce wire capacitance done. (took cpu=0:01:01 real=0:01:02)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
    Initial gate capacitance is (rise=44.916pF fall=44.054pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=44.885pF fall=44.024pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
      cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.613pF, leaf=27.533pF, total=30.146pF
      wire lengths     : top=0.000um, trunk=20926.707um, leaf=190639.527um, total=211566.234um
      hp wire lengths  : top=0.000um, trunk=15880.000um, leaf=50494.600um, total=66374.600um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.089ns count=68 avg=0.068ns sd=0.017ns min=0.004ns max=0.091ns {10 <= 0.054ns, 23 <= 0.072ns, 21 <= 0.081ns, 8 <= 0.085ns, 4 <= 0.089ns} {2 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.089ns {0 <= 0.054ns, 109 <= 0.072ns, 362 <= 0.081ns, 104 <= 0.085ns, 83 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.446, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.394, 0.446} (wid=0.075 ws=0.061) (gid=0.424 gs=0.091)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.446, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.394, 0.446} (wid=0.075 ws=0.061) (gid=0.424 gs=0.091)
    Legalizer API calls during this step: 1567 succeeded with high effort: 1567 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:09.3 real=0:00:09.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
      cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.613pF, leaf=27.533pF, total=30.146pF
      wire lengths     : top=0.000um, trunk=20926.707um, leaf=190639.527um, total=211566.234um
      hp wire lengths  : top=0.000um, trunk=15880.000um, leaf=50494.600um, total=66374.600um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.089ns count=68 avg=0.068ns sd=0.017ns min=0.004ns max=0.091ns {10 <= 0.054ns, 23 <= 0.072ns, 21 <= 0.081ns, 8 <= 0.085ns, 4 <= 0.089ns} {2 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.089ns {0 <= 0.054ns, 109 <= 0.072ns, 362 <= 0.081ns, 104 <= 0.085ns, 83 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.447, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.395, 0.447} (wid=0.075 ws=0.061) (gid=0.425 gs=0.091)
    Skew group summary after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.447, avg=0.424, sd=0.013], skew [0.052 vs 0.052], 100% {0.395, 0.447} (wid=0.075 ws=0.061) (gid=0.425 gs=0.091)
    Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:01.1 real=0:00:01.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
      Global shorten wires A0...
        Legalizer API calls during this step: 260 succeeded with high effort: 259 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
      Global shorten wires A0 done. (took cpu=0:00:00.5 real=0:00:00.5)
      Move For Wirelength - core...
        Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=36, computed=689, moveTooSmall=628, resolved=0, predictFail=440, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=1015, ignoredLeafDriver=0, worse=1318, accepted=112
        Max accepted move=82.200um, total accepted move=1855.800um, average move=16.570um
        Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=37, computed=688, moveTooSmall=635, resolved=0, predictFail=451, currentlyIllegal=0, legalizationFail=10, legalizedMoveTooSmall=1193, ignoredLeafDriver=0, worse=1403, accepted=46
        Max accepted move=90.000um, total accepted move=821.000um, average move=17.848um
        Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=38, computed=687, moveTooSmall=628, resolved=0, predictFail=479, currentlyIllegal=0, legalizationFail=12, legalizedMoveTooSmall=1254, ignoredLeafDriver=0, worse=1433, accepted=26
        Max accepted move=122.400um, total accepted move=446.000um, average move=17.154um
        Legalizer API calls during this step: 9201 succeeded with high effort: 9145 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 56
      Move For Wirelength - core done. (took cpu=0:00:15.7 real=0:00:15.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 262 succeeded with high effort: 260 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
      Global shorten wires A1 done. (took cpu=0:00:00.4 real=0:00:00.4)
      Move For Wirelength - core...
        Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=627, computed=98, moveTooSmall=1091, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=115, ignoredLeafDriver=0, worse=24, accepted=2
        Max accepted move=6.800um, total accepted move=9.400um, average move=4.700um
        Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=629, computed=96, moveTooSmall=1093, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=115, ignoredLeafDriver=0, worse=24, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 288 succeeded with high effort: 286 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
      Move For Wirelength - core done. (took cpu=0:00:01.3 real=0:00:01.3)
      Global shorten wires B...
        Legalizer API calls during this step: 3494 succeeded with high effort: 3458 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 36
      Global shorten wires B done. (took cpu=0:00:02.9 real=0:00:02.9)
      Move For Wirelength - branch...
        Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=0, computed=725, moveTooSmall=0, resolved=0, predictFail=23, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=728, accepted=24
        Max accepted move=1.400um, total accepted move=13.000um, average move=0.541um
        Move for wirelength. considered=726, filtered=726, permitted=725, cannotCompute=682, computed=43, moveTooSmall=0, resolved=0, predictFail=1253, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=25, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 826 succeeded with high effort: 825 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
      Move For Wirelength - branch done. (took cpu=0:00:01.9 real=0:00:01.9)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
        cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
        sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=2.516pF, leaf=27.527pF, total=30.044pF
        wire lengths     : top=0.000um, trunk=20149.507um, leaf=190584.629um, total=210734.136um
        hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.089ns count=68 avg=0.067ns sd=0.017ns min=0.004ns max=0.092ns {12 <= 0.054ns, 28 <= 0.072ns, 17 <= 0.081ns, 9 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.089ns {0 <= 0.054ns, 111 <= 0.072ns, 359 <= 0.081ns, 106 <= 0.085ns, 82 <= 0.089ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.447, avg=0.421, sd=0.011], skew [0.052 vs 0.052], 100% {0.396, 0.447} (wid=0.069 ws=0.061) (gid=0.418 gs=0.085)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.447, avg=0.421, sd=0.011], skew [0.052 vs 0.052], 100% {0.396, 0.447} (wid=0.069 ws=0.061) (gid=0.418 gs=0.085)
      Legalizer API calls during this step: 14331 succeeded with high effort: 14233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 98
    Wire Reduction extra effort done. (took cpu=0:00:24.5 real=0:00:24.5)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 727 , Succeeded = 129 , Constraints Broken = 596 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:02.2 real=0:00:02.2)
    Optimizing orientation done. (took cpu=0:00:02.2 real=0:00:02.2)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
      cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.484pF, leaf=27.517pF, total=30.001pF
      wire lengths     : top=0.000um, trunk=19892.508um, leaf=190508.428um, total=210400.936um
      hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.089ns count=68 avg=0.066ns sd=0.017ns min=0.004ns max=0.092ns {12 <= 0.054ns, 28 <= 0.072ns, 18 <= 0.081ns, 9 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
      Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.089ns {0 <= 0.054ns, 111 <= 0.072ns, 360 <= 0.081ns, 106 <= 0.085ns, 81 <= 0.089ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.447, avg=0.420, sd=0.011], skew [0.052 vs 0.052], 100% {0.396, 0.447} (wid=0.069 ws=0.061) (gid=0.418 gs=0.084)
    Skew group summary after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.396, max=0.447, avg=0.420, sd=0.011], skew [0.052 vs 0.052], 100% {0.396, 0.447} (wid=0.069 ws=0.061) (gid=0.418 gs=0.084)
    Legalizer API calls during this step: 14331 succeeded with high effort: 14233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 98
  Wire Opt OverFix done. (took cpu=0:00:29.8 real=0:00:29.9)
  Total capacitance is (rise=74.886pF fall=74.025pF), of which (rise=30.001pF fall=30.001pF) is wire, and (rise=44.885pF fall=44.024pF) is gate.
  Stage::Polishing done. (took cpu=0:01:48 real=0:01:48)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 725 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:28:18 mem=3472.7M) ***
Total net bbox length = 4.600e+06 (2.340e+06 2.261e+06) (ext = 1.904e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3472.7MB
Summary Report:
Instances move: 0 (out of 105009 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.600e+06 (2.340e+06 2.261e+06) (ext = 1.904e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3472.7MB
*** Finished refinePlace (0:28:19 mem=3472.7M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 58885).
  Restoring pStatusCts on 725 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Updating netlist done. (took cpu=0:00:01.5 real=0:00:01.5)
  CCOpt::Phase::Implementation done. (took cpu=0:02:38 real=0:02:38)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       726 (unrouted=726, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132567 (unrouted=27675, trialRouted=104892, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27674, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 726 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 726 nets for routing of which 726 have one or more fixed wires.
(ccopt eGR): Start to route 726 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 105617 nets ( ignored 104892 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 725 clock nets ( 725 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 725
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 725 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.007396e+05um
[NR-eGR] Create a new net group with 226 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 226 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.599236e+05um
[NR-eGR] Create a new net group with 220 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 220 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.180150e+05um
[NR-eGR] Create a new net group with 209 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 209 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.731904e+05um
[NR-eGR] Create a new net group with 204 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 204 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.840848e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        19( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        23( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   460991 
[NR-eGR]  M2  (2V)        947544   689897 
[NR-eGR]  M3  (3H)       1203068   216006 
[NR-eGR]  M4  (4V)       1107010   123423 
[NR-eGR]  M5  (5H)        333903    76337 
[NR-eGR]  M6  (6V)        567762    72214 
[NR-eGR]  M7  (7H)       1300992    10522 
[NR-eGR]  M8  (8V)        227879     1530 
[NR-eGR]  M9  (9H)         87707        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5775865  1650920 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4600171um
[NR-eGR] Total length: 5775865um, number of vias: 1650920
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 212208um, number of vias: 166268
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   59609 
[NR-eGR]  M2  (2V)         54423   76888 
[NR-eGR]  M3  (3H)         99515   29520 
[NR-eGR]  M4  (4V)         57925      97 
[NR-eGR]  M5  (5H)            35      63 
[NR-eGR]  M6  (6V)            18      61 
[NR-eGR]  M7  (7H)           222      30 
[NR-eGR]  M8  (8V)            71       0 
[NR-eGR]  M9  (9H)             0       0 
[NR-eGR]  AP  (10V)            0       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       212208  166268 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 66313um
[NR-eGR] Total length: 212208um, number of vias: 166268
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 212208um, number of vias: 166268
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.50 sec, Real: 5.47 sec, Curr Mem: 3505.44 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:06.1 real=0:00:06.1)
      Routing using eGR only done.
Net route status summary:
  Clock:       726 (unrouted=1, trialRouted=0, noStatus=0, routed=725, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132567 (unrouted=27675, trialRouted=104892, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27674, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.5 real=0:00:07.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_credit_D_W32' of instances=105009 and nets=133293 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 3505.438M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
        Reset bufferability constraints done. (took cpu=0:00:01.5 real=0:00:01.5)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
          cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
          sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=2.508pF, leaf=28.024pF, total=30.533pF
          wire lengths     : top=0.000um, trunk=19979.917um, leaf=192228.000um, total=212207.917um
          hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=11, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, ...]} avg=0.000ns sd=0.000ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.089ns count=68 avg=0.066ns sd=0.017ns min=0.004ns max=0.091ns {11 <= 0.054ns, 29 <= 0.072ns, 18 <= 0.081ns, 8 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.090ns {0 <= 0.054ns, 94 <= 0.072ns, 366 <= 0.081ns, 113 <= 0.085ns, 75 <= 0.089ns} {10 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.448, avg=0.421, sd=0.012], skew [0.054 vs 0.052*], 99.9% {0.394, 0.446} (wid=0.070 ws=0.062) (gid=0.419 gs=0.084)
        Skew group summary eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.448, avg=0.421, sd=0.012], skew [0.054 vs 0.052*], 99.9% {0.394, 0.446} (wid=0.070 ws=0.062) (gid=0.419 gs=0.084)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.4 real=0:00:00.4)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         1
            Processed:             1
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             1
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
            sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
            misc counts      : r=1, pp=0
            cell areas       : b=6246.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6246.000um^2
            cell capacitance : b=2.949pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.949pF
            sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=2.508pF, leaf=28.024pF, total=30.533pF
            wire lengths     : top=0.000um, trunk=19979.917um, leaf=192228.000um, total=212207.917um
            hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=11, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, ...]} avg=0.000ns sd=0.000ns sum=0.005ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.089ns count=68 avg=0.066ns sd=0.017ns min=0.004ns max=0.091ns {11 <= 0.054ns, 29 <= 0.072ns, 18 <= 0.081ns, 8 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
            Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.059ns max=0.090ns {0 <= 0.054ns, 94 <= 0.072ns, 366 <= 0.081ns, 113 <= 0.085ns, 75 <= 0.089ns} {10 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CKBD16: 259 CKBD12: 449 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.448], skew [0.054 vs 0.052*]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.448], skew [0.054 vs 0.052*]
          Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:01.3 real=0:00:01.3)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 167 long paths. The largest offset applied was 0.004ns.
            
            
            Skew Group Offsets:
            
            -------------------------------------------------------------------------------------------------------------
            Skew Group                         Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                               Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -------------------------------------------------------------------------------------------------------------
            ideal_clock/functional_wcl_fast    58160      167        0.287%      0.004ns       0.448ns         0.444ns
            -------------------------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        16
              0.000      and above     151
            -------------------------------
            
            Mean=0.002ns Median=0.001ns Std.Dev=0.002ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.3 real=0:00:00.3)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 8, numUnchanged = 135, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 543, numSkippedDueToCloseToSkewTarget = 40
          CCOpt-eGRPC Downsizing: considered: 143, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 143, unsuccessful: 0, sized: 8
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 5, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
            sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
            misc counts      : r=1, pp=0
            cell areas       : b=6228.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6228.720um^2
            cell capacitance : b=2.941pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.941pF
            sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=2.508pF, leaf=28.024pF, total=30.533pF
            wire lengths     : top=0.000um, trunk=19979.917um, leaf=192228.000um, total=212207.917um
            hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.005ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.089ns count=68 avg=0.067ns sd=0.016ns min=0.004ns max=0.091ns {10 <= 0.054ns, 31 <= 0.072ns, 17 <= 0.081ns, 8 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
            Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.063ns max=0.090ns {0 <= 0.054ns, 89 <= 0.072ns, 371 <= 0.081ns, 113 <= 0.085ns, 76 <= 0.089ns} {9 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CKBD16: 251 CKBD12: 457 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
          Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.6 real=0:00:02.6)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 726, tested: 726, violation detected: 10, violation ignored (due to small violation): 10, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
            sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
            misc counts      : r=1, pp=0
            cell areas       : b=6228.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6228.720um^2
            cell capacitance : b=2.941pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.941pF
            sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=2.508pF, leaf=28.024pF, total=30.533pF
            wire lengths     : top=0.000um, trunk=19979.917um, leaf=192228.000um, total=212207.917um
            hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.005ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.089ns count=68 avg=0.067ns sd=0.016ns min=0.004ns max=0.091ns {10 <= 0.054ns, 31 <= 0.072ns, 17 <= 0.081ns, 8 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
            Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.063ns max=0.090ns {0 <= 0.054ns, 89 <= 0.072ns, 371 <= 0.081ns, 113 <= 0.085ns, 76 <= 0.089ns} {9 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CKBD16: 251 CKBD12: 457 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447], skew [0.053 vs 0.052*]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.4 real=0:00:00.4)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
        Moving clock insts towards fanout...
        Move to sink centre: considered=10, unsuccessful=0, alreadyClose=0, noImprovementFound=10, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.9 real=0:00:00.9)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=6228.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6228.720um^2
          cell capacitance : b=2.941pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.941pF
          sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=2.508pF, leaf=28.024pF, total=30.533pF
          wire lengths     : top=0.000um, trunk=19979.917um, leaf=192228.000um, total=212207.917um
          hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=50700.100um, total=66420.700um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.005ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.089ns count=68 avg=0.067ns sd=0.016ns min=0.004ns max=0.091ns {10 <= 0.054ns, 31 <= 0.072ns, 17 <= 0.081ns, 8 <= 0.085ns, 1 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Leaf  : target=0.089ns count=658 avg=0.077ns sd=0.006ns min=0.063ns max=0.090ns {0 <= 0.054ns, 89 <= 0.072ns, 371 <= 0.081ns, 113 <= 0.085ns, 76 <= 0.089ns} {9 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 251 CKBD12: 457 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447, avg=0.422, sd=0.012], skew [0.053 vs 0.052*], 99.9% {0.394, 0.446} (wid=0.070 ws=0.062) (gid=0.429 gs=0.095)
        Skew group summary before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.394, max=0.447, avg=0.422, sd=0.012], skew [0.053 vs 0.052*], 99.9% {0.394, 0.446} (wid=0.070 ws=0.062) (gid=0.429 gs=0.095)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 725 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:28:39 mem=3497.6M) ***
Total net bbox length = 4.600e+06 (2.340e+06 2.261e+06) (ext = 1.904e+04)
Move report: Detail placement moves 50387 insts, mean move: 0.98 um, max move: 10.40 um 
	Max move on inst (ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1055): (714.80, 1001.00) --> (721.60, 997.40)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 3481.6MB
Summary Report:
Instances move: 50387 (out of 105009 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 10.40 um (Instance: ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U1055) (714.8, 1001) -> (721.6, 997.4)
	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0
Total net bbox length = 4.621e+06 (2.355e+06 2.266e+06) (ext = 1.903e+04)
Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 3481.6MB
*** Finished refinePlace (0:28:47 mem=3481.6M) ***
  ClockRefiner summary
  All clock instances: Moved 28217, flipped 3277 and cell swapped 0 (out of a total of 58885).
  The largest move was 8.8 um for ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[3].
  Restoring pStatusCts on 725 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.5 real=0:00:08.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:28.7 real=0:00:28.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       726 (unrouted=0, trialRouted=0, noStatus=0, routed=726, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132567 (unrouted=27675, trialRouted=104892, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27674, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 726 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 726 nets for routing of which 726 have one or more fixed wires.
(ccopt eGR): Start to route 726 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 105617 nets ( ignored 104892 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 725 clock nets ( 725 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 725
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 725 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.025774e+05um
[NR-eGR] Create a new net group with 231 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 231 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.632032e+05um
[NR-eGR] Create a new net group with 220 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 220 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.214980e+05um
[NR-eGR] Create a new net group with 212 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 212 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.776580e+05um
[NR-eGR] Create a new net group with 206 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 206 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.894596e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        22( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        24( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   460991 
[NR-eGR]  M2  (2V)        947273   689893 
[NR-eGR]  M3  (3H)       1204397   216102 
[NR-eGR]  M4  (4V)       1107518   123412 
[NR-eGR]  M5  (5H)        333905    76338 
[NR-eGR]  M6  (6V)        567754    72217 
[NR-eGR]  M7  (7H)       1300914    10532 
[NR-eGR]  M8  (8V)        227907     1530 
[NR-eGR]  M9  (9H)         87707        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5777374  1651015 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4621212um
[NR-eGR] Total length: 5777374um, number of vias: 1651015
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 213717um, number of vias: 166363
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   59609 
[NR-eGR]  M2  (2V)         54152   76884 
[NR-eGR]  M3  (3H)        100844   29616 
[NR-eGR]  M4  (4V)         58433      86 
[NR-eGR]  M5  (5H)            36      64 
[NR-eGR]  M6  (6V)            10      64 
[NR-eGR]  M7  (7H)           143      40 
[NR-eGR]  M8  (8V)            98       0 
[NR-eGR]  M9  (9H)             0       0 
[NR-eGR]  AP  (10V)            0       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       213717  166363 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 66778um
[NR-eGR] Total length: 213717um, number of vias: 166363
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 213717um, number of vias: 166363
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.55 sec, Real: 5.53 sec, Curr Mem: 3474.52 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:06.1 real=0:00:06.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 726 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/06 00:33:17, mem=3048.9M)

globalDetailRoute

#Start globalDetailRoute on Fri Dec  6 00:33:17 2024
#
#num needed restored net=0
#need_extraction net=0 (total=133293)
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 726
#Total wire length = 213717 um.
#Total half perimeter of net bounding box = 67795 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 54152 um.
#Total wire length on LAYER M3 = 100844 um.
#Total wire length on LAYER M4 = 58433 um.
#Total wire length on LAYER M5 = 36 um.
#Total wire length on LAYER M6 = 10 um.
#Total wire length on LAYER M7 = 143 um.
#Total wire length on LAYER M8 = 98 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 166363
#Up-Via Summary (total 166363):
#           
#-----------------------
# M1              59609
# M2              76884
# M3              29616
# M4                 86
# M5                 64
# M6                 64
# M7                 40
#-----------------------
#                166363 
#
#Start routing data preparation on Fri Dec  6 00:33:19 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 133291 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3078.79 (MB), peak = 3514.14 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3093.28 (MB), peak = 3514.14 (MB)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2           94746 ( 71.1%)
#          3            3639 (  2.7%)
#          4             827 (  0.6%)
#          5            1359 (  1.0%)
#          6             297 (  0.2%)
#          7             378 (  0.3%)
#          8             144 (  0.1%)
#          9             240 (  0.2%)
#  10  -  19             208 (  0.2%)
#  30  -  39            1648 (  1.2%)
#  40  -  49              65 (  0.0%)
#  50  -  59               4 (  0.0%)
#  60  -  69              13 (  0.0%)
#  70  -  79             900 (  0.7%)
#  80  -  89             221 (  0.2%)
#  90  -  99             756 (  0.6%)
#  100 - 199             171 (  0.1%)
#  400 - 499               1 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 133293 nets, 105617 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed          725 ( 0.7%)
#  Clock                        725
#  Extra space                  725
#  Prefer layer range        105617
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#              -----             9 M9*     104892 ( 99.3%)
#               3 M3             4 M4         725 (  0.7%)
#
#725 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 70.77 (MB)
#Total memory = 3254.88 (MB)
#Peak memory = 3514.14 (MB)
#End Line Assignment: cpu:00:00:17, real:00:00:17, mem:3.2 GB, peak:3.4 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 726
#Total wire length = 213127 um.
#Total half perimeter of net bounding box = 67796 um.
#Total wire length on LAYER M1 = 585 um.
#Total wire length on LAYER M2 = 58221 um.
#Total wire length on LAYER M3 = 98498 um.
#Total wire length on LAYER M4 = 55556 um.
#Total wire length on LAYER M5 = 10 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 150 um.
#Total wire length on LAYER M8 = 103 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 152283
#Up-Via Summary (total 152283):
#           
#-----------------------
# M1              59607
# M2              68942
# M3              23509
# M4                 64
# M5                 61
# M6                 61
# M7                 39
#-----------------------
#                152283 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 177.20 (MB)
#Total memory = 3234.91 (MB)
#Peak memory = 3514.14 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 6 violations
#    elapsed time = 00:00:25, memory = 3279.32 (MB)
#    completing 20% with 39 violations
#    elapsed time = 00:01:06, memory = 3278.36 (MB)
#    completing 30% with 65 violations
#    elapsed time = 00:01:36, memory = 3285.70 (MB)
#    completing 40% with 93 violations
#    elapsed time = 00:02:06, memory = 3281.68 (MB)
#    completing 50% with 107 violations
#    elapsed time = 00:02:43, memory = 3279.17 (MB)
#    completing 60% with 110 violations
#    elapsed time = 00:03:05, memory = 3281.86 (MB)
#    completing 70% with 84 violations
#    elapsed time = 00:03:34, memory = 3278.77 (MB)
#    completing 80% with 66 violations
#    elapsed time = 00:04:02, memory = 3280.99 (MB)
#    completing 90% with 29 violations
#    elapsed time = 00:04:23, memory = 3277.12 (MB)
#    completing 100% with 14 violations
#    elapsed time = 00:04:55, memory = 3277.43 (MB)
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            3        1        0        4
#	M2            0        0        0        0
#	M3            0        3        2        5
#	M4            1        4        0        5
#	Totals        4        8        2       14
#cpu time = 00:04:55, elapsed time = 00:04:56, memory = 3223.40 (MB), peak = 3514.14 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3224.67 (MB), peak = 3514.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 726
#Total wire length = 231514 um.
#Total half perimeter of net bounding box = 67796 um.
#Total wire length on LAYER M1 = 10 um.
#Total wire length on LAYER M2 = 29913 um.
#Total wire length on LAYER M3 = 128476 um.
#Total wire length on LAYER M4 = 72968 um.
#Total wire length on LAYER M5 = 5 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 114 um.
#Total wire length on LAYER M8 = 27 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 153230
#Total number of multi-cut vias = 728 (  0.5%)
#Total number of single cut vias = 152502 ( 99.5%)
#Up-Via Summary (total 153230):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             58886 ( 98.8%)       723 (  1.2%)      59609
# M2             58026 (100.0%)         0 (  0.0%)      58026
# M3             35529 (100.0%)         0 (  0.0%)      35529
# M4                20 (100.0%)         0 (  0.0%)         20
# M5                18 (100.0%)         0 (  0.0%)         18
# M6                13 ( 72.2%)         5 ( 27.8%)         18
# M7                10 (100.0%)         0 (  0.0%)         10
#-----------------------------------------------------------
#               152502 ( 99.5%)       728 (  0.5%)     153230 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:58
#Elapsed time = 00:04:58
#Increased memory = -10.32 (MB)
#Total memory = 3224.67 (MB)
#Peak memory = 3514.14 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:04:58
#Elapsed time = 00:04:59
#Increased memory = -10.24 (MB)
#Total memory = 3224.67 (MB)
#Peak memory = 3514.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:29
#Elapsed time = 00:05:29
#Increased memory = 132.68 (MB)
#Total memory = 3181.78 (MB)
#Peak memory = 3514.14 (MB)
#Number of warnings = 0
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  6 00:38:46 2024
#
% End globalDetailRoute (date=12/06 00:38:46, total cpu=0:05:29, real=0:05:29, peak res=3292.1M, current mem=3181.9M)
        NanoRoute done. (took cpu=0:05:29 real=0:05:29)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 725 net(s)
Set FIXED placed status on 725 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3544.56 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 725  Num Prerouted Wires = 146941
[NR-eGR] Read 105617 nets ( ignored 725 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 104892
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 104892 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.27% H + 0.21% V. EstWL: 5.482467e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      2928( 0.42%)       298( 0.04%)        12( 0.00%)         0( 0.00%)   ( 0.47%) 
[NR-eGR]      M3 ( 3)      2639( 0.38%)       231( 0.03%)         4( 0.00%)         0( 0.00%)   ( 0.41%) 
[NR-eGR]      M4 ( 4)      1122( 0.16%)        95( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M5 ( 5)      3790( 0.55%)       188( 0.03%)         2( 0.00%)         0( 0.00%)   ( 0.57%) 
[NR-eGR]      M6 ( 6)      4824( 0.69%)       360( 0.05%)        16( 0.00%)         0( 0.00%)   ( 0.75%) 
[NR-eGR]      M7 ( 7)      1165( 0.17%)       139( 0.02%)        19( 0.00%)         4( 0.00%)   ( 0.19%) 
[NR-eGR]      M8 ( 8)        49( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total     16517( 0.29%)      1311( 0.02%)        55( 0.00%)         4( 0.00%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.05% H + 0.07% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)            10   460991 
[NR-eGR]  M2  (2V)        970533   674477 
[NR-eGR]  M3  (3H)       1192165   220206 
[NR-eGR]  M4  (4V)       1084072   131566 
[NR-eGR]  M5  (5H)        354271    80821 
[NR-eGR]  M6  (6V)        564598    76505 
[NR-eGR]  M7  (7H)       1337016    11064 
[NR-eGR]  M8  (8V)        229903     1589 
[NR-eGR]  M9  (9H)         89334        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5821902  1657219 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4621212um
[NR-eGR] Total length: 5821902um, number of vias: 1657219
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.59 sec, Real: 8.61 sec, Curr Mem: 3662.10 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:08.6 real=0:00:08.7)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       726 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=725, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132567 (unrouted=27675, trialRouted=104892, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27674, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:05:46 real=0:05:46)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_credit_D_W32' of instances=105009 and nets=133293 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 3554.098M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.5 real=0:00:01.5)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.7 real=0:00:01.7)
  Clock DAG stats after routing clock trees:
    cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=6228.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6228.720um^2
    cell capacitance : b=2.941pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.941pF
    sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=2.511pF, leaf=30.288pF, total=32.799pF
    wire lengths     : top=0.000um, trunk=20001.717um, leaf=211512.400um, total=231514.117um
    hp wire lengths  : top=0.000um, trunk=15720.600um, leaf=51171.700um, total=66892.300um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=52, worst=[0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.001ns sum=0.094ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.089ns count=68 avg=0.067ns sd=0.016ns min=0.004ns max=0.091ns {10 <= 0.054ns, 31 <= 0.072ns, 17 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
    Leaf  : target=0.089ns count=658 avg=0.079ns sd=0.006ns min=0.064ns max=0.094ns {0 <= 0.054ns, 34 <= 0.072ns, 371 <= 0.081ns, 127 <= 0.085ns, 75 <= 0.089ns} {50 <= 0.094ns, 1 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 251 CKBD12: 457 CKBD8: 10 CKBD6: 1 CKBD4: 4 CKBD2: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449, avg=0.423, sd=0.012], skew [0.054 vs 0.052*], 99.9% {0.395, 0.447} (wid=0.069 ws=0.062) (gid=0.432 gs=0.096)
  Skew group summary after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449, avg=0.423, sd=0.012], skew [0.054 vs 0.052*], 99.9% {0.395, 0.447} (wid=0.069 ws=0.062) (gid=0.432 gs=0.096)
  CCOpt::Phase::Routing done. (took cpu=0:05:51 real=0:05:51)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.2 real=0:00:02.2)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 726, tested: 726, violation detected: 52, violation ignored (due to small violation): 0, cannot run: 0, attempted: 52, unsuccessful: 0, sized: 48
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk              1 [1.9%]             0                   0            0                    0 (0.0%)            1 (100.0%)
      leaf              51 [98.1%]           48 (94.1%)           0            0                   48 (94.1%)           3 (5.9%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total             52 [100.0%]          48 (92.3%)           0            0                   48 (92.3%)           4 (7.7%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 48, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 102.960um^2 (1.653%)
      Max. move: 7.269um (ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00411 and 23 others), Min. move: 0.000um, Avg. move: 0.343um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=6331.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6331.680um^2
        cell capacitance : b=2.988pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.988pF
        sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=2.511pF, leaf=30.288pF, total=32.799pF
        wire lengths     : top=0.000um, trunk=20001.717um, leaf=211512.400um, total=231514.117um
        hp wire lengths  : top=0.000um, trunk=15719.800um, leaf=51176.800um, total=66896.600um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=4, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.006ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.089ns count=68 avg=0.067ns sd=0.017ns min=0.004ns max=0.091ns {10 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 64 <= 0.072ns, 389 <= 0.081ns, 128 <= 0.085ns, 74 <= 0.089ns} {3 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CKBD16: 293 CKBD12: 420 CKBD8: 6 CKBD4: 4 CKBD2: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449], skew [0.054 vs 0.052*]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449], skew [0.054 vs 0.052*]
      Legalizer API calls during this step: 110 succeeded with high effort: 110 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:02.8 real=0:00:02.8)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:04.1 real=0:00:04.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 726, tested: 726, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              1 [25.0%]            0           0            0                    0 (0.0%)           1 (100.0%)
      leaf               3 [75.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=725, i=0, icg=0, dcg=0, l=0, total=725
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=6331.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6331.680um^2
        cell capacitance : b=2.988pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.988pF
        sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=2.511pF, leaf=30.288pF, total=32.799pF
        wire lengths     : top=0.000um, trunk=20001.717um, leaf=211512.400um, total=231514.117um
        hp wire lengths  : top=0.000um, trunk=15719.800um, leaf=51176.800um, total=66896.600um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=4, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.006ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.089ns count=68 avg=0.067ns sd=0.017ns min=0.004ns max=0.091ns {10 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 64 <= 0.072ns, 389 <= 0.081ns, 128 <= 0.085ns, 74 <= 0.089ns} {3 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CKBD16: 293 CKBD12: 420 CKBD8: 6 CKBD4: 4 CKBD2: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449], skew [0.054 vs 0.052*]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.449], skew [0.054 vs 0.052*]
      Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:02.0 real=0:00:02.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 2 buffers and inverters.
    success count. Default: 0, QS: 2, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 726, nets tested: 726, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 2, buffered: 2
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=727, i=0, icg=0, dcg=0, l=0, total=727
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=6342.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6342.480um^2
      cell capacitance : b=2.993pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.993pF
      sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.514pF, leaf=30.291pF, total=32.805pF
      wire lengths     : top=0.000um, trunk=20002.517um, leaf=211511.600um, total=231514.117um
      hp wire lengths  : top=0.000um, trunk=15750.200um, leaf=51185.200um, total=66935.400um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.004ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.089ns count=70 avg=0.066ns sd=0.018ns min=0.004ns max=0.091ns {12 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
      Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 64 <= 0.072ns, 391 <= 0.081ns, 128 <= 0.085ns, 74 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 295 CKBD12: 418 CKBD8: 6 CKBD4: 6 CKBD2: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.453, avg=0.423, sd=0.012], skew [0.058 vs 0.052*], 99.7% {0.395, 0.447} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.453, avg=0.423, sd=0.012], skew [0.058 vs 0.052*], 99.7% {0.395, 0.447} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
    Buffering to fix DRVs done. (took cpu=0:00:01.7 real=0:00:01.7)
    PostConditioning Fixing Skew by cell sizing...
      Resized 2 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk              2 [50.0%]            1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
      leaf               2 [50.0%]            1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
      ---------------------------------------------------------------------------------------------------------------------------
      Total              4 [100.0%]           2 (50.0%)           0            0                    2 (50.0%)           2 (50.0%)
      ---------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 4.320um^2 (0.068%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=727, i=0, icg=0, dcg=0, l=0, total=727
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=6346.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6346.800um^2
        cell capacitance : b=2.995pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.995pF
        sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=2.514pF, leaf=30.291pF, total=32.805pF
        wire lengths     : top=0.000um, trunk=20002.517um, leaf=211511.600um, total=231514.117um
        hp wire lengths  : top=0.000um, trunk=15750.200um, leaf=51185.200um, total=66935.400um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.004ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.089ns count=70 avg=0.066ns sd=0.018ns min=0.004ns max=0.091ns {12 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 65 <= 0.072ns, 391 <= 0.081ns, 128 <= 0.085ns, 73 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CKBD16: 297 CKBD12: 416 CKBD8: 6 CKBD4: 6 CKBD2: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
      Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.3 real=0:00:01.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.5 real=0:00:00.5)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 727 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:34:54 mem=3600.7M) ***
Total net bbox length = 4.621e+06 (2.355e+06 2.267e+06) (ext = 1.903e+04)
Move report: Detail placement moves 2308 insts, mean move: 0.79 um, max move: 6.80 um 
	Max move on inst (ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][18]): (953.20, 1078.40) --> (950.00, 1082.00)
	Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 3600.9MB
Summary Report:
Instances move: 2308 (out of 105011 movable)
Instances flipped: 0
Mean displacement: 0.79 um
Max displacement: 6.80 um (Instance: ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][18]) (953.2, 1078.4) -> (950, 1082)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 4.622e+06 (2.355e+06 2.267e+06) (ext = 1.903e+04)
Runtime: CPU: 0:00:08.2 REAL: 0:00:09.0 MEM: 3600.9MB
*** Finished refinePlace (0:35:02 mem=3600.9M) ***
    ClockRefiner summary
    All clock instances: Moved 1392, flipped 102 and cell swapped 0 (out of a total of 58887).
    The largest move was 6.8 um for ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[26][18].
    Restoring pStatusCts on 727 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.9 real=0:00:08.9)
  PostConditioning done.
Net route status summary:
  Clock:       728 (unrouted=0, trialRouted=0, noStatus=1, routed=1, fixed=726, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132567 (unrouted=27675, trialRouted=104892, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27674, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
  Clock DAG stats after post-conditioning:
    cell counts      : b=727, i=0, icg=0, dcg=0, l=0, total=727
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=6346.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6346.800um^2
    cell capacitance : b=2.995pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.995pF
    sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=2.514pF, leaf=30.291pF, total=32.805pF
    wire lengths     : top=0.000um, trunk=20026.197um, leaf=211538.870um, total=231565.067um
    hp wire lengths  : top=0.000um, trunk=15750.200um, leaf=51212.200um, total=66962.400um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.004ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.089ns count=70 avg=0.066ns sd=0.018ns min=0.004ns max=0.091ns {12 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
    Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 65 <= 0.072ns, 391 <= 0.081ns, 128 <= 0.085ns, 73 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 297 CKBD12: 416 CKBD8: 6 CKBD4: 6 CKBD2: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
  Skew group summary after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:27.6 real=0:00:27.7)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                    727     6346.800       2.995
  Inverters                    0        0.000       0.000
  Integrated Clock Gates       0        0.000       0.000
  Discrete Clock Gates         0        0.000       0.000
  Clock Logic                  0        0.000       0.000
  All                        727     6346.800       2.995
  ----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             58160
  Enable Latch            0
  Load Capacitance        0
  Antenna Diode           0
  Node Sink               0
  Total               58160
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     20026.197
  Leaf     211538.870
  Total    231565.067
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk      15750.200
  Leaf       51212.200
  Total      66962.400
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     2.995     2.514     5.509
  Leaf     41.936    30.291    72.227
  Total    44.931    32.805    77.736
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ------------------------------------------------
  Total     Average    Std. Dev.    Min      Max
  ------------------------------------------------
  41.936     0.001       0.000      0.001    0.001
  ------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         2       0.002       0.001      0.004    [0.003, 0.001]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                    Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.089       70      0.066       0.018      0.004    0.091    {12 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns}       {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
  Leaf        0.089      658      0.078       0.005      0.064    0.092    {0 <= 0.054ns, 65 <= 0.072ns, 391 <= 0.081ns, 128 <= 0.085ns, 73 <= 0.089ns}    {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     297      2993.760
  CKBD12    buffer     416      3294.720
  CKBD8     buffer       6        34.560
  CKBD4     buffer       6        19.440
  CKBD2     buffer       2         4.320
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.395     0.445     0.051       0.052         0.062           0.007           0.423        0.012     100% {0.395, 0.445}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.395     0.445     0.051       0.052         0.062           0.007           0.423        0.012     100% {0.395, 0.445}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 98 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
                                   amount     target  achieved  touch  net?   source         
                                                                net?                         
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[7][2]/CP
  delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[6][20]/CP
  delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[28]/CP
  delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[24]/CP
  delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[16]/CP
  delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/CP
  delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[4]/CP
  delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_data_reg_reg[3]/CP
  delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  ys[3].xs[3].torus_switch_xy/s_out_y_reg_reg[0]/CP
  delay_corner_wcl_slow:both.late    0.003    0.089    0.092    N      N      auto computed  CTS_ccl_a_buf_00007/Z
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:01.4 real=0:00:01.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3643.49)
Total number of fetched objects 105733
Total number of fetched objects 105733
Total number of fetched objects 105733
End delay calculation. (MEM=3792.03 CPU=0:00:15.2 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=3792.03 CPU=0:00:24.3 REAL=0:00:24.0)
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.286877
	 Executing: set_clock_latency -source -early -max -rise -0.286877 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.286877
	 Executing: set_clock_latency -source -late -max -rise -0.286877 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.278661
	 Executing: set_clock_latency -source -early -max -fall -0.278661 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.278661
	 Executing: set_clock_latency -source -late -max -fall -0.278661 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.422366
	 Executing: set_clock_latency -source -early -max -rise -0.422366 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.422366
	 Executing: set_clock_latency -source -late -max -rise -0.422366 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.410811
	 Executing: set_clock_latency -source -early -max -fall -0.410811 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.410811
	 Executing: set_clock_latency -source -late -max -fall -0.410811 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.212525
	 Executing: set_clock_latency -source -early -max -rise -0.212525 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.212525
	 Executing: set_clock_latency -source -late -max -rise -0.212525 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.209168
	 Executing: set_clock_latency -source -early -max -fall -0.209168 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.209168
	 Executing: set_clock_latency -source -late -max -fall -0.209168 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:39.8 real=0:00:39.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=727, i=0, icg=0, dcg=0, l=0, total=727
  sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
  misc counts      : r=1, pp=0
  cell areas       : b=6346.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6346.800um^2
  cell capacitance : b=2.995pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.995pF
  sink capacitance : total=41.936pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=2.514pF, leaf=30.291pF, total=32.805pF
  wire lengths     : top=0.000um, trunk=20026.197um, leaf=211538.870um, total=231565.067um
  hp wire lengths  : top=0.000um, trunk=15750.200um, leaf=51212.200um, total=66962.400um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.004ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.089ns count=70 avg=0.066ns sd=0.018ns min=0.004ns max=0.091ns {12 <= 0.054ns, 27 <= 0.072ns, 21 <= 0.081ns, 7 <= 0.085ns, 2 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
  Leaf  : target=0.089ns count=658 avg=0.078ns sd=0.005ns min=0.064ns max=0.092ns {0 <= 0.054ns, 65 <= 0.072ns, 391 <= 0.081ns, 128 <= 0.085ns, 73 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 297 CKBD12: 416 CKBD8: 6 CKBD4: 6 CKBD2: 2 
Primary reporting skew groups after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
Skew group summary after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.395, max=0.445, avg=0.423, sd=0.012], skew [0.051 vs 0.052], 100% {0.395, 0.445} (wid=0.069 ws=0.062) (gid=0.429 gs=0.093)
Logging CTS constraint violations...
  Clock tree ideal_clock has 2 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 96 slew violations below cell CTS_ccl_a_buf_00007 (a lib_cell CKBD12) at (544.600,633.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00007/Z with a slew time target of 0.089ns. Achieved a slew time of 0.092ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_buf_00720 (a lib_cell CKBD16) at (671.800,947.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00710/I with a slew time target of 0.089ns. Achieved a slew time of 0.091ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:41.6 real=0:00:41.2)
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Runtime done. (took cpu=0:11:54 real=0:11:55)
Runtime Summary
===============
Clock Runtime:  (36%) Core CTS         257.32 (Init 8.24, Construction 45.86, Implementation 157.15, eGRPC 12.78, PostConditioning 18.73, Other 14.56)
Clock Runtime:  (53%) CTS services     377.37 (RefinePlace 27.57, EarlyGlobalClock 16.16, NanoRoute 329.42, ExtractRC 4.23, TimingAnalysis 0.00)
Clock Runtime:   (9%) Other CTS         67.44 (Init 10.76, CongRepair/EGR-DP 17.18, TimingUpdate 39.51, Other 0.00)
Clock Runtime: (100%) Total            702.14

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:11:40.1/0:11:40.7 (1.0), totSession cpu/real = 0:35:48.9/0:35:57.8 (1.0), mem = 3757.7M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3032.8M, totSessionCpu=0:35:49 **
**WARN: (IMPOPT-576):	36 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:35:49.0/0:35:57.9 (1.0), mem = 3427.7M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcoreExt.
	Cell LVLLHCD2, site bcoreExt.
	Cell LVLLHCD4, site bcoreExt.
	Cell LVLLHCD8, site bcoreExt.
	Cell LVLLHD1, site bcoreExt.
	Cell LVLLHD2, site bcoreExt.
	Cell LVLLHD4, site bcoreExt.
	Cell LVLLHD8, site bcoreExt.
.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2954.4M, totSessionCpu=0:36:00 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.

Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3285.0M)
AAE DB initialization (MEM=3371.36 CPU=0:00:00.0 REAL=0:00:00.0) 

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 15 candidate Inverter cells

Compute RC Scale Done ...

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3554.75)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 105733
Total number of fetched objects 105733
Total number of fetched objects 105733
End delay calculation. (MEM=3676.61 CPU=0:00:54.3 REAL=0:00:54.0)
End delay calculation (fullDC). (MEM=3676.61 CPU=0:01:03 REAL=0:01:03)
*** Done Building Timing Graph (cpu=0:01:16 real=0:01:16 totSessionCpu=0:37:28 mem=3668.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.622  | -8.622  |  1.105  |
|           TNS (ns):|-4.78e+05|-4.78e+05|  0.000  |
|    Violating Paths:|1.12e+05 |1.12e+05 |    0    |
|          All Paths:|1.16e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6032 (6032)    |   -0.292   |   6032 (6032)    |
|   max_tran     |  6194 (189288)   |   -4.891   |  6194 (189288)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 30.066%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:45, real = 0:01:45, mem = 3306.0M, totSessionCpu=0:37:34 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:45.1/0:01:44.7 (1.0), totSession cpu/real = 0:37:34.1/0:37:42.6 (1.0), mem = 3642.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:37:44.9/0:37:53.4 (1.0), mem = 3642.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |        728 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:37:45.6/0:37:54.1 (1.0), mem = 3642.6M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:37:45.6/0:37:54.1 (1.0), mem = 3642.6M
Info: 726 nets with fixed/cover wires excluded.
Info: 728 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18

Netlist preparation processing... 
Removed 112 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:37:50.7/0:37:59.2 (1.0), mem = 3659.4M
*** Starting optimizing excluded clock nets MEM= 3659.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3659.4M) ***
*** Starting optimizing excluded clock nets MEM= 3659.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3659.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:37:51.3/0:37:59.9 (1.0), mem = 3661.4M
Info: 726 nets with fixed/cover wires excluded.
Info: 728 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:37:56.7/0:38:05.2 (1.0), mem = 3659.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:38:00.4/0:38:08.9 (1.0), mem = 3669.3M
Info: 726 nets with fixed/cover wires excluded.
Info: 728 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  7989|194796|    -5.03|  7320| 20135|    -0.30|     0|     0|     0|     0|    -8.60|-4.77e+05|       0|       0|       0| 30.05%|          |         |
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 3853.203M, initial mem = 486.906M) ***
*** Message Summary: 270 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:43:45, real=0:43:55, mem=3853.2M) ---
