Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr  6 15:32:31 2022
| Host         : DESKTOP-2II8BHC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.881        0.000                      0                   32        0.166        0.000                      0                   32        3.000        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
Pre0/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_25_Prescaler25    {0.000 20.000}     40.000          25.000          
  clkfbout_Prescaler25  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Pre0/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_25_Prescaler25         35.881        0.000                      0                   32        0.166        0.000                      0                   32       19.500        0.000                       0                    24  
  clkfbout_Prescaler25                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Pre0/inst/clk_in1
  To Clock:  Pre0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Pre0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pre0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_Prescaler25
  To Clock:  clk_25_Prescaler25

Setup :            0  Failing Endpoints,  Worst Slack       35.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.881ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.601%)  route 3.005ns (78.399%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  VGA0/hcount_reg[9]/Q
                         net (fo=3, routed)           0.832     2.912    VGA0/hcount_reg[9]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.124     3.036 f  VGA0/hcount[9]_i_4/O
                         net (fo=1, routed)           0.667     3.703    VGA0/hcount[9]_i_4_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.827 r  VGA0/hcount[9]_i_3/O
                         net (fo=11, routed)          1.015     4.842    VGA0/eqOp
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  VGA0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.491     5.458    VGA0/vcount[9]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  VGA0/vcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.511    41.511    VGA0/CLK
    SLICE_X2Y32          FDCE                                         r  VGA0/vcount_reg[6]/C
                         clock pessimism              0.094    41.605    
                         clock uncertainty           -0.098    41.508    
    SLICE_X2Y32          FDCE (Setup_fdce_C_CE)      -0.169    41.339    VGA0/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         41.339    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                 35.881    

Slack (MET) :             35.881ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.601%)  route 3.005ns (78.399%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  VGA0/hcount_reg[9]/Q
                         net (fo=3, routed)           0.832     2.912    VGA0/hcount_reg[9]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.124     3.036 f  VGA0/hcount[9]_i_4/O
                         net (fo=1, routed)           0.667     3.703    VGA0/hcount[9]_i_4_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.827 r  VGA0/hcount[9]_i_3/O
                         net (fo=11, routed)          1.015     4.842    VGA0/eqOp
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  VGA0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.491     5.458    VGA0/vcount[9]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  VGA0/vcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.511    41.511    VGA0/CLK
    SLICE_X2Y32          FDCE                                         r  VGA0/vcount_reg[7]/C
                         clock pessimism              0.094    41.605    
                         clock uncertainty           -0.098    41.508    
    SLICE_X2Y32          FDCE (Setup_fdce_C_CE)      -0.169    41.339    VGA0/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         41.339    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                 35.881    

Slack (MET) :             35.881ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.601%)  route 3.005ns (78.399%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  VGA0/hcount_reg[9]/Q
                         net (fo=3, routed)           0.832     2.912    VGA0/hcount_reg[9]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.124     3.036 f  VGA0/hcount[9]_i_4/O
                         net (fo=1, routed)           0.667     3.703    VGA0/hcount[9]_i_4_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.827 r  VGA0/hcount[9]_i_3/O
                         net (fo=11, routed)          1.015     4.842    VGA0/eqOp
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  VGA0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.491     5.458    VGA0/vcount[9]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  VGA0/vcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.511    41.511    VGA0/CLK
    SLICE_X2Y32          FDCE                                         r  VGA0/vcount_reg[8]/C
                         clock pessimism              0.094    41.605    
                         clock uncertainty           -0.098    41.508    
    SLICE_X2Y32          FDCE (Setup_fdce_C_CE)      -0.169    41.339    VGA0/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         41.339    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                 35.881    

Slack (MET) :             35.904ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.953%)  route 2.944ns (78.047%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  VGA0/hcount_reg[9]/Q
                         net (fo=3, routed)           0.832     2.912    VGA0/hcount_reg[9]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.124     3.036 f  VGA0/hcount[9]_i_4/O
                         net (fo=1, routed)           0.667     3.703    VGA0/hcount[9]_i_4_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.827 r  VGA0/hcount[9]_i_3/O
                         net (fo=11, routed)          1.015     4.842    VGA0/eqOp
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  VGA0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.430     5.396    VGA0/vcount[9]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508    41.508    VGA0/CLK
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[0]/C
                         clock pessimism              0.094    41.602    
                         clock uncertainty           -0.098    41.505    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    41.300    VGA0/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         41.300    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                 35.904    

Slack (MET) :             35.904ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.953%)  route 2.944ns (78.047%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  VGA0/hcount_reg[9]/Q
                         net (fo=3, routed)           0.832     2.912    VGA0/hcount_reg[9]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.124     3.036 f  VGA0/hcount[9]_i_4/O
                         net (fo=1, routed)           0.667     3.703    VGA0/hcount[9]_i_4_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.827 r  VGA0/hcount[9]_i_3/O
                         net (fo=11, routed)          1.015     4.842    VGA0/eqOp
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  VGA0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.430     5.396    VGA0/vcount[9]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508    41.508    VGA0/CLK
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[1]/C
                         clock pessimism              0.094    41.602    
                         clock uncertainty           -0.098    41.505    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    41.300    VGA0/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         41.300    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                 35.904    

Slack (MET) :             35.979ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.828ns (22.182%)  route 2.905ns (77.818%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  VGA0/hcount_reg[9]/Q
                         net (fo=3, routed)           0.832     2.912    VGA0/hcount_reg[9]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.124     3.036 f  VGA0/hcount[9]_i_4/O
                         net (fo=1, routed)           0.667     3.703    VGA0/hcount[9]_i_4_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.827 r  VGA0/hcount[9]_i_3/O
                         net (fo=11, routed)          1.015     4.842    VGA0/eqOp
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  VGA0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.391     5.357    VGA0/vcount[9]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  VGA0/vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508    41.508    VGA0/CLK
    SLICE_X2Y30          FDCE                                         r  VGA0/vcount_reg[2]/C
                         clock pessimism              0.094    41.602    
                         clock uncertainty           -0.098    41.505    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.169    41.336    VGA0/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         41.336    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                 35.979    

Slack (MET) :             35.979ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.828ns (22.182%)  route 2.905ns (77.818%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  VGA0/hcount_reg[9]/Q
                         net (fo=3, routed)           0.832     2.912    VGA0/hcount_reg[9]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.124     3.036 f  VGA0/hcount[9]_i_4/O
                         net (fo=1, routed)           0.667     3.703    VGA0/hcount[9]_i_4_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.827 r  VGA0/hcount[9]_i_3/O
                         net (fo=11, routed)          1.015     4.842    VGA0/eqOp
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  VGA0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.391     5.357    VGA0/vcount[9]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  VGA0/vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508    41.508    VGA0/CLK
    SLICE_X2Y30          FDCE                                         r  VGA0/vcount_reg[3]/C
                         clock pessimism              0.094    41.602    
                         clock uncertainty           -0.098    41.505    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.169    41.336    VGA0/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         41.336    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                 35.979    

Slack (MET) :             35.979ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.828ns (22.182%)  route 2.905ns (77.818%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  VGA0/hcount_reg[9]/Q
                         net (fo=3, routed)           0.832     2.912    VGA0/hcount_reg[9]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.124     3.036 f  VGA0/hcount[9]_i_4/O
                         net (fo=1, routed)           0.667     3.703    VGA0/hcount[9]_i_4_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.827 r  VGA0/hcount[9]_i_3/O
                         net (fo=11, routed)          1.015     4.842    VGA0/eqOp
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  VGA0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.391     5.357    VGA0/vcount[9]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  VGA0/vcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508    41.508    VGA0/CLK
    SLICE_X2Y30          FDCE                                         r  VGA0/vcount_reg[5]/C
                         clock pessimism              0.094    41.602    
                         clock uncertainty           -0.098    41.505    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.169    41.336    VGA0/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         41.336    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                 35.979    

Slack (MET) :             36.019ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.828ns (22.419%)  route 2.865ns (77.581%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  VGA0/hcount_reg[9]/Q
                         net (fo=3, routed)           0.832     2.912    VGA0/hcount_reg[9]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.124     3.036 f  VGA0/hcount[9]_i_4/O
                         net (fo=1, routed)           0.667     3.703    VGA0/hcount[9]_i_4_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.827 r  VGA0/hcount[9]_i_3/O
                         net (fo=11, routed)          1.015     4.842    VGA0/eqOp
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  VGA0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.352     5.318    VGA0/vcount[9]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  VGA0/vcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.509    41.509    VGA0/CLK
    SLICE_X2Y31          FDCE                                         r  VGA0/vcount_reg[4]/C
                         clock pessimism              0.094    41.603    
                         clock uncertainty           -0.098    41.506    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    41.337    VGA0/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         41.337    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                 36.019    

Slack (MET) :             36.019ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.828ns (22.419%)  route 2.865ns (77.581%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624     1.624    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  VGA0/hcount_reg[9]/Q
                         net (fo=3, routed)           0.832     2.912    VGA0/hcount_reg[9]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.124     3.036 f  VGA0/hcount[9]_i_4/O
                         net (fo=1, routed)           0.667     3.703    VGA0/hcount[9]_i_4_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.827 r  VGA0/hcount[9]_i_3/O
                         net (fo=11, routed)          1.015     4.842    VGA0/eqOp
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  VGA0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.352     5.318    VGA0/vcount[9]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  VGA0/vcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          1.509    41.509    VGA0/CLK
    SLICE_X2Y31          FDCE                                         r  VGA0/vcount_reg[9]/C
                         clock pessimism              0.094    41.603    
                         clock uncertainty           -0.098    41.506    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    41.337    VGA0/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         41.337    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                 36.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587     0.587    VGA0/CLK
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  VGA0/vcount_reg[0]/Q
                         net (fo=10, routed)          0.121     0.849    VGA0/vcount_reg[0]
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.048     0.897 r  VGA0/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.897    VGA0/vcount[3]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  VGA0/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856     0.856    VGA0/CLK
    SLICE_X2Y30          FDCE                                         r  VGA0/vcount_reg[3]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.131     0.731    VGA0/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587     0.587    VGA0/CLK
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  VGA0/vcount_reg[0]/Q
                         net (fo=10, routed)          0.121     0.849    VGA0/vcount_reg[0]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.045     0.894 r  VGA0/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.894    VGA0/vcount[2]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  VGA0/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856     0.856    VGA0/CLK
    SLICE_X2Y30          FDCE                                         r  VGA0/vcount_reg[2]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.120     0.720    VGA0/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.589     0.589    VGA0/CLK
    SLICE_X2Y32          FDCE                                         r  VGA0/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.148     0.737 r  VGA0/vcount_reg[7]/Q
                         net (fo=5, routed)           0.088     0.825    VGA0/vcount_reg[7]
    SLICE_X2Y32          LUT6 (Prop_lut6_I1_O)        0.098     0.923 r  VGA0/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.923    VGA0/vcount[8]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  VGA0/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.858     0.858    VGA0/CLK
    SLICE_X2Y32          FDCE                                         r  VGA0/vcount_reg[8]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.121     0.710    VGA0/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587     0.587    VGA0/CLK
    SLICE_X0Y30          FDCE                                         r  VGA0/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.128     0.715 r  VGA0/hcount_reg[6]/Q
                         net (fo=6, routed)           0.091     0.805    VGA0/hcount_reg[6]
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.099     0.904 r  VGA0/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.904    VGA0/hcount[7]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  VGA0/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856     0.856    VGA0/CLK
    SLICE_X0Y30          FDCE                                         r  VGA0/hcount_reg[7]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.092     0.679    VGA0/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.689%)  route 0.180ns (46.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.589     0.589    VGA0/CLK
    SLICE_X2Y32          FDCE                                         r  VGA0/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     0.753 r  VGA0/vcount_reg[6]/Q
                         net (fo=6, routed)           0.180     0.933    VGA0/vcount_reg[6]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.978 r  VGA0/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.978    VGA0/vcount[9]_i_2_n_0
    SLICE_X2Y31          FDCE                                         r  VGA0/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.857     0.857    VGA0/CLK
    SLICE_X2Y31          FDCE                                         r  VGA0/vcount_reg[9]/C
                         clock pessimism             -0.255     0.602    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120     0.722    VGA0/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587     0.587    VGA0/CLK
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  VGA0/vcount_reg[0]/Q
                         net (fo=10, routed)          0.190     0.918    VGA0/vcount_reg[0]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.042     0.960 r  VGA0/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.960    VGA0/vcount[1]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856     0.856    VGA0/CLK
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[1]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.107     0.694    VGA0/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.227ns (56.019%)  route 0.178ns (43.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587     0.587    VGA0/CLK
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.128     0.715 r  VGA0/vcount_reg[1]/Q
                         net (fo=9, routed)           0.178     0.893    VGA0/vcount_reg[1]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.099     0.992 r  VGA0/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.992    VGA0/vcount[4]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  VGA0/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.857     0.857    VGA0/CLK
    SLICE_X2Y31          FDCE                                         r  VGA0/vcount_reg[4]/C
                         clock pessimism             -0.255     0.602    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121     0.723    VGA0/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585     0.585    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     0.726 r  VGA0/hcount_reg[1]/Q
                         net (fo=8, routed)           0.197     0.922    VGA0/hcount_reg[1]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.042     0.964 r  VGA0/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.964    VGA0/hcount[2]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854     0.854    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[2]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.107     0.692    VGA0/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585     0.585    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     0.726 r  VGA0/hcount_reg[8]/Q
                         net (fo=4, routed)           0.185     0.911    VGA0/hcount_reg[8]
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.045     0.956 r  VGA0/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.956    VGA0/hcount[8]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854     0.854    VGA0/CLK
    SLICE_X0Y28          FDCE                                         r  VGA0/hcount_reg[8]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.092     0.677    VGA0/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587     0.587    VGA0/CLK
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     0.728 f  VGA0/vcount_reg[0]/Q
                         net (fo=10, routed)          0.190     0.918    VGA0/vcount_reg[0]
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.045     0.963 r  VGA0/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.963    VGA0/vcount[0]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856     0.856    VGA0/CLK
    SLICE_X3Y30          FDCE                                         r  VGA0/vcount_reg[0]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.091     0.678    VGA0/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_Prescaler25
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    Pre0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y30      VGA0/hcount_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y28      VGA0/hcount_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y28      VGA0/hcount_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      VGA0/hcount_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y28      VGA0/hcount_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y30      VGA0/hcount_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y30      VGA0/hcount_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y30      VGA0/hcount_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      VGA0/hcount_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      VGA0/hcount_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      VGA0/hcount_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      VGA0/hcount_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      VGA0/hcount_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      VGA0/vcount_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y32      VGA0/vcount_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y32      VGA0/vcount_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y32      VGA0/vcount_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      VGA0/vcount_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y30      VGA0/hcount_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y30      VGA0/hcount_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      VGA0/hcount_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      VGA0/hcount_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      VGA0/hcount_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      VGA0/hcount_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      VGA0/hcount_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      VGA0/hcount_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      VGA0/hcount_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      VGA0/hcount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Prescaler25
  To Clock:  clkfbout_Prescaler25

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Prescaler25
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Pre0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT



