{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702722327227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702722327227 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Signal_Modulation EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"Signal_Modulation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702722327250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702722327297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702722327297 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ROM:u3\|altsyncram:altsyncram_component\|altsyncram_5672:auto_generated\|ram_block1a0 " "Atom \"ROM:u3\|altsyncram:altsyncram_component\|altsyncram_5672:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1702722327333 "|Signal_Modulation|ROM:u3|altsyncram:altsyncram_component|altsyncram_5672:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1702722327333 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702722327402 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702722327523 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702722327523 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702722327523 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702722327523 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702722327523 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702722327523 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702722327525 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702722327525 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702722327525 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702722327525 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702722327525 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702722327525 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702722327527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1702722327536 ""}
{ "Info" "ISTA_SDC_FOUND" "Signal_Modulation.out.sdc " "Reading SDC File: 'Signal_Modulation.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702722327990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Signal_Modulation.out.sdc 42 fp:u1\|q\[11\] register " "Ignored filter at Signal_Modulation.out.sdc(42): fp:u1\|q\[11\] could not be matched with a register" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702722327993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Signal_Modulation.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at Signal_Modulation.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{fp:u1\|q\[11\]\} -period 512.000 -waveform \{ 0.000 256.000 \} \[get_registers \{ fp:u1\|q\[11\] \}\] " "create_clock -name \{fp:u1\|q\[11\]\} -period 512.000 -waveform \{ 0.000 256.000 \} \[get_registers \{ fp:u1\|q\[11\] \}\]" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722327994 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Signal_Modulation.out.sdc 63 fp:u1\|q\[11\] clock " "Ignored filter at Signal_Modulation.out.sdc(63): fp:u1\|q\[11\] could not be matched with a clock" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702722327994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 63 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(63): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722327995 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 64 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(64): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722327995 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 67 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(67): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722327996 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 68 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(68): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722327997 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 69 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(69): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722327997 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 70 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(70): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722327998 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 71 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(71): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722327998 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 71 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(71): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 72 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(72): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722327999 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 72 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(72): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 73 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(73): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722327999 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722327999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 74 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(74): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722328000 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722328000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 75 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(75): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722328000 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722328000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 75 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(75): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722328001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 76 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(76): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722328001 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722328001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 76 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(76): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702722328001 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fp:u1\|q\[7\] " "Node: fp:u1\|q\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mcode:u2\|m_out fp:u1\|q\[7\] " "Register Mcode:u2\|m_out is being clocked by fp:u1\|q\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702722328005 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1702722328005 "|Signal_Modulation|fp:u1|q[7]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1702722328007 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702722328007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702722328007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702722328007 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702722328007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702722328027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fp:u1\|q\[7\] " "Destination node fp:u1\|q\[7\]" {  } { { "fp.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/fp.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702722328027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_wrb~output " "Destination node dac_wrb~output" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702722328027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_wra~output " "Destination node dac_wra~output" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702722328027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_clkb~output " "Destination node dac_clkb~output" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702722328027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_clka~output " "Destination node dac_clka~output" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702722328027 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702722328027 ""}  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702722328027 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp:u1\|q\[7\]  " "Automatically promoted node fp:u1\|q\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702722328027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fp:u1\|q\[7\]~19 " "Destination node fp:u1\|q\[7\]~19" {  } { { "fp.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/fp.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702722328027 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702722328027 ""}  } { { "fp.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/fp.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702722328027 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN AB12 (CLK12, DIFFCLK_7n)) " "Automatically promoted node rst_n~input (placed in PIN AB12 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702722328027 ""}  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702722328027 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702722328242 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702722328243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702722328243 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702722328245 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702722328245 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702722328246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702722328246 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702722328246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702722328247 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702722328247 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702722328247 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702722328278 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702722328284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702722328845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702722328908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702722328924 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702722329076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702722329076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702722329277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702722329874 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702722329874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702722329915 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1702722329915 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702722329915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702722329918 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702722330020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702722330029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702722330150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702722330151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702722330299 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702722330602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/21733/Desktop/Signal_Modulation/output_files/Signal_Modulation.fit.smsg " "Generated suppressed messages file C:/Users/21733/Desktop/Signal_Modulation/output_files/Signal_Modulation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702722330912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6127 " "Peak virtual memory: 6127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702722331295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 18:25:31 2023 " "Processing ended: Sat Dec 16 18:25:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702722331295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702722331295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702722331295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702722331295 ""}
