\section{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_a_d_c0___init_8c}{A\+D\+C0\+\_\+\+Init.\+c} \\*This file implements the A\+D\+C0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_a_d_c0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_a_d_c0___init_8h}{A\+D\+C0\+\_\+\+Init.\+h} \\*This file implements the A\+D\+C0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_a_d_c0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_a_d_c1___init_8c}{A\+D\+C1\+\_\+\+Init.\+c} \\*This file implements the A\+D\+C1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_a_d_c1___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_a_d_c1___init_8h}{A\+D\+C1\+\_\+\+Init.\+h} \\*This file implements the A\+D\+C1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_a_d_c1___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_a_i_p_s0___init_8c}{A\+I\+P\+S0\+\_\+\+Init.\+c} \\*This file implements the A\+I\+P\+S0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_a_i_p_s0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_a_i_p_s0___init_8h}{A\+I\+P\+S0\+\_\+\+Init.\+h} \\*This file implements the A\+I\+P\+S0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_a_i_p_s0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_a_i_p_s1___init_8c}{A\+I\+P\+S1\+\_\+\+Init.\+c} \\*This file implements the A\+I\+P\+S1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_a_i_p_s1___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_a_i_p_s1___init_8h}{A\+I\+P\+S1\+\_\+\+Init.\+h} \\*This file implements the A\+I\+P\+S1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_a_i_p_s1___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_a_x_b_s___init_8c}{A\+X\+B\+S\+\_\+\+Init.\+c} \\*This file implements the A\+X\+BS module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_a_x_b_s___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_a_x_b_s___init_8h}{A\+X\+B\+S\+\_\+\+Init.\+h} \\*This file implements the A\+X\+BS module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_a_x_b_s___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_a_n0___init_8c}{C\+A\+N0\+\_\+\+Init.\+c} \\*This file implements the C\+A\+N0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_a_n0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_a_n0___init_8h}{C\+A\+N0\+\_\+\+Init.\+h} \\*This file implements the C\+A\+N0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_a_n0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_m_p0___init_8c}{C\+M\+P0\+\_\+\+Init.\+c} \\*This file implements the C\+M\+P0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_m_p0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_m_p0___init_8h}{C\+M\+P0\+\_\+\+Init.\+h} \\*This file implements the C\+M\+P0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_m_p0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_m_p1___init_8c}{C\+M\+P1\+\_\+\+Init.\+c} \\*This file implements the C\+M\+P1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_m_p1___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_m_p1___init_8h}{C\+M\+P1\+\_\+\+Init.\+h} \\*This file implements the C\+M\+P1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_m_p1___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_m_p2___init_8c}{C\+M\+P2\+\_\+\+Init.\+c} \\*This file implements the C\+M\+P2 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_m_p2___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_m_p2___init_8h}{C\+M\+P2\+\_\+\+Init.\+h} \\*This file implements the C\+M\+P2 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_m_p2___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_m_t___init_8c}{C\+M\+T\+\_\+\+Init.\+c} \\*This file implements the C\+MT module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_m_t___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_m_t___init_8h}{C\+M\+T\+\_\+\+Init.\+h} \\*This file implements the C\+MT module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_m_t___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_r_c___init_8c}{C\+R\+C\+\_\+\+Init.\+c} \\*This file implements the C\+RC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_r_c___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_c_r_c___init_8h}{C\+R\+C\+\_\+\+Init.\+h} \\*This file implements the C\+RC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_c_r_c___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_d_a_c0___init_8c}{D\+A\+C0\+\_\+\+Init.\+c} \\*This file implements the D\+A\+C0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_d_a_c0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_d_a_c0___init_8h}{D\+A\+C0\+\_\+\+Init.\+h} \\*This file implements the D\+A\+C0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_d_a_c0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_d_a_c1___init_8c}{D\+A\+C1\+\_\+\+Init.\+c} \\*This file implements the D\+A\+C1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_d_a_c1___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_d_a_c1___init_8h}{D\+A\+C1\+\_\+\+Init.\+h} \\*This file implements the D\+A\+C1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_d_a_c1___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_d_m_a___init_8c}{D\+M\+A\+\_\+\+Init.\+c} \\*This file implements the D\+MA module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_d_m_a___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_d_m_a___init_8h}{D\+M\+A\+\_\+\+Init.\+h} \\*This file implements the D\+MA module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_d_m_a___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_d_m_a_m_u_x___init_8c}{D\+M\+A\+M\+U\+X\+\_\+\+Init.\+c} \\*This file implements the D\+M\+A\+M\+UX module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_d_m_a_m_u_x___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_d_m_a_m_u_x___init_8h}{D\+M\+A\+M\+U\+X\+\_\+\+Init.\+h} \\*This file implements the D\+M\+A\+M\+UX module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_d_m_a_m_u_x___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_e_n_e_t___init_8c}{E\+N\+E\+T\+\_\+\+Init.\+c} \\*This file implements the E\+N\+ET module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_e_n_e_t___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_e_n_e_t___init_8h}{E\+N\+E\+T\+\_\+\+Init.\+h} \\*This file implements the E\+N\+ET module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_e_n_e_t___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_e_w_m___init_8c}{E\+W\+M\+\_\+\+Init.\+c} \\*This file implements the E\+WM module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_e_w_m___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_e_w_m___init_8h}{E\+W\+M\+\_\+\+Init.\+h} \\*This file implements the E\+WM module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_e_w_m___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_b___init_8c}{F\+B\+\_\+\+Init.\+c} \\*This file implements the FB module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_b___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_b___init_8h}{F\+B\+\_\+\+Init.\+h} \\*This file implements the FB module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_b___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_m_c___init_8c}{F\+M\+C\+\_\+\+Init.\+c} \\*This file implements the F\+MC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_m_c___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_m_c___init_8h}{F\+M\+C\+\_\+\+Init.\+h} \\*This file implements the F\+MC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_m_c___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_t_f_e___init_8c}{F\+T\+F\+E\+\_\+\+Init.\+c} \\*This file implements the F\+T\+FE module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_t_f_e___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_t_f_e___init_8h}{F\+T\+F\+E\+\_\+\+Init.\+h} \\*This file implements the F\+T\+FE module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_t_f_e___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_t_m0___init_8c}{F\+T\+M0\+\_\+\+Init.\+c} \\*This file implements the F\+T\+M0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_t_m0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_t_m0___init_8h}{F\+T\+M0\+\_\+\+Init.\+h} \\*This file implements the F\+T\+M0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_t_m0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_t_m1___init_8c}{F\+T\+M1\+\_\+\+Init.\+c} \\*This file implements the F\+T\+M1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_t_m1___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_t_m1___init_8h}{F\+T\+M1\+\_\+\+Init.\+h} \\*This file implements the F\+T\+M1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_t_m1___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_t_m2___init_8c}{F\+T\+M2\+\_\+\+Init.\+c} \\*This file implements the F\+T\+M2 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_t_m2___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_t_m2___init_8h}{F\+T\+M2\+\_\+\+Init.\+h} \\*This file implements the F\+T\+M2 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_t_m2___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_t_m3___init_8c}{F\+T\+M3\+\_\+\+Init.\+c} \\*This file implements the F\+T\+M3 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_t_m3___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_f_t_m3___init_8h}{F\+T\+M3\+\_\+\+Init.\+h} \\*This file implements the F\+T\+M3 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_f_t_m3___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_i2_c0___init_8c}{I2\+C0\+\_\+\+Init.\+c} \\*This file implements the I2\+C0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_i2_c0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_i2_c0___init_8h}{I2\+C0\+\_\+\+Init.\+h} \\*This file implements the I2\+C0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_i2_c0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_i2_c1___init_8c}{I2\+C1\+\_\+\+Init.\+c} \\*This file implements the I2\+C1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_i2_c1___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_i2_c1___init_8h}{I2\+C1\+\_\+\+Init.\+h} \\*This file implements the I2\+C1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_i2_c1___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_i2_c2___init_8c}{I2\+C2\+\_\+\+Init.\+c} \\*This file implements the I2\+C2 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_i2_c2___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_i2_c2___init_8h}{I2\+C2\+\_\+\+Init.\+h} \\*This file implements the I2\+C2 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_i2_c2___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_i2_s0___init_8c}{I2\+S0\+\_\+\+Init.\+c} \\*This file implements the I2\+S0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_i2_s0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_i2_s0___init_8h}{I2\+S0\+\_\+\+Init.\+h} \\*This file implements the I2\+S0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_i2_s0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_l_l_w_u___init_8c}{L\+L\+W\+U\+\_\+\+Init.\+c} \\*This file implements the L\+L\+WU module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_l_l_w_u___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_l_l_w_u___init_8h}{L\+L\+W\+U\+\_\+\+Init.\+h} \\*This file implements the L\+L\+WU module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_l_l_w_u___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_l_p_t_m_r0___init_8c}{L\+P\+T\+M\+R0\+\_\+\+Init.\+c} \\*This file implements the L\+P\+T\+M\+R0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_l_p_t_m_r0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_l_p_t_m_r0___init_8h}{L\+P\+T\+M\+R0\+\_\+\+Init.\+h} \\*This file implements the L\+P\+T\+M\+R0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_l_p_t_m_r0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_m_c_m___init_8c}{M\+C\+M\+\_\+\+Init.\+c} \\*This file implements the M\+CM module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_m_c_m___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_m_c_m___init_8h}{M\+C\+M\+\_\+\+Init.\+h} \\*This file implements the M\+CM module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_m_c_m___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_m_p_u___init_8c}{M\+P\+U\+\_\+\+Init.\+c} \\*This file implements the M\+PU module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_m_p_u___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_m_p_u___init_8h}{M\+P\+U\+\_\+\+Init.\+h} \\*This file implements the M\+PU module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_m_p_u___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_n_v_i_c___init_8c}{N\+V\+I\+C\+\_\+\+Init.\+c} \\*This file implements the N\+V\+IC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_n_v_i_c___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_n_v_i_c___init_8h}{N\+V\+I\+C\+\_\+\+Init.\+h} \\*This file implements the N\+V\+IC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_n_v_i_c___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_d_b0___init_8c}{P\+D\+B0\+\_\+\+Init.\+c} \\*This file implements the P\+D\+B0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_d_b0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_d_b0___init_8h}{P\+D\+B0\+\_\+\+Init.\+h} \\*This file implements the P\+D\+B0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_d_b0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_i_t___init_8c}{P\+I\+T\+\_\+\+Init.\+c} \\*This file implements the P\+IT module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_i_t___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_i_t___init_8h}{P\+I\+T\+\_\+\+Init.\+h} \\*This file implements the P\+IT module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_i_t___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_m_c___init_8c}{P\+M\+C\+\_\+\+Init.\+c} \\*This file implements the P\+MC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_m_c___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_m_c___init_8h}{P\+M\+C\+\_\+\+Init.\+h} \\*This file implements the P\+MC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_m_c___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_o_r_t_a___init_8c}{P\+O\+R\+T\+A\+\_\+\+Init.\+c} \\*This file implements the P\+O\+R\+TA module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_o_r_t_a___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_o_r_t_a___init_8h}{P\+O\+R\+T\+A\+\_\+\+Init.\+h} \\*This file implements the P\+O\+R\+TA module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_o_r_t_a___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_o_r_t_b___init_8c}{P\+O\+R\+T\+B\+\_\+\+Init.\+c} \\*This file implements the P\+O\+R\+TB module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_o_r_t_b___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_o_r_t_b___init_8h}{P\+O\+R\+T\+B\+\_\+\+Init.\+h} \\*This file implements the P\+O\+R\+TB module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_o_r_t_b___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_o_r_t_c___init_8c}{P\+O\+R\+T\+C\+\_\+\+Init.\+c} \\*This file implements the P\+O\+R\+TC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_o_r_t_c___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_o_r_t_c___init_8h}{P\+O\+R\+T\+C\+\_\+\+Init.\+h} \\*This file implements the P\+O\+R\+TC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_o_r_t_c___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_o_r_t_d___init_8c}{P\+O\+R\+T\+D\+\_\+\+Init.\+c} \\*This file implements the P\+O\+R\+TD module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_o_r_t_d___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_o_r_t_d___init_8h}{P\+O\+R\+T\+D\+\_\+\+Init.\+h} \\*This file implements the P\+O\+R\+TD module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_o_r_t_d___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_o_r_t_e___init_8c}{P\+O\+R\+T\+E\+\_\+\+Init.\+c} \\*This file implements the P\+O\+R\+TE module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_o_r_t_e___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_o_r_t_e___init_8h}{P\+O\+R\+T\+E\+\_\+\+Init.\+h} \\*This file implements the P\+O\+R\+TE module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_o_r_t_e___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_t_a___init_8c}{P\+T\+A\+\_\+\+Init.\+c} \\*This file implements the P\+TA module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_t_a___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_t_a___init_8h}{P\+T\+A\+\_\+\+Init.\+h} \\*This file implements the P\+TA module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_t_a___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_t_b___init_8c}{P\+T\+B\+\_\+\+Init.\+c} \\*This file implements the P\+TB module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_t_b___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_t_b___init_8h}{P\+T\+B\+\_\+\+Init.\+h} \\*This file implements the P\+TB module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_t_b___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_t_c___init_8c}{P\+T\+C\+\_\+\+Init.\+c} \\*This file implements the P\+TC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_t_c___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_t_c___init_8h}{P\+T\+C\+\_\+\+Init.\+h} \\*This file implements the P\+TC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_t_c___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_t_d___init_8c}{P\+T\+D\+\_\+\+Init.\+c} \\*This file implements the P\+TD module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_t_d___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_t_d___init_8h}{P\+T\+D\+\_\+\+Init.\+h} \\*This file implements the P\+TD module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_t_d___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_t_e___init_8c}{P\+T\+E\+\_\+\+Init.\+c} \\*This file implements the P\+TE module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_t_e___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_p_t_e___init_8h}{P\+T\+E\+\_\+\+Init.\+h} \\*This file implements the P\+TE module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_p_t_e___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_r_c_m___init_8c}{R\+C\+M\+\_\+\+Init.\+c} \\*This file implements the R\+CM module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_r_c_m___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_r_c_m___init_8h}{R\+C\+M\+\_\+\+Init.\+h} \\*This file implements the R\+CM module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_r_c_m___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_r_n_g___init_8c}{R\+N\+G\+\_\+\+Init.\+c} \\*This file implements the R\+NG module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_r_n_g___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_r_n_g___init_8h}{R\+N\+G\+\_\+\+Init.\+h} \\*This file implements the R\+NG module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_r_n_g___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_r_t_c___init_8c}{R\+T\+C\+\_\+\+Init.\+c} \\*This file implements the R\+TC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_r_t_c___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_r_t_c___init_8h}{R\+T\+C\+\_\+\+Init.\+h} \\*This file implements the R\+TC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_r_t_c___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_d_h_c___init_8c}{S\+D\+H\+C\+\_\+\+Init.\+c} \\*This file implements the S\+D\+HC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_d_h_c___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_d_h_c___init_8h}{S\+D\+H\+C\+\_\+\+Init.\+h} \\*This file implements the S\+D\+HC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_d_h_c___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_i_m___init_8c}{S\+I\+M\+\_\+\+Init.\+c} \\*This file implements the S\+IM module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_i_m___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_i_m___init_8h}{S\+I\+M\+\_\+\+Init.\+h} \\*This file implements the S\+IM module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_i_m___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_m_c___init_8c}{S\+M\+C\+\_\+\+Init.\+c} \\*This file implements the S\+MC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_m_c___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_m_c___init_8h}{S\+M\+C\+\_\+\+Init.\+h} \\*This file implements the S\+MC module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_m_c___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_p_i0___init_8c}{S\+P\+I0\+\_\+\+Init.\+c} \\*This file implements the S\+P\+I0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_p_i0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_p_i0___init_8h}{S\+P\+I0\+\_\+\+Init.\+h} \\*This file implements the S\+P\+I0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_p_i0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_p_i1___init_8c}{S\+P\+I1\+\_\+\+Init.\+c} \\*This file implements the S\+P\+I1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_p_i1___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_p_i1___init_8h}{S\+P\+I1\+\_\+\+Init.\+h} \\*This file implements the S\+P\+I1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_p_i1___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_p_i2___init_8c}{S\+P\+I2\+\_\+\+Init.\+c} \\*This file implements the S\+P\+I2 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_p_i2___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_s_p_i2___init_8h}{S\+P\+I2\+\_\+\+Init.\+h} \\*This file implements the S\+P\+I2 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_s_p_i2___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_system_control___init_8c}{System\+Control\+\_\+\+Init.\+c} \\*This file implements the System\+Control module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_system_control___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_system_control___init_8h}{System\+Control\+\_\+\+Init.\+h} \\*This file implements the System\+Control module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_system_control___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_sys_tick___init_8c}{Sys\+Tick\+\_\+\+Init.\+c} \\*This file implements the Sys\+Tick module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_sys_tick___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_sys_tick___init_8h}{Sys\+Tick\+\_\+\+Init.\+h} \\*This file implements the Sys\+Tick module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_sys_tick___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t0___init_8c}{U\+A\+R\+T0\+\_\+\+Init.\+c} \\*This file implements the U\+A\+R\+T0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t0___init_8h}{U\+A\+R\+T0\+\_\+\+Init.\+h} \\*This file implements the U\+A\+R\+T0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t1___init_8c}{U\+A\+R\+T1\+\_\+\+Init.\+c} \\*This file implements the U\+A\+R\+T1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t1___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t1___init_8h}{U\+A\+R\+T1\+\_\+\+Init.\+h} \\*This file implements the U\+A\+R\+T1 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t1___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t2___init_8c}{U\+A\+R\+T2\+\_\+\+Init.\+c} \\*This file implements the U\+A\+R\+T2 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t2___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t2___init_8h}{U\+A\+R\+T2\+\_\+\+Init.\+h} \\*This file implements the U\+A\+R\+T2 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t2___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t3___init_8c}{U\+A\+R\+T3\+\_\+\+Init.\+c} \\*This file implements the U\+A\+R\+T3 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t3___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t3___init_8h}{U\+A\+R\+T3\+\_\+\+Init.\+h} \\*This file implements the U\+A\+R\+T3 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t3___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t4___init_8c}{U\+A\+R\+T4\+\_\+\+Init.\+c} \\*This file implements the U\+A\+R\+T4 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t4___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t4___init_8h}{U\+A\+R\+T4\+\_\+\+Init.\+h} \\*This file implements the U\+A\+R\+T4 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t4___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t5___init_8c}{U\+A\+R\+T5\+\_\+\+Init.\+c} \\*This file implements the U\+A\+R\+T5 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t5___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_a_r_t5___init_8h}{U\+A\+R\+T5\+\_\+\+Init.\+h} \\*This file implements the U\+A\+R\+T5 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_a_r_t5___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_s_b0___init_8c}{U\+S\+B0\+\_\+\+Init.\+c} \\*This file implements the U\+S\+B0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_s_b0___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_s_b0___init_8h}{U\+S\+B0\+\_\+\+Init.\+h} \\*This file implements the U\+S\+B0 module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_s_b0___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_s_b_d_c_d___init_8c}{U\+S\+B\+D\+C\+D\+\_\+\+Init.\+c} \\*This file implements the U\+S\+B\+D\+CD module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_s_b_d_c_d___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_u_s_b_d_c_d___init_8h}{U\+S\+B\+D\+C\+D\+\_\+\+Init.\+h} \\*This file implements the U\+S\+B\+D\+CD module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_u_s_b_d_c_d___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_v_r_e_f___init_8c}{V\+R\+E\+F\+\_\+\+Init.\+c} \\*This file implements the V\+R\+EF module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_v_r_e_f___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_v_r_e_f___init_8h}{V\+R\+E\+F\+\_\+\+Init.\+h} \\*This file implements the V\+R\+EF module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_v_r_e_f___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_w_d_o_g___init_8c}{W\+D\+O\+G\+\_\+\+Init.\+c} \\*This file implements the W\+D\+OG module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_w_d_o_g___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/peripherals/\hyperlink{_w_d_o_g___init_8h}{W\+D\+O\+G\+\_\+\+Init.\+h} \\*This file implements the W\+D\+OG module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_w_d_o_g___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/system/\hyperlink{_c_p_u___init_8c}{C\+P\+U\+\_\+\+Init.\+c} \\*This file implements the M\+CU initialization and C\+PU component runtime methods }{\pageref{_c_p_u___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/system/\hyperlink{_c_p_u___init_8h}{C\+P\+U\+\_\+\+Init.\+h} }{\pageref{_c_p_u___init_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/system/\hyperlink{_p_d_d___includes_8h}{P\+D\+D\+\_\+\+Includes.\+h} }{\pageref{_p_d_d___includes_8h}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/system/\hyperlink{_peripherals___init_8c}{Peripherals\+\_\+\+Init.\+c} }{\pageref{_peripherals___init_8c}}{}
\item\contentsline{section}{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/system/\hyperlink{_peripherals___init_8h}{Peripherals\+\_\+\+Init.\+h} }{\pageref{_peripherals___init_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_s1_8c}{A\+S1.\+c} \\*This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel }{\pageref{_a_s1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_s1_8h}{A\+S1.\+h} \\*This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel }{\pageref{_a_s1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_s2_8c}{A\+S2.\+c} \\*This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel }{\pageref{_a_s2_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_s2_8h}{A\+S2.\+h} \\*This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel }{\pageref{_a_s2_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_s3_8c}{A\+S3.\+c} \\*This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel }{\pageref{_a_s3_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_s3_8h}{A\+S3.\+h} \\*This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel }{\pageref{_a_s3_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_serial_ldd1_8c}{A\+Serial\+Ldd1.\+c} \\*This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel }{\pageref{_a_serial_ldd1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_serial_ldd1_8h}{A\+Serial\+Ldd1.\+h} \\*This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel }{\pageref{_a_serial_ldd1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_serial_ldd2_8c}{A\+Serial\+Ldd2.\+c} \\*This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel }{\pageref{_a_serial_ldd2_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_serial_ldd2_8h}{A\+Serial\+Ldd2.\+h} \\*This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel }{\pageref{_a_serial_ldd2_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_serial_ldd3_8c}{A\+Serial\+Ldd3.\+c} \\*This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel }{\pageref{_a_serial_ldd3_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_a_serial_ldd3_8h}{A\+Serial\+Ldd3.\+h} \\*This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel }{\pageref{_a_serial_ldd3_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_cpu_8c}{Cpu.\+c} }{\pageref{_cpu_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_cpu_8h}{Cpu.\+h} \\*This file collects Processor Expert components configuration and interface files }{\pageref{_cpu_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_c_p_u___config_8h}{C\+P\+U\+\_\+\+Config.\+h} }{\pageref{_c_p_u___config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/{\bfseries Init\+\_\+\+Config.\+h} }{\pageref{_init___config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_l_e_d___a_z_u_l_8c}{L\+E\+D\+\_\+\+A\+Z\+U\+L.\+c} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_e_d___a_z_u_l_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_l_e_d___a_z_u_l_8h}{L\+E\+D\+\_\+\+A\+Z\+U\+L.\+h} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_e_d___a_z_u_l_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_l_e_d___r_o_j_o_8c}{L\+E\+D\+\_\+\+R\+O\+J\+O.\+c} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_e_d___r_o_j_o_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_l_e_d___r_o_j_o_8h}{L\+E\+D\+\_\+\+R\+O\+J\+O.\+h} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_e_d___r_o_j_o_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_l_e_d___v_e_r_d_e_8c}{L\+E\+D\+\_\+\+V\+E\+R\+D\+E.\+c} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_e_d___v_e_r_d_e_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_l_e_d___v_e_r_d_e_8h}{L\+E\+D\+\_\+\+V\+E\+R\+D\+E.\+h} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_e_d___v_e_r_d_e_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_p_e___const_8h}{P\+E\+\_\+\+Const.\+h} \\*This component \char`\"{}\+P\+E\+\_\+\+Const\char`\"{} contains internal definitions of the constants }{\pageref{_p_e___const_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_p_e___error_8h}{P\+E\+\_\+\+Error.\+h} \\*This component \char`\"{}\+P\+E\+\_\+\+Error\char`\"{} contains internal definitions of the error constants }{\pageref{_p_e___error_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_p_e___l_d_d_8c}{P\+E\+\_\+\+L\+D\+D.\+c} }{\pageref{_p_e___l_d_d_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_p_e___l_d_d_8h}{P\+E\+\_\+\+L\+D\+D.\+h} }{\pageref{_p_e___l_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h} \\*\hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h} -\/ contains definitions of basic types, register access macros and hardware specific macros which can be used in user application }{\pageref{_p_e___types_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_pins1_8c}{Pins1.\+c} }{\pageref{_pins1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_pins1_8h}{Pins1.\+h} }{\pageref{_pins1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_t_i1_8c}{T\+I1.\+c} \\*This component \char`\"{}\+Timer\+Int\char`\"{} implements a periodic interrupt. When the component and its events are enabled, the \char`\"{}\+On\+Interrupt\char`\"{} event is called periodically with the period that you specify. Timer\+Int supports also changing the period in runtime. The source of periodic interrupt can be timer compare or reload register or timer-\/overflow interrupt (of free running counter) }{\pageref{_t_i1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_t_i1_8h}{T\+I1.\+h} \\*This component \char`\"{}\+Timer\+Int\char`\"{} implements a periodic interrupt. When the component and its events are enabled, the \char`\"{}\+On\+Interrupt\char`\"{} event is called periodically with the period that you specify. Timer\+Int supports also changing the period in runtime. The source of periodic interrupt can be timer compare or reload register or timer-\/overflow interrupt (of free running counter) }{\pageref{_t_i1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_timer_int_ldd1_8c}{Timer\+Int\+Ldd1.\+c} \\*This Timer\+Int component implements a periodic interrupt. When the component and its events are enabled, the \char`\"{}\+On\+Interrupt\char`\"{} event is called periodically with the period that you specify. Timer\+Int supports also changing the period in runtime. This Timer\+Int component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component }{\pageref{_timer_int_ldd1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_timer_int_ldd1_8h}{Timer\+Int\+Ldd1.\+h} \\*This Timer\+Int component implements a periodic interrupt. When the component and its events are enabled, the \char`\"{}\+On\+Interrupt\char`\"{} event is called periodically with the period that you specify. Timer\+Int supports also changing the period in runtime. This Timer\+Int component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component }{\pageref{_timer_int_ldd1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_t_u1_8c}{T\+U1.\+c} \\*This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure }{\pageref{_t_u1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_t_u1_8h}{T\+U1.\+h} \\*This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure }{\pageref{_t_u1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\hyperlink{_vectors___config_8h}{Vectors\+\_\+\+Config.\+h} }{\pageref{_vectors___config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/sources/\hyperlink{_events_8c}{Events.\+c} \\*This is user\textquotesingle{}s event module. Put your event handler code here }{\pageref{_events_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/sources/\hyperlink{_events_8h}{Events.\+h} \\*This is user\textquotesingle{}s event module. Put your event handler code here }{\pageref{_events_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/sources/\+Controlador/{\bfseries algoritmo.\+h} }{\pageref{algoritmo_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/sources/\+Controlador/\hyperlink{main_8c}{main.\+c} }{\pageref{main_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/sources/\+Modelo/\hyperlink{comunicacion_8c}{comunicacion.\+c} }{\pageref{comunicacion_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/sources/\+Modelo/{\bfseries comunicacion.\+h} }{\pageref{comunicacion_8h}}{}
\end{DoxyCompactList}
