\hypertarget{nucleo-l432kc__4x4rgb_2_core_2_inc_2dma_8h}{}\doxysection{nucleo-\/l432kc\+\_\+4x4rgb/\+Core/\+Inc/dma.h File Reference}
\label{nucleo-l432kc__4x4rgb_2_core_2_inc_2dma_8h}\index{nucleo-\/l432kc\_4x4rgb/Core/Inc/dma.h@{nucleo-\/l432kc\_4x4rgb/Core/Inc/dma.h}}


This file contains all the function prototypes for the dma.\+c file.  


{\ttfamily \#include \char`\"{}main.\+h\char`\"{}}\newline
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{nucleo-l432kc__4x4rgb_2_core_2_inc_2dma_8h_a323249dac769f9855c10b4ec9446b707}{MX\+\_\+\+DMA\+\_\+\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Initializes the DMA controller. This function enables the clock for the DMA controller (DMA1) and configures the DMA interrupts. It sets the interrupt priorities and enables the interrupts for DMA1 Channel 2 and Channel 5. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the function prototypes for the dma.\+c file. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2023 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

\doxysubsection{Function Documentation}
\mbox{\Hypertarget{nucleo-l432kc__4x4rgb_2_core_2_inc_2dma_8h_a323249dac769f9855c10b4ec9446b707}\label{nucleo-l432kc__4x4rgb_2_core_2_inc_2dma_8h_a323249dac769f9855c10b4ec9446b707}} 
\index{dma.h@{dma.h}!MX\_DMA\_Init@{MX\_DMA\_Init}}
\index{MX\_DMA\_Init@{MX\_DMA\_Init}!dma.h@{dma.h}}
\doxysubsubsection{\texorpdfstring{MX\_DMA\_Init()}{MX\_DMA\_Init()}}
{\footnotesize\ttfamily void MX\+\_\+\+DMA\+\_\+\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Initializes the DMA controller. This function enables the clock for the DMA controller (DMA1) and configures the DMA interrupts. It sets the interrupt priorities and enables the interrupts for DMA1 Channel 2 and Channel 5. 

Initializes the DMA controller. This function enables the clock for the DMA controller (DMA1) and configures the DMA interrupts. It sets the interrupt priorities and enables the interrupts for DMA1 Channel 2 and Channel 5.

Enable DMA controller clock 