$date
	Sat Mar 09 16:46:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module signextend_tb $end
$var wire 32 ! OUT [31:0] $end
$var reg 16 " IN [15:0] $end
$scope module signo $end
$var wire 16 # IN [15:0] $end
$var wire 32 $ OUT [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111100001111 $
b111100001111 #
b111100001111 "
b111100001111 !
$end
#3
b11111111111111111111000011110000 !
b11111111111111111111000011110000 $
b1111000011110000 "
b1111000011110000 #
#6
