<stg><name>B_IO_L2_in_2_x1</name>


<trans_list>

<trans id="324" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="2" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1721" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1721" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15399" val="0"/>
<literal name="arb_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="4" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15399" val="0"/>
<literal name="arb_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15399" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_599" val="0"/>
<literal name="icmp_ln886_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_23" val="1"/>
</and_exp><and_exp><literal name="tmp_599" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="0"/>
<literal name="icmp_ln890_1730" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
<literal name="icmp_ln890_1729" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15410" val="0"/>
<literal name="icmp_ln890_1730" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="intra_trans_en_28" val="1"/>
<literal name="icmp_ln890_1728" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="8" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
<literal name="icmp_ln890_1725" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="8" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_28" val="0"/>
</and_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="icmp_ln890_1725" val="1"/>
</and_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="icmp_ln890_1728" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1732" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="10" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1732" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1736" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1736" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="14" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="15" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="0"/>
<literal name="icmp_ln890_1727" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="16" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
<literal name="icmp_ln890_1726" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
<literal name="icmp_ln890_1726" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15477" val="0"/>
<literal name="icmp_ln890_1727" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1731" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="19" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1731" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1735" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1735" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="23" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1720" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1722" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="26" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1722" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1723" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1723" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1724" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1724" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="29" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="30" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_2_x171, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_3_x112, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_2_x111, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_2_x171, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_3_x112, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_2_x111, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="64">
<![CDATA[
:6 %local_B_ping_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="64">
<![CDATA[
:7 %local_B_pong_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_pong_V_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:8 %data_split_V_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_44"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:9 %data_split_V_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_43"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:10 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln15397 = br void

]]></Node>
<StgValue><ssdm name="br_ln15397"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c0_V = phi i3 %add_ln691, void, i3 0, void

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en = phi i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691 = add i3 %c0_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890 = icmp_eq  i3 %c0_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln15397 = br i1 %icmp_ln890, void %.split64, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln15397"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split64:0 %specloopname_ln15397 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2139

]]></Node>
<StgValue><ssdm name="specloopname_ln15397"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.split64:1 %br_ln15398 = br void

]]></Node>
<StgValue><ssdm name="br_ln15398"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln890 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c1_V = phi i3 %add_ln691_1800, void, i3 0, void %.split64

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en_27 = phi i1 1, void, i1 %intra_trans_en, void %.split64

]]></Node>
<StgValue><ssdm name="intra_trans_en_27"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691_1800 = add i3 %c1_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1800"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890_1721 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890_1721"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln15398 = br i1 %icmp_ln890_1721, void %.split62, void

]]></Node>
<StgValue><ssdm name="br_ln15398"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:0 %specloopname_ln15398 = specloopname void @_ssdm_op_SpecLoopName, void @empty_948

]]></Node>
<StgValue><ssdm name="specloopname_ln15398"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split62:1 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split62:2 %add_i_i611_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i611_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.split62:3 %br_ln15399 = br void

]]></Node>
<StgValue><ssdm name="br_ln15399"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1721" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %intra_trans_en_28 = phi i1 %intra_trans_en_27, void %.split62, i1 1, void %.loopexit997

]]></Node>
<StgValue><ssdm name="intra_trans_en_28"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %arb_27 = phi i1 0, void %.split62, i1 %arb, void %.loopexit997

]]></Node>
<StgValue><ssdm name="arb_27"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %c2_V = phi i8 0, void %.split62, i8 %c2_V_190, void %.loopexit997

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %c2_V_190 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_190"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln15399 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln15399"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln15399 = br i1 %icmp_ln15399, void %.split59, void

]]></Node>
<StgValue><ssdm name="br_ln15399"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split59:0 %specloopname_ln15399 = specloopname void @_ssdm_op_SpecLoopName, void @empty_959

]]></Node>
<StgValue><ssdm name="specloopname_ln15399"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split59:1 %br_ln15403 = br i1 %arb_27, void %.preheader11.preheader, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln15403"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15399" val="0"/>
<literal name="arb_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0 %br_ln15405 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln15405"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15399" val="0"/>
<literal name="arb_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln15472 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln15472"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader11:0 %c3_87 = phi i4 %c3_89, void %.loopexit993, i4 2, void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="c3_87"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader11:1 %tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_87, i32 3

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:2 %br_ln15405 = br i1 %tmp_599, void %.split47, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln15405"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split47:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2219

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="4">
<![CDATA[
.split47:2 %zext_ln886_23 = zext i4 %c3_87

]]></Node>
<StgValue><ssdm name="zext_ln886_23"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split47:3 %icmp_ln886_23 = icmp_ugt  i6 %zext_ln886_23, i6 %add_i_i611_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886_23"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split47:4 %br_ln15407 = br i1 %icmp_ln886_23, void, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln15407"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_599" val="0"/>
<literal name="icmp_ln886_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln15410 = icmp_eq  i4 %c3_87, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln15410"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_599" val="0"/>
<literal name="icmp_ln886_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln15410 = br i1 %icmp_ln15410, void %.preheader8.preheader, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln15410"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_599" val="0"/>
<literal name="icmp_ln886_23" val="0"/>
<literal name="icmp_ln15410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0 %br_ln890 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_599" val="0"/>
<literal name="icmp_ln886_23" val="0"/>
<literal name="icmp_ln15410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln890 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_23" val="1"/>
</and_exp><and_exp><literal name="tmp_599" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln15440 = br i1 %intra_trans_en_28, void %.loopexit997, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln15440"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_23" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp><and_exp><literal name="tmp_599" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0 %br_ln890 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader8:0 %c4_V_87 = phi i2 %add_ln691_1809, void %.split43, i2 0, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="c4_V_87"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:1 %add_ln691_1809 = add i2 %c4_V_87, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1809"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:2 %icmp_ln890_1730 = icmp_eq  i2 %c4_V_87, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1730"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4 %br_ln15423 = br i1 %icmp_ln890_1730, void %.split43, void %.loopexit993.loopexit

]]></Node>
<StgValue><ssdm name="br_ln15423"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="0"/>
<literal name="icmp_ln890_1730" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.loopexit993.loopexit:0 %br_ln0 = br void %.loopexit993

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader9:0 %c4_V_86 = phi i2 %add_ln691_1808, void %.split45, i2 0, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="c4_V_86"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:1 %add_ln691_1808 = add i2 %c4_V_86, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1808"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="2">
<![CDATA[
.preheader9:2 %zext_ln890_108 = zext i2 %c4_V_86

]]></Node>
<StgValue><ssdm name="zext_ln890_108"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:3 %icmp_ln890_1729 = icmp_eq  i2 %c4_V_86, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1729"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:5 %br_ln15411 = br i1 %icmp_ln890_1729, void %.split45, void %.loopexit993.loopexit85

]]></Node>
<StgValue><ssdm name="br_ln15411"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln15411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1393

]]></Node>
<StgValue><ssdm name="specloopname_ln15411"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split45:1 %tmp_604 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_2_x111

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:2 %local_B_pong_V_0_addr_6 = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_108

]]></Node>
<StgValue><ssdm name="local_B_pong_V_0_addr_6"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split45:3 %store_ln15419 = store i256 %tmp_604, i1 %local_B_pong_V_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln15419"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.split45:4 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
<literal name="icmp_ln890_1729" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.loopexit993.loopexit85:0 %br_ln0 = br void %.loopexit993

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
<literal name="icmp_ln890_1729" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15410" val="0"/>
<literal name="icmp_ln890_1730" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit993:0 %c3_89 = add i4 %c3_87, i4 1

]]></Node>
<StgValue><ssdm name="c3_89"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15410" val="1"/>
<literal name="icmp_ln890_1729" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15410" val="0"/>
<literal name="icmp_ln890_1730" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.loopexit993:1 %br_ln0 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln15423 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1989

]]></Node>
<StgValue><ssdm name="specloopname_ln15423"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split43:1 %tmp_605 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_2_x111

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split43:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_3_x112, i256 %tmp_605

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.split43:3 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader6:0 %c5_V_176 = phi i2 %add_ln691_1811, void, i2 0, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="c5_V_176"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:1 %add_ln691_1811 = add i2 %c5_V_176, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1811"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="2">
<![CDATA[
.preheader6:2 %zext_ln890_107 = zext i2 %c5_V_176

]]></Node>
<StgValue><ssdm name="zext_ln890_107"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:3 %icmp_ln890_1728 = icmp_eq  i2 %c5_V_176, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1728"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5 %br_ln15441 = br i1 %icmp_ln890_1728, void %.split57, void %.loopexit997.loopexit84

]]></Node>
<StgValue><ssdm name="br_ln15441"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="intra_trans_en_28" val="1"/>
<literal name="icmp_ln890_1728" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split57:1 %local_B_ping_V_0_addr_11 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_107

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0_addr_11"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="intra_trans_en_28" val="1"/>
<literal name="icmp_ln890_1728" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="256" op_0_bw="1">
<![CDATA[
.split57:2 %in_data_V_172 = load i1 %local_B_ping_V_0_addr_11

]]></Node>
<StgValue><ssdm name="in_data_V_172"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="intra_trans_en_28" val="1"/>
<literal name="icmp_ln890_1728" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.loopexit997.loopexit84:0 %br_ln0 = br void %.loopexit997

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:0 %c5_V_175 = phi i2 %add_ln691_1810, void, i2 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="c5_V_175"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:1 %add_ln691_1810 = add i2 %c5_V_175, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1810"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="2">
<![CDATA[
.preheader1:2 %zext_ln890_105 = zext i2 %c5_V_175

]]></Node>
<StgValue><ssdm name="zext_ln890_105"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:3 %icmp_ln890_1725 = icmp_eq  i2 %c5_V_175, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1725"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln15508 = br i1 %icmp_ln890_1725, void %.split41, void %.loopexit997.loopexit

]]></Node>
<StgValue><ssdm name="br_ln15508"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
<literal name="icmp_ln890_1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41:1 %local_B_pong_V_0_addr = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_105

]]></Node>
<StgValue><ssdm name="local_B_pong_V_0_addr"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
<literal name="icmp_ln890_1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="256" op_0_bw="1">
<![CDATA[
.split41:2 %in_data_V_171 = load i1 %local_B_pong_V_0_addr

]]></Node>
<StgValue><ssdm name="in_data_V_171"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="intra_trans_en_28" val="1"/>
<literal name="icmp_ln890_1725" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
.loopexit997.loopexit:0 %br_ln0 = br void %.loopexit997

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_28" val="0"/>
</and_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="icmp_ln890_1725" val="1"/>
</and_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="icmp_ln890_1728" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit997:0 %arb = xor i1 %arb_27, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_28" val="0"/>
</and_exp><and_exp><literal name="arb_27" val="1"/>
<literal name="icmp_ln890_1725" val="1"/>
</and_exp><and_exp><literal name="arb_27" val="0"/>
<literal name="icmp_ln890_1728" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
.loopexit997:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split57:0 %specloopname_ln15441 = specloopname void @_ssdm_op_SpecLoopName, void @empty_990

]]></Node>
<StgValue><ssdm name="specloopname_ln15441"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="256" op_0_bw="1">
<![CDATA[
.split57:2 %in_data_V_172 = load i1 %local_B_ping_V_0_addr_11

]]></Node>
<StgValue><ssdm name="in_data_V_172"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.split57:3 %br_ln15442 = br void

]]></Node>
<StgValue><ssdm name="br_ln15442"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_175 = phi i6 %add_ln691_1813, void, i6 0, void %.split57

]]></Node>
<StgValue><ssdm name="c6_V_175"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1813 = add i6 %c6_V_175, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1813"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1732 = icmp_eq  i6 %c6_V_175, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1732"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln15442 = br i1 %icmp_ln890_1732, void %.split55, void

]]></Node>
<StgValue><ssdm name="br_ln15442"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split55:0 %specloopname_ln15442 = specloopname void @_ssdm_op_SpecLoopName, void @empty_993

]]></Node>
<StgValue><ssdm name="specloopname_ln15442"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.split55:1 %br_ln15444 = br void

]]></Node>
<StgValue><ssdm name="br_ln15444"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1732" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_108 = phi i4 %add_ln691_1815, void, i4 0, void %.split55

]]></Node>
<StgValue><ssdm name="c7_V_108"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1815 = add i4 %c7_V_108, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1815"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1734 = icmp_eq  i4 %c7_V_108, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1734"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln15444 = br i1 %icmp_ln890_1734, void %.split53, void

]]></Node>
<StgValue><ssdm name="br_ln15444"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split53:0 %specloopname_ln15444 = specloopname void @_ssdm_op_SpecLoopName, void @empty_988

]]></Node>
<StgValue><ssdm name="specloopname_ln15444"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="4">
<![CDATA[
.split53:1 %empty = trunc i4 %c7_V_108

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="3">
<![CDATA[
.split53:2 %idxprom = zext i3 %empty

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split53:3 %data_split_V_44_addr = getelementptr i32 %data_split_V_44, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="data_split_V_44_addr"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.split53:4 %br_ln15446 = br void

]]></Node>
<StgValue><ssdm name="br_ln15446"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_44 = phi i5 %add_ln691_1818, void, i5 0, void %.split53

]]></Node>
<StgValue><ssdm name="c8_V_44"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1818 = add i5 %c8_V_44, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1818"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1736 = icmp_eq  i5 %c8_V_44, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1736"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln15446 = br i1 %icmp_ln890_1736, void %.split51, void

]]></Node>
<StgValue><ssdm name="br_ln15446"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1736" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split51:0 %specloopname_ln15446 = specloopname void @_ssdm_op_SpecLoopName, void @empty_987

]]></Node>
<StgValue><ssdm name="specloopname_ln15446"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1736" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.split51:1 %br_ln15453 = br void

]]></Node>
<StgValue><ssdm name="br_ln15453"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1736" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %n_V_44 = phi i4 %add_ln691_1819, void %.split49, i4 0, void %.split51

]]></Node>
<StgValue><ssdm name="n_V_44"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i256 %zext_ln1497_44, void %.split49, i256 %in_data_V_172, void %.split51

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_1819 = add i4 %n_V_44, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1819"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="4">
<![CDATA[
:3 %zext_ln878_44 = zext i4 %n_V_44

]]></Node>
<StgValue><ssdm name="zext_ln878_44"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln878_48 = icmp_eq  i4 %n_V_44, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878_48"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln15453 = br i1 %icmp_ln878_48, void %.split49, void

]]></Node>
<StgValue><ssdm name="br_ln15453"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_986

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="256">
<![CDATA[
.split49:1 %trunc_ln674_54 = trunc i256 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674_54"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split49:2 %data_split_V_44_addr_1 = getelementptr i32 %data_split_V_44, i64 0, i64 %zext_ln878_44

]]></Node>
<StgValue><ssdm name="data_split_V_44_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split49:3 %store_ln15454 = store i32 %trunc_ln674_54, i3 %data_split_V_44_addr_1

]]></Node>
<StgValue><ssdm name="store_ln15454"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split49:4 %r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="256" op_0_bw="224">
<![CDATA[
.split49:5 %zext_ln1497_44 = zext i224 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497_44"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.split49:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="3">
<![CDATA[
:0 %u = load i3 %data_split_V_44_addr

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="178" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="3">
<![CDATA[
:0 %u = load i3 %data_split_V_44_addr

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_2_x171, i32 %u

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5:0 %c3 = phi i4 %c3_88, void %.loopexit995, i4 2, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader5:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:2 %br_ln15472 = br i1 %tmp, void %.split31, void %.loopexit924

]]></Node>
<StgValue><ssdm name="br_ln15472"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split31:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split31:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_952

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="4">
<![CDATA[
.split31:2 %zext_ln886 = zext i4 %c3

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split31:3 %icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i611_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split31:4 %br_ln15474 = br i1 %icmp_ln886, void, void %.loopexit924

]]></Node>
<StgValue><ssdm name="br_ln15474"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln15477 = icmp_eq  i4 %c3, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln15477"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln15477 = br i1 %icmp_ln15477, void %.preheader2.preheader, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln15477"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln15477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln890 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln15477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0 %br_ln890 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit924:0 %br_ln15507 = br i1 %intra_trans_en_28, void %.loopexit997, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln15507"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_28" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="intra_trans_en_28" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln890 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2:0 %c4_V_85 = phi i2 %add_ln691_1806, void %.split27, i2 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="c4_V_85"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:1 %add_ln691_1806 = add i2 %c4_V_85, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1806"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:2 %icmp_ln890_1727 = icmp_eq  i2 %c4_V_85, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1727"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4 %br_ln15490 = br i1 %icmp_ln890_1727, void %.split27, void %.loopexit995.loopexit

]]></Node>
<StgValue><ssdm name="br_ln15490"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="0"/>
<literal name="icmp_ln890_1727" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.loopexit995.loopexit:0 %br_ln0 = br void %.loopexit995

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader3:0 %c4_V = phi i2 %add_ln691_1805, void %.split29, i2 0, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3:1 %add_ln691_1805 = add i2 %c4_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1805"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="2">
<![CDATA[
.preheader3:2 %zext_ln890_106 = zext i2 %c4_V

]]></Node>
<StgValue><ssdm name="zext_ln890_106"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3:3 %icmp_ln890_1726 = icmp_eq  i2 %c4_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1726"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5 %br_ln15478 = br i1 %icmp_ln890_1726, void %.split29, void %.loopexit995.loopexit83

]]></Node>
<StgValue><ssdm name="br_ln15478"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
<literal name="icmp_ln890_1726" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split29:0 %specloopname_ln15478 = specloopname void @_ssdm_op_SpecLoopName, void @empty_951

]]></Node>
<StgValue><ssdm name="specloopname_ln15478"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
<literal name="icmp_ln890_1726" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split29:1 %tmp_606 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_2_x111

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
<literal name="icmp_ln890_1726" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split29:2 %local_B_ping_V_0_addr_12 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_106

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0_addr_12"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
<literal name="icmp_ln890_1726" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split29:3 %store_ln15486 = store i256 %tmp_606, i1 %local_B_ping_V_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln15486"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
<literal name="icmp_ln890_1726" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.split29:4 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
<literal name="icmp_ln890_1726" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.loopexit995.loopexit83:0 %br_ln0 = br void %.loopexit995

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
<literal name="icmp_ln890_1726" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15477" val="0"/>
<literal name="icmp_ln890_1727" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit995:0 %c3_88 = add i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="c3_88"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15477" val="1"/>
<literal name="icmp_ln890_1726" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15477" val="0"/>
<literal name="icmp_ln890_1727" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.loopexit995:1 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split27:0 %specloopname_ln15490 = specloopname void @_ssdm_op_SpecLoopName, void @empty_962

]]></Node>
<StgValue><ssdm name="specloopname_ln15490"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split27:1 %tmp_607 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_2_x111

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split27:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_3_x112, i256 %tmp_607

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
.split27:3 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln15508 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1066

]]></Node>
<StgValue><ssdm name="specloopname_ln15508"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="256" op_0_bw="1">
<![CDATA[
.split41:2 %in_data_V_171 = load i1 %local_B_pong_V_0_addr

]]></Node>
<StgValue><ssdm name="in_data_V_171"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
.split41:3 %br_ln15509 = br void

]]></Node>
<StgValue><ssdm name="br_ln15509"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_174 = phi i6 %add_ln691_1812, void, i6 0, void %.split41

]]></Node>
<StgValue><ssdm name="c6_V_174"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1812 = add i6 %c6_V_174, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1812"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1731 = icmp_eq  i6 %c6_V_174, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1731"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln15509 = br i1 %icmp_ln890_1731, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln15509"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln15509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_981

]]></Node>
<StgValue><ssdm name="specloopname_ln15509"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.split39:1 %br_ln15511 = br void

]]></Node>
<StgValue><ssdm name="br_ln15511"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1731" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="230" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_107 = phi i4 %add_ln691_1814, void, i4 0, void %.split39

]]></Node>
<StgValue><ssdm name="c7_V_107"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1814 = add i4 %c7_V_107, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1814"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1733 = icmp_eq  i4 %c7_V_107, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1733"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln15511 = br i1 %icmp_ln890_1733, void %.split37, void

]]></Node>
<StgValue><ssdm name="br_ln15511"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split37:0 %specloopname_ln15511 = specloopname void @_ssdm_op_SpecLoopName, void @empty_991

]]></Node>
<StgValue><ssdm name="specloopname_ln15511"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="4">
<![CDATA[
.split37:1 %empty_2914 = trunc i4 %c7_V_107

]]></Node>
<StgValue><ssdm name="empty_2914"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="3">
<![CDATA[
.split37:2 %idxprom126 = zext i3 %empty_2914

]]></Node>
<StgValue><ssdm name="idxprom126"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split37:3 %data_split_V_43_addr = getelementptr i32 %data_split_V_43, i64 0, i64 %idxprom126

]]></Node>
<StgValue><ssdm name="data_split_V_43_addr"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
.split37:4 %br_ln15513 = br void

]]></Node>
<StgValue><ssdm name="br_ln15513"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_43 = phi i5 %add_ln691_1816, void, i5 0, void %.split37

]]></Node>
<StgValue><ssdm name="c8_V_43"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1816 = add i5 %c8_V_43, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1816"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1735 = icmp_eq  i5 %c8_V_43, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1735"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln15513 = br i1 %icmp_ln890_1735, void %.split35, void

]]></Node>
<StgValue><ssdm name="br_ln15513"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1735" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:0 %specloopname_ln15513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_954

]]></Node>
<StgValue><ssdm name="specloopname_ln15513"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1735" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.split35:1 %br_ln15520 = br void

]]></Node>
<StgValue><ssdm name="br_ln15520"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1735" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %n_V_43 = phi i4 %add_ln691_1817, void %.split33, i4 0, void %.split35

]]></Node>
<StgValue><ssdm name="n_V_43"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_89 = phi i256 %zext_ln1497_43, void %.split33, i256 %in_data_V_171, void %.split35

]]></Node>
<StgValue><ssdm name="p_Val2_89"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_1817 = add i4 %n_V_43, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1817"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="4">
<![CDATA[
:3 %zext_ln878_43 = zext i4 %n_V_43

]]></Node>
<StgValue><ssdm name="zext_ln878_43"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln878_47 = icmp_eq  i4 %n_V_43, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878_47"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln15520 = br i1 %icmp_ln878_47, void %.split33, void

]]></Node>
<StgValue><ssdm name="br_ln15520"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split33:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_953

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="256">
<![CDATA[
.split33:1 %trunc_ln674_53 = trunc i256 %p_Val2_89

]]></Node>
<StgValue><ssdm name="trunc_ln674_53"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split33:2 %data_split_V_43_addr_1 = getelementptr i32 %data_split_V_43, i64 0, i64 %zext_ln878_43

]]></Node>
<StgValue><ssdm name="data_split_V_43_addr_1"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split33:3 %store_ln15521 = store i32 %trunc_ln674_53, i3 %data_split_V_43_addr_1

]]></Node>
<StgValue><ssdm name="store_ln15521"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split33:4 %r_78 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_89, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="r_78"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="256" op_0_bw="224">
<![CDATA[
.split33:5 %zext_ln1497_43 = zext i224 %r_78

]]></Node>
<StgValue><ssdm name="zext_ln1497_43"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
.split33:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="3">
<![CDATA[
:0 %u_23 = load i3 %data_split_V_43_addr

]]></Node>
<StgValue><ssdm name="u_23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="264" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="3">
<![CDATA[
:0 %u_23 = load i3 %data_split_V_43_addr

]]></Node>
<StgValue><ssdm name="u_23"/></StgValue>
</operation>

<operation id="265" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_2_x171, i32 %u_23

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="267" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %c5_V = phi i2 %add_ln691_1799, void, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %add_ln691_1799 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1799"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="2">
<![CDATA[
.preheader:2 %zext_ln890 = zext i2 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3 %icmp_ln890_1720 = icmp_eq  i2 %c5_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1720"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln15550 = br i1 %icmp_ln890_1720, void %.split15, void %.loopexit991

]]></Node>
<StgValue><ssdm name="br_ln15550"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:1 %local_B_ping_V_0_addr = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0_addr"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="256" op_0_bw="1">
<![CDATA[
.split15:2 %in_data_V = load i1 %local_B_ping_V_0_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1720" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0">
<![CDATA[
.loopexit991:0 %ret_ln15615 = ret

]]></Node>
<StgValue><ssdm name="ret_ln15615"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="276" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:0 %specloopname_ln15550 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1976

]]></Node>
<StgValue><ssdm name="specloopname_ln15550"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="256" op_0_bw="1">
<![CDATA[
.split15:2 %in_data_V = load i1 %local_B_ping_V_0_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
.split15:3 %br_ln15551 = br void

]]></Node>
<StgValue><ssdm name="br_ln15551"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V = phi i6 %add_ln691_1801, void, i6 0, void %.split15

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1801 = add i6 %c6_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1801"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1722 = icmp_eq  i6 %c6_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1722"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln15551 = br i1 %icmp_ln890_1722, void %.split13, void

]]></Node>
<StgValue><ssdm name="br_ln15551"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln15551 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2040

]]></Node>
<StgValue><ssdm name="specloopname_ln15551"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
.split13:1 %br_ln15553 = br void

]]></Node>
<StgValue><ssdm name="br_ln15553"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1722" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="287" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V = phi i4 %add_ln691_1802, void, i4 0, void %.split13

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1802 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1802"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1723 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1723"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln15553 = br i1 %icmp_ln890_1723, void %.split11, void

]]></Node>
<StgValue><ssdm name="br_ln15553"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:0 %specloopname_ln15553 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2264

]]></Node>
<StgValue><ssdm name="specloopname_ln15553"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="4">
<![CDATA[
.split11:1 %empty_2915 = trunc i4 %c7_V

]]></Node>
<StgValue><ssdm name="empty_2915"/></StgValue>
</operation>

<operation id="294" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="3">
<![CDATA[
.split11:2 %idxprom181 = zext i3 %empty_2915

]]></Node>
<StgValue><ssdm name="idxprom181"/></StgValue>
</operation>

<operation id="295" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:3 %data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 %idxprom181

]]></Node>
<StgValue><ssdm name="data_split_V_addr"/></StgValue>
</operation>

<operation id="296" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
.split11:4 %br_ln15555 = br void

]]></Node>
<StgValue><ssdm name="br_ln15555"/></StgValue>
</operation>

<operation id="297" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1723" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="298" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V = phi i5 %add_ln691_1803, void, i5 0, void %.split11

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1803 = add i5 %c8_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1803"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1724 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1724"/></StgValue>
</operation>

<operation id="301" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln15555 = br i1 %icmp_ln890_1724, void %.split9, void

]]></Node>
<StgValue><ssdm name="br_ln15555"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln15555 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2240

]]></Node>
<StgValue><ssdm name="specloopname_ln15555"/></StgValue>
</operation>

<operation id="304" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
.split9:1 %br_ln15562 = br void

]]></Node>
<StgValue><ssdm name="br_ln15562"/></StgValue>
</operation>

<operation id="305" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1724" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="306" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i4 %add_ln691_1804, void %.split, i4 0, void %.split9

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_90 = phi i256 %zext_ln1497, void %.split, i256 %in_data_V, void %.split9

]]></Node>
<StgValue><ssdm name="p_Val2_90"/></StgValue>
</operation>

<operation id="308" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_1804 = add i4 %n_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1804"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="4">
<![CDATA[
:3 %zext_ln878 = zext i4 %n_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln878 = icmp_eq  i4 %n_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln15562 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln15562"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1756

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="256">
<![CDATA[
.split:1 %trunc_ln674 = trunc i256 %p_Val2_90

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %data_split_V_addr_347 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="data_split_V_addr_347"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split:3 %store_ln15563 = store i32 %trunc_ln674, i3 %data_split_V_addr_347

]]></Node>
<StgValue><ssdm name="store_ln15563"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:4 %r_79 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_90, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="r_79"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="256" op_0_bw="224">
<![CDATA[
.split:5 %zext_ln1497 = zext i224 %r_79

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="320" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="3">
<![CDATA[
:0 %u_24 = load i3 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="u_24"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="321" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="3">
<![CDATA[
:0 %u_24 = load i3 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="u_24"/></StgValue>
</operation>

<operation id="322" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_2_x171, i32 %u_24

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="323" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
