#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Oct 22 00:51:34 2023
# Process ID: 18632
# Current directory: D:/vivado_projects/Computer-composition-principle-experiment/FSM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3692 D:\vivado_projects\Computer-composition-principle-experiment\FSM\FSM.xpr
# Log file: D:/vivado_projects/Computer-composition-principle-experiment/FSM/vivado.log
# Journal file: D:/vivado_projects/Computer-composition-principle-experiment/FSM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado_projects/FSM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.srcs/sim_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 12 bits [D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.srcs/sim_1/new/FSM_tb.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 961ce79ff9bf4edfa3c1e29a7000b48a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_tb_behav xil_defaultlib.FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.sim/sim_1/behav/xsim/xsim.dir/FSM_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 51.457 ; gain = 0.871
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 00:52:12 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 856.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_tb_behav -key {Behavioral:sim_1:Functional:FSM_tb} -tclbatch {FSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 859.629 ; gain = 3.461
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 859.629 ; gain = 4.520
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 862.629 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 22 00:52:39 2023...
