INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module host_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3248] data object 'fpga_psoc_xfc_prev' is already declared [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/tb.sv:16]
WARNING: [VRFC 10-3703] second declaration of 'fpga_psoc_xfc_prev' ignored [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/tb.sv:16]
