{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413738546799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413738546814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 19 14:09:06 2014 " "Processing started: Sun Oct 19 14:09:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413738546814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413738546814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413738546814 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413738548929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Found entity 1: musa" {  } { { "musa.v" "" { Text "C:/Users/Filipe Boaventura/Documents/ECOMP/5º Semestre/SD/Problema 2/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413738550226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413738550226 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" ula.v(15) " "Verilog HDL syntax error at ula.v(15) near text \"=\"" {  } { { "ula.v" "" { Text "C:/Users/Filipe Boaventura/Documents/ECOMP/5º Semestre/SD/Problema 2/t02-core-musa/rtl/ula.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1413738550288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" ula.v(17) " "Verilog HDL syntax error at ula.v(17) near text \"=\"" {  } { { "ula.v" "" { Text "C:/Users/Filipe Boaventura/Documents/ECOMP/5º Semestre/SD/Problema 2/t02-core-musa/rtl/ula.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1413738550288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endcase\" ula.v(20) " "Verilog HDL syntax error at ula.v(20) near text \"if\";  expecting \"endcase\"" {  } { { "ula.v" "" { Text "C:/Users/Filipe Boaventura/Documents/ECOMP/5º Semestre/SD/Problema 2/t02-core-musa/rtl/ula.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1413738550288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" ula.v(22) " "Verilog HDL syntax error at ula.v(22) near text \"=\"" {  } { { "ula.v" "" { Text "C:/Users/Filipe Boaventura/Documents/ECOMP/5º Semestre/SD/Problema 2/t02-core-musa/rtl/ula.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1413738550288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" ula.v(24) " "Verilog HDL syntax error at ula.v(24) near text \"=\"" {  } { { "ula.v" "" { Text "C:/Users/Filipe Boaventura/Documents/ECOMP/5º Semestre/SD/Problema 2/t02-core-musa/rtl/ula.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1413738550288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 0 0 " "Found 0 design units, including 0 entities, in source file ula.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413738550288 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413738550898 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 19 14:09:10 2014 " "Processing ended: Sun Oct 19 14:09:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413738550898 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413738550898 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413738550898 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413738550898 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus II Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413738552473 ""}
