 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : model
Version: Q-2019.12-SP5-3
Date   : Thu May 18 17:49:24 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_1p0v_25c   Library: scadv10_cln65gp_lvt_tt_1p0v_25c
Wire Load Model Mode: top

  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_149__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U45/Y (BUFX0P8BA10TL)                                    0.351     0.197      5.197 r
  TMR_REG/n27 (net)                            58        0.065               0.000      5.197 r
  TMR_REG/U261/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n243 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_149__TR/en (tmr_0_0_12714)                                0.000      5.342 r
  TMR_REG/N1_0__N2_149__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_149__TR/U3/Y (OAI21X0P5MA10TL)                  0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_149__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_149__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_149__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_149__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_149__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_233__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U161/Y (BUFX0P8BA10TL)                                   0.351     0.197      5.197 r
  TMR_REG/n143 (net)                           58        0.065               0.000      5.197 r
  TMR_REG/U262/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n244 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_233__TR/en (tmr_0_0_12630)                                0.000      5.342 r
  TMR_REG/N1_0__N2_233__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_233__TR/U3/Y (OAI21X0P5MA10TL)                  0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_233__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_233__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_233__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_233__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_233__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_65__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U45/Y (BUFX0P8BA10TL)                                    0.351     0.197      5.197 r
  TMR_REG/n27 (net)                            58        0.065               0.000      5.197 r
  TMR_REG/U271/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n253 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_65__TR/en (tmr_0_0_12798)                                 0.000      5.342 r
  TMR_REG/N1_0__N2_65__TR/en (net)                       0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_65__TR/U3/Y (OAI21X0P5MA10TL)                   0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_65__TR/n1 (net)              1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_65__TR/U4/Y (AOI2XB1X0P5MA10TL)                 0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_65__TR/n3 (net)              1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_65__TR/q_reg/D (DFFQX0P5MA10TL)                 0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_65__TR/q_reg/CK (DFFQX0P5MA10TL)                          0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_173__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U161/Y (BUFX0P8BA10TL)                                   0.351     0.197      5.197 r
  TMR_REG/n143 (net)                           58        0.065               0.000      5.197 r
  TMR_REG/U275/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n257 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_173__TR/en (tmr_0_0_12690)                                0.000      5.342 r
  TMR_REG/N1_0__N2_173__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_173__TR/U3/Y (OAI21X0P5MA10TL)                  0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_173__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_173__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_173__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_173__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_173__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_223__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U139/Y (BUFX0P8BA10TL)                                   0.351     0.197      5.197 r
  TMR_REG/n121 (net)                           58        0.065               0.000      5.197 r
  TMR_REG/U259/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n241 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_223__TR/en (tmr_0_0_12640)                                0.000      5.342 r
  TMR_REG/N1_0__N2_223__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_223__TR/U3/Y (OAI21X0P5MA10TL)                  0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_223__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_223__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_223__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_223__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_223__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_67__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U45/Y (BUFX0P8BA10TL)                                    0.351     0.197      5.197 r
  TMR_REG/n27 (net)                            58        0.065               0.000      5.197 r
  TMR_REG/U271/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n253 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_67__TR/en (tmr_0_0_12796)                                 0.000      5.342 r
  TMR_REG/N1_0__N2_67__TR/en (net)                       0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_67__TR/U3/Y (OAI21X0P5MA10TL)                   0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_67__TR/n1 (net)              1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_67__TR/U4/Y (AOI2XB1X0P5MA10TL)                 0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_67__TR/n3 (net)              1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_67__TR/q_reg/D (DFFQX0P5MA10TL)                 0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_67__TR/q_reg/CK (DFFQX0P5MA10TL)                          0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_61__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U45/Y (BUFX0P8BA10TL)                                    0.351     0.197      5.197 r
  TMR_REG/n27 (net)                            58        0.065               0.000      5.197 r
  TMR_REG/U271/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n253 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_61__TR/en (tmr_0_0_12802)                                 0.000      5.342 r
  TMR_REG/N1_0__N2_61__TR/en (net)                       0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_61__TR/U3/Y (OAI21X0P5MA10TL)                   0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_61__TR/n1 (net)              1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_61__TR/U4/Y (AOI2XB1X0P5MA10TL)                 0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_61__TR/n3 (net)              1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_61__TR/q_reg/D (DFFQX0P5MA10TL)                 0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_61__TR/q_reg/CK (DFFQX0P5MA10TL)                          0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_89__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U45/Y (BUFX0P8BA10TL)                                    0.351     0.197      5.197 r
  TMR_REG/n27 (net)                            58        0.065               0.000      5.197 r
  TMR_REG/U270/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n252 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_89__TR/en (tmr_0_0_12774)                                 0.000      5.342 r
  TMR_REG/N1_0__N2_89__TR/en (net)                       0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_89__TR/U3/Y (OAI21X0P5MA10TL)                   0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_89__TR/n1 (net)              1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_89__TR/U4/Y (AOI2XB1X0P5MA10TL)                 0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_89__TR/n3 (net)              1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_89__TR/q_reg/D (DFFQX0P5MA10TL)                 0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_89__TR/q_reg/CK (DFFQX0P5MA10TL)                          0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_73__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U45/Y (BUFX0P8BA10TL)                                    0.351     0.197      5.197 r
  TMR_REG/n27 (net)                            58        0.065               0.000      5.197 r
  TMR_REG/U270/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n252 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_73__TR/en (tmr_0_0_12790)                                 0.000      5.342 r
  TMR_REG/N1_0__N2_73__TR/en (net)                       0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_73__TR/U3/Y (OAI21X0P5MA10TL)                   0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_73__TR/n1 (net)              1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_73__TR/U4/Y (AOI2XB1X0P5MA10TL)                 0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_73__TR/n3 (net)              1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_73__TR/q_reg/D (DFFQX0P5MA10TL)                 0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_73__TR/q_reg/CK (DFFQX0P5MA10TL)                          0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_91__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U45/Y (BUFX0P8BA10TL)                                    0.351     0.197      5.197 r
  TMR_REG/n27 (net)                            58        0.065               0.000      5.197 r
  TMR_REG/U270/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n252 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_91__TR/en (tmr_0_0_12772)                                 0.000      5.342 r
  TMR_REG/N1_0__N2_91__TR/en (net)                       0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_91__TR/U3/Y (OAI21X0P5MA10TL)                   0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_91__TR/n1 (net)              1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_91__TR/U4/Y (AOI2XB1X0P5MA10TL)                 0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_91__TR/n3 (net)              1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_91__TR/q_reg/D (DFFQX0P5MA10TL)                 0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_91__TR/q_reg/CK (DFFQX0P5MA10TL)                          0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_79__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U139/Y (BUFX0P8BA10TL)                                   0.351     0.197      5.197 r
  TMR_REG/n121 (net)                           58        0.065               0.000      5.197 r
  TMR_REG/U279/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n261 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_79__TR/en (tmr_0_0_12784)                                 0.000      5.342 r
  TMR_REG/N1_0__N2_79__TR/en (net)                       0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_79__TR/U3/Y (OAI21X0P5MA10TL)                   0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_79__TR/n1 (net)              1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_79__TR/U4/Y (AOI2XB1X0P5MA10TL)                 0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_79__TR/n3 (net)              1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_79__TR/q_reg/D (DFFQX0P5MA10TL)                 0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_79__TR/q_reg/CK (DFFQX0P5MA10TL)                          0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_199__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U45/Y (BUFX0P8BA10TL)                                    0.351     0.197      5.197 r
  TMR_REG/n27 (net)                            58        0.065               0.000      5.197 r
  TMR_REG/U261/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n243 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_199__TR/en (tmr_0_0_12664)                                0.000      5.342 r
  TMR_REG/N1_0__N2_199__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_199__TR/U3/Y (OAI21X0P5MA10TL)                  0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_199__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_199__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_199__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_199__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_199__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_151__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U4/Y (BUFX0P8BA10TL)                                     0.351     0.197      5.197 r
  TMR_REG/n912 (net)                           60        0.065               0.000      5.197 r
  TMR_REG/U503/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n485 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_151__TR/en (tmr_0_0_12712)                                0.000      5.342 r
  TMR_REG/N1_0__N2_151__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_151__TR/U3/Y (OAI21X0P5MA10TL)                  0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_151__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_151__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_151__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_151__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_151__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_181__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U4/Y (BUFX0P8BA10TL)                                     0.351     0.197      5.197 r
  TMR_REG/n912 (net)                           60        0.065               0.000      5.197 r
  TMR_REG/U503/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n485 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_181__TR/en (tmr_0_0_12682)                                0.000      5.342 r
  TMR_REG/N1_0__N2_181__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_181__TR/U3/Y (OAI21X0P5MA10TL)                  0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_181__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_181__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_181__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_181__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_181__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_145__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U4/Y (BUFX0P8BA10TL)                                     0.351     0.197      5.197 r
  TMR_REG/n912 (net)                           60        0.065               0.000      5.197 r
  TMR_REG/U500/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n482 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_145__TR/en (tmr_0_0_12718)                                0.000      5.342 r
  TMR_REG/N1_0__N2_145__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_145__TR/U3/Y (OAI21X0P5MA10TL)                  0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_145__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_145__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_145__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_145__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_145__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_211__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U4/Y (BUFX0P8BA10TL)                                     0.351     0.197      5.197 r
  TMR_REG/n912 (net)                           60        0.065               0.000      5.197 r
  TMR_REG/U501/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n483 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_211__TR/en (tmr_0_0_12652)                                0.000      5.342 r
  TMR_REG/N1_0__N2_211__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_211__TR/U3/Y (OAI21X0P5MA10TL)                  0.100     0.033      5.375 f
  TMR_REG/N1_0__N2_211__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_211__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_211__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_211__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_211__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_229__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U161/Y (BUFX0P8BA10TL)                                   0.351     0.197      5.197 r
  TMR_REG/n143 (net)                           58        0.065               0.000      5.197 r
  TMR_REG/U275/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n257 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_229__TR/en (tmr_0_0_12634)                                0.000      5.342 r
  TMR_REG/N1_0__N2_229__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_229__TR/U3/Y (OAI21X0P5MA10TL)                  0.099     0.033      5.375 f
  TMR_REG/N1_0__N2_229__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_229__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_229__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_229__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_229__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_471__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U351/Y (BUFX0P8BA10TL)                                   0.292     0.182      5.182 f
  TMR_REG/n333 (net)                           58        0.066               0.000      5.182 f
  TMR_REG/U347/Y (BUFX0P8BA10TL)                                   0.162     0.152      5.333 f
  TMR_REG/n329 (net)                           30        0.036               0.000      5.333 f
  TMR_REG/N1_0__N2_471__TR/en (tmr_0_0_12392)                                0.000      5.333 f
  TMR_REG/N1_0__N2_471__TR/en (net)                      0.036               0.000      5.333 f
  TMR_REG/N1_0__N2_471__TR/U3/Y (OAI21X0P5MA10TL)                  0.069     0.055      5.389 r
  TMR_REG/N1_0__N2_471__TR/n1 (net)             1        0.001               0.000      5.389 r
  TMR_REG/N1_0__N2_471__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.063     0.024      5.412 f
  TMR_REG/N1_0__N2_471__TR/n3 (net)             1        0.001               0.000      5.412 f
  TMR_REG/N1_0__N2_471__TR/q_reg/D (DFFQX1MA10TL)                  0.063     0.000      5.412 f
  data arrival time                                                                     5.412

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_471__TR/q_reg/CK (DFFQX1MA10TL)                           0.000     25.000 r
  library setup time                                                        -0.023     24.977
  data required time                                                                   24.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.977
  data arrival time                                                                    -5.412
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_235__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U161/Y (BUFX0P8BA10TL)                                   0.351     0.197      5.197 r
  TMR_REG/n143 (net)                           58        0.065               0.000      5.197 r
  TMR_REG/U262/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n244 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_235__TR/en (tmr_0_0_12628)                                0.000      5.342 r
  TMR_REG/N1_0__N2_235__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_235__TR/U3/Y (OAI21X0P5MA10TL)                  0.099     0.033      5.375 f
  TMR_REG/N1_0__N2_235__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_235__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_235__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_235__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_235__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_193__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U4/Y (BUFX0P8BA10TL)                                     0.351     0.197      5.197 r
  TMR_REG/n912 (net)                           60        0.065               0.000      5.197 r
  TMR_REG/U501/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n483 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_193__TR/en (tmr_0_0_12670)                                0.000      5.342 r
  TMR_REG/N1_0__N2_193__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_193__TR/U3/Y (OAI21X0P5MA10TL)                  0.099     0.033      5.375 f
  TMR_REG/N1_0__N2_193__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_193__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_193__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_193__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_193__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_175__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U161/Y (BUFX0P8BA10TL)                                   0.351     0.197      5.197 r
  TMR_REG/n143 (net)                           58        0.065               0.000      5.197 r
  TMR_REG/U275/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n257 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_175__TR/en (tmr_0_0_12688)                                0.000      5.342 r
  TMR_REG/N1_0__N2_175__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_175__TR/U3/Y (OAI21X0P5MA10TL)                  0.099     0.033      5.375 f
  TMR_REG/N1_0__N2_175__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_175__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_175__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_175__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_175__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_187__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U4/Y (BUFX0P8BA10TL)                                     0.351     0.197      5.197 r
  TMR_REG/n912 (net)                           60        0.065               0.000      5.197 r
  TMR_REG/U499/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n481 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_187__TR/en (tmr_0_0_12676)                                0.000      5.342 r
  TMR_REG/N1_0__N2_187__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_187__TR/U3/Y (OAI21X0P5MA10TL)                  0.099     0.033      5.375 f
  TMR_REG/N1_0__N2_187__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_187__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_187__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_187__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_187__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_157__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U4/Y (BUFX0P8BA10TL)                                     0.351     0.197      5.197 r
  TMR_REG/n912 (net)                           60        0.065               0.000      5.197 r
  TMR_REG/U500/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n482 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_157__TR/en (tmr_0_0_12706)                                0.000      5.342 r
  TMR_REG/N1_0__N2_157__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_157__TR/U3/Y (OAI21X0P5MA10TL)                  0.099     0.033      5.375 f
  TMR_REG/N1_0__N2_157__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_157__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_157__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_157__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_157__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_163__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                   32        0.035               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.035               0.000      5.000 r
  TMR_REG/U4/Y (BUFX0P8BA10TL)                                     0.351     0.197      5.197 r
  TMR_REG/n912 (net)                           60        0.065               0.000      5.197 r
  TMR_REG/U500/Y (BUFX0P8BA10TL)                                   0.196     0.145      5.342 r
  TMR_REG/n482 (net)                           30        0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_163__TR/en (tmr_0_0_12700)                                0.000      5.342 r
  TMR_REG/N1_0__N2_163__TR/en (net)                      0.036               0.000      5.342 r
  TMR_REG/N1_0__N2_163__TR/U3/Y (OAI21X0P5MA10TL)                  0.099     0.033      5.375 f
  TMR_REG/N1_0__N2_163__TR/n1 (net)             1        0.001               0.000      5.375 f
  TMR_REG/N1_0__N2_163__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.051     0.040      5.415 r
  TMR_REG/N1_0__N2_163__TR/n3 (net)             1        0.001               0.000      5.415 r
  TMR_REG/N1_0__N2_163__TR/q_reg/D (DFFQX0P5MA10TL)                0.051     0.000      5.415 r
  data arrival time                                                                     5.415

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_163__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -5.415
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_591__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_591__TR/en (tmr_0_0_12272)                                0.000      5.337 f
  TMR_REG/N1_0__N2_591__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_591__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_591__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_591__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_591__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_591__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_591__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_592__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_592__TR/en (tmr_0_0_12271)                                0.000      5.337 f
  TMR_REG/N1_0__N2_592__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_592__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_592__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_592__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_592__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_592__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_592__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_593__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_593__TR/en (tmr_0_0_12270)                                0.000      5.337 f
  TMR_REG/N1_0__N2_593__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_593__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_593__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_593__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_593__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_593__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_593__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_594__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_594__TR/en (tmr_0_0_12269)                                0.000      5.337 f
  TMR_REG/N1_0__N2_594__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_594__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_594__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_594__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_594__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_594__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_594__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_595__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_595__TR/en (tmr_0_0_12268)                                0.000      5.337 f
  TMR_REG/N1_0__N2_595__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_595__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_595__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_595__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_595__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_595__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_595__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_596__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_596__TR/en (tmr_0_0_12267)                                0.000      5.337 f
  TMR_REG/N1_0__N2_596__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_596__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_596__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_596__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_596__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_596__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_596__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_672__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_672__TR/en (tmr_0_0_12191)                                0.000      5.337 f
  TMR_REG/N1_0__N2_672__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_672__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_672__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_672__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_672__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_672__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_672__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_673__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_673__TR/en (tmr_0_0_12190)                                0.000      5.337 f
  TMR_REG/N1_0__N2_673__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_673__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_673__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_673__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_673__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_673__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_673__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_674__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_674__TR/en (tmr_0_0_12189)                                0.000      5.337 f
  TMR_REG/N1_0__N2_674__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_674__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_674__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_674__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_674__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_674__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_674__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_675__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_675__TR/en (tmr_0_0_12188)                                0.000      5.337 f
  TMR_REG/N1_0__N2_675__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_675__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_675__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_675__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_675__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_675__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_675__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_676__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_676__TR/en (tmr_0_0_12187)                                0.000      5.337 f
  TMR_REG/N1_0__N2_676__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_676__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_676__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_676__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_676__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_676__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_676__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_677__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_677__TR/en (tmr_0_0_12186)                                0.000      5.337 f
  TMR_REG/N1_0__N2_677__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_677__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_677__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_677__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_677__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_677__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_677__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_693__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_693__TR/en (tmr_0_0_12170)                                0.000      5.337 f
  TMR_REG/N1_0__N2_693__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_693__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_693__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_693__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_693__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_693__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_693__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_694__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_694__TR/en (tmr_0_0_12169)                                0.000      5.337 f
  TMR_REG/N1_0__N2_694__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_694__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_694__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_694__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_694__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_694__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_694__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_695__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U342/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n324 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_695__TR/en (tmr_0_0_12168)                                0.000      5.337 f
  TMR_REG/N1_0__N2_695__TR/en (net)                      0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_695__TR/U3/Y (OAI21X0P5MA10TL)                  0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_695__TR/n1 (net)             1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_695__TR/U4/Y (AOI2XB1X0P5MA10TL)                0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_695__TR/n3 (net)             1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_695__TR/q_reg/D (DFFQX0P5MA10TL)                0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_695__TR/q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1021__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1021__TR/en (tmr_0_0_11842)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1021__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1021__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1021__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1021__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1021__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1021__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1021__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1025__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1025__TR/en (tmr_0_0_11838)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1025__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1025__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1025__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1025__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1025__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1025__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1025__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1032__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1032__TR/en (tmr_0_0_11831)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1032__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1032__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1032__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1032__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1032__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1032__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1032__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1041__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1041__TR/en (tmr_0_0_11822)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1041__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1041__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1041__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1041__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1041__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1041__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1041__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1092__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1092__TR/en (tmr_0_0_11771)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1092__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1092__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1092__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1092__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1092__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1092__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1092__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1093__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1093__TR/en (tmr_0_0_11770)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1093__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1093__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1093__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1093__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1093__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1093__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1093__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1095__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1095__TR/en (tmr_0_0_11768)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1095__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1095__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1095__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1095__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1095__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1095__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1095__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1112__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1112__TR/en (tmr_0_0_11751)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1112__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1112__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1112__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1112__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1112__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1112__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1112__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1117__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1117__TR/en (tmr_0_0_11746)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1117__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1117__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1117__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1117__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1117__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1117__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1117__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1120__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1120__TR/en (tmr_0_0_11743)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1120__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1120__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1120__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1120__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1120__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1120__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1120__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1126__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1126__TR/en (tmr_0_0_11737)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1126__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1126__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1126__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1126__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1126__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1126__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1126__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1128__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1128__TR/en (tmr_0_0_11735)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1128__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1128__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1128__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1128__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1128__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1128__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1128__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1135__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1135__TR/en (tmr_0_0_11728)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1135__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1135__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1135__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1135__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1135__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1135__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1135__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1136__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1136__TR/en (tmr_0_0_11727)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1136__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1136__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1136__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1136__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1136__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1136__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1136__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1149__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1149__TR/en (tmr_0_0_11714)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1149__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1149__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1149__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1149__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1149__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1149__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1149__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1171__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1171__TR/en (tmr_0_0_11692)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1171__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1171__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1171__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1171__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1171__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1171__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1171__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1172__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1172__TR/en (tmr_0_0_11691)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1172__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1172__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1172__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1172__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1172__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1172__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1172__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1190__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1190__TR/en (tmr_0_0_11673)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1190__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1190__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1190__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1190__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1190__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1190__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1190__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1193__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1193__TR/en (tmr_0_0_11670)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1193__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1193__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1193__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1193__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1193__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1193__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1193__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1196__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1196__TR/en (tmr_0_0_11667)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1196__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1196__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1196__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1196__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1196__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1196__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1196__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1211__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1211__TR/en (tmr_0_0_11652)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1211__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1211__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1211__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1211__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1211__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1211__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1211__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1212__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1212__TR/en (tmr_0_0_11651)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1212__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1212__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1212__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1212__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1212__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1212__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1212__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1213__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1213__TR/en (tmr_0_0_11650)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1213__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1213__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1213__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1213__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1213__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1213__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1213__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1214__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1214__TR/en (tmr_0_0_11649)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1214__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1214__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1214__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1214__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1214__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1214__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1214__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1215__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1215__TR/en (tmr_0_0_11648)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1215__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1215__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1215__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1215__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1215__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1215__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1215__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1216__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1216__TR/en (tmr_0_0_11647)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1216__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1216__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1216__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1216__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1216__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1216__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1216__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1217__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1217__TR/en (tmr_0_0_11646)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1217__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1217__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1217__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1217__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1217__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1217__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1217__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1218__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1218__TR/en (tmr_0_0_11645)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1218__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1218__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1218__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1218__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1218__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1218__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1218__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1233__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1233__TR/en (tmr_0_0_11630)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1233__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1233__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1233__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1233__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1233__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1233__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1233__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1234__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1234__TR/en (tmr_0_0_11629)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1234__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1234__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1234__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1234__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1234__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1234__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1234__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1235__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1235__TR/en (tmr_0_0_11628)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1235__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1235__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1235__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1235__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1235__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1235__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1235__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1237__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1237__TR/en (tmr_0_0_11626)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1237__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1237__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1237__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1237__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1237__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1237__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1237__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1238__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1238__TR/en (tmr_0_0_11625)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1238__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1238__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1238__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1238__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1238__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1238__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1238__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1242__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1242__TR/en (tmr_0_0_11621)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1242__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1242__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1242__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1242__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1242__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1242__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1242__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1257__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1257__TR/en (tmr_0_0_11606)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1257__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1257__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1257__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1257__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1257__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1257__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1257__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1258__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1258__TR/en (tmr_0_0_11605)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1258__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1258__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1258__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1258__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1258__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1258__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1258__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1259__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U526/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n508 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1259__TR/en (tmr_0_0_11604)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1259__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1259__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1259__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1259__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1259__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1259__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1259__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1260__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1260__TR/en (tmr_0_0_11603)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1260__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1260__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1260__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1260__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1260__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1260__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1260__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1261__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1261__TR/en (tmr_0_0_11602)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1261__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1261__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1261__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1261__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1261__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1261__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1261__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1262__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1262__TR/en (tmr_0_0_11601)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1262__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1262__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1262__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1262__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1262__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1262__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1262__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1263__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1263__TR/en (tmr_0_0_11600)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1263__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1263__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1263__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1263__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1263__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1263__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1263__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1273__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U553/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n535 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1273__TR/en (tmr_0_0_11590)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1273__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1273__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1273__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1273__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1273__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1273__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1273__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1281__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1281__TR/en (tmr_0_0_11582)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1281__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1281__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1281__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1281__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1281__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1281__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1281__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1282__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1282__TR/en (tmr_0_0_11581)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1282__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1282__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1282__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1282__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1282__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1282__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1282__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1283__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U523/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n505 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1283__TR/en (tmr_0_0_11580)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1283__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1283__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1283__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1283__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1283__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1283__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1283__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1329__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U548/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n530 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1329__TR/en (tmr_0_0_11534)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1329__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1329__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1329__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1329__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1329__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1329__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1329__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1488__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1488__TR/en (tmr_0_0_11375)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1488__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1488__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1488__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1488__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1488__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1488__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1488__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1489__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1489__TR/en (tmr_0_0_11374)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1489__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1489__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1489__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1489__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1489__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1489__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1489__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1491__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1491__TR/en (tmr_0_0_11372)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1491__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1491__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1491__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1491__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1491__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1491__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1491__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1496__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1496__TR/en (tmr_0_0_11367)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1496__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1496__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1496__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1496__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1496__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1496__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1496__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1510__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1510__TR/en (tmr_0_0_11353)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1510__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1510__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1510__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1510__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1510__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1510__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1510__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1522__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1522__TR/en (tmr_0_0_11341)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1522__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1522__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1522__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1522__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1522__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1522__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1522__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1561__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1561__TR/en (tmr_0_0_11302)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1561__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1561__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1561__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1561__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1561__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1561__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1561__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1562__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1562__TR/en (tmr_0_0_11301)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1562__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1562__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1562__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1562__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1562__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1562__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1562__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1563__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1563__TR/en (tmr_0_0_11300)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1563__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1563__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1563__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1563__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1563__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1563__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1563__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1564__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1564__TR/en (tmr_0_0_11299)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1564__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1564__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1564__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1564__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1564__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1564__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1564__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1565__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1565__TR/en (tmr_0_0_11298)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1565__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1565__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1565__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1565__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1565__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1565__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1565__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1566__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1566__TR/en (tmr_0_0_11297)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1566__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1566__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1566__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1566__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1566__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1566__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1566__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1567__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1567__TR/en (tmr_0_0_11296)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1567__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1567__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1567__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1567__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1567__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1567__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1567__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1568__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1568__TR/en (tmr_0_0_11295)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1568__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1568__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1568__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1568__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1568__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1568__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1568__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1580__TR/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 f
  copy (in)                                                        0.000     0.000      5.000 f
  copy (net)                                   32        0.035               0.000      5.000 f
  TMR_REG/en (register_W12864)                                               0.000      5.000 f
  TMR_REG/en (net)                                       0.035               0.000      5.000 f
  TMR_REG/U614/Y (BUFX0P8BA10TL)                                   0.297     0.184      5.184 f
  TMR_REG/n596 (net)                           59        0.067               0.000      5.184 f
  TMR_REG/U542/Y (BUFX0P8BA10TL)                                   0.163     0.152      5.337 f
  TMR_REG/n524 (net)                           30        0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1580__TR/en (tmr_0_0_11283)                               0.000      5.337 f
  TMR_REG/N1_0__N2_1580__TR/en (net)                     0.036               0.000      5.337 f
  TMR_REG/N1_0__N2_1580__TR/U3/Y (OAI21X0P5MA10TL)                 0.061     0.055      5.392 r
  TMR_REG/N1_0__N2_1580__TR/n1 (net)            1        0.001               0.000      5.392 r
  TMR_REG/N1_0__N2_1580__TR/U4/Y (AOI2XB1X0P5MA10TL)               0.060     0.021      5.413 f
  TMR_REG/N1_0__N2_1580__TR/n3 (net)            1        0.001               0.000      5.413 f
  TMR_REG/N1_0__N2_1580__TR/q_reg/D (DFFQX0P5MA10TL)               0.060     0.000      5.413 f
  data arrival time                                                                     5.413

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1580__TR/q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.022     24.978
  data required time                                                                   24.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.978
  data arrival time                                                                    -5.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          19.565


1
