/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /home/isaac/repo/zephyr_fork/zephyr_app/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /connector
 *   4   /memory@1fff0000
 *   5   /memory@20000000
 *   6   /cpus
 *   7   /cpus/cpu@0
 *   8   /gpio_keys
 *   9   /soc
 *   10  /soc/interrupt-controller@e000e100
 *   11  /soc/sim@40047000
 *   12  /soc/pinmux@4004b000
 *   13  /soc/gpio@400ff080
 *   14  /gpio_keys/button_0
 *   15  /soc/pinmux@4004a000
 *   16  /soc/gpio@400ff040
 *   17  /gpio_keys/button_1
 *   18  /leds
 *   19  /soc/pinmux@40049000
 *   20  /soc/gpio@400ff000
 *   21  /leds/led_0
 *   22  /leds/led_1
 *   23  /soc/pinmux@4004c000
 *   24  /soc/gpio@400ff0c0
 *   25  /leds/led_2
 *   26  /pwmleds
 *   27  /soc/clock-controller@40064000
 *   28  /soc/pinmux@40049000/ftm0_ch6_pta1
 *   29  /soc/pinmux@40049000/ftm0_ch7_pta2
 *   30  /soc/pinmux@4004c000/ftm0_ch5_ptd5
 *   31  /soc/ftm@40038000
 *   32  /pwmleds/blue_pwm_led
 *   33  /pwmleds/green_pwm_led
 *   34  /pwmleds/red_pwm_led
 *   35  /soc/adc@4003b000
 *   36  /soc/clock-controller@40065000
 *   37  /soc/dac@40028000
 *   38  /soc/dac@4003f000
 *   39  /soc/ftm@40039000
 *   40  /soc/ftm@4003a000
 *   41  /soc/ftm@400b9000
 *   42  /soc/pinmux@4004d000
 *   43  /soc/gpio@400ff100
 *   44  /soc/i2c@40067000
 *   45  /soc/random@40029000
 *   46  /soc/rtc@4003d000
 *   47  /soc/pinmux@4004b000/spi0_pcs4_ptc0
 *   48  /soc/pinmux@4004c000/spi0_sck_ptd1
 *   49  /soc/pinmux@4004c000/spi0_sin_ptd3
 *   50  /soc/pinmux@4004c000/spi0_sout_ptd2
 *   51  /soc/spi@4002c000
 *   52  /soc/spi@4002d000
 *   53  /soc/timer@e000e010
 *   54  /soc/uart@4006a000
 *   55  /soc/pinmux@4004d000/uart1_rx_pte1
 *   56  /soc/pinmux@4004d000/uart1_tx_pte0
 *   57  /soc/uart@4006b000
 *   58  /soc/pinmux@4004c000/uart2_rx_ptd2
 *   59  /soc/pinmux@4004c000/uart2_tx_ptd3
 *   60  /soc/uart@4006c000
 *   61  /soc/uart@4006d000
 *   62  /soc/usbd@40072000
 *   63  /soc/watchdog@40052000
 *   64  /soc/flash-controller@40020000
 *   65  /soc/flash-controller@40020000/flash@0
 *   66  /soc/flash-controller@40020000/flash@0/partitions
 *   67  /soc/flash-controller@40020000/flash@0/partitions/partition@0
 *   68  /soc/flash-controller@40020000/flash@0/partitions/partition@10000
 *   69  /soc/flash-controller@40020000/flash@0/partitions/partition@30000
 *   70  /soc/flash-controller@40020000/flash@0/partitions/partition@50000
 *   71  /soc/flash-controller@40020000/flash@0/partitions/partition@60000
 *   72  /soc/pinmux@4004a000/i2c0_scl_ptb2
 *   73  /soc/pinmux@4004a000/i2c0_sda_ptb3
 *   74  /soc/i2c@40066000
 *   75  /soc/i2c@40066000/fxos8700@1c
 *   76  /soc/pinmux@40049000/extal0_pta18
 *   77  /soc/pinmux@40049000/ftm0_ch0_pta3
 *   78  /soc/pinmux@40049000/ftm0_ch1_pta4
 *   79  /soc/pinmux@40049000/ftm0_ch2_pta5
 *   80  /soc/pinmux@40049000/ftm0_ch5_pta0
 *   81  /soc/pinmux@40049000/ftm0_flt2_pta18
 *   82  /soc/pinmux@40049000/ftm1_ch0_pta12
 *   83  /soc/pinmux@40049000/ftm1_ch1_pta13
 *   84  /soc/pinmux@40049000/ftm1_flt0_pta19
 *   85  /soc/pinmux@40049000/ftm1_qd_pha_pta12
 *   86  /soc/pinmux@40049000/ftm1_qd_phb_pta13
 *   87  /soc/pinmux@40049000/ftm_clkin0_pta18
 *   88  /soc/pinmux@40049000/ftm_clkin1_pta19
 *   89  /soc/pinmux@40049000/gpioa_pta0
 *   90  /soc/pinmux@40049000/gpioa_pta1
 *   91  /soc/pinmux@40049000/gpioa_pta12
 *   92  /soc/pinmux@40049000/gpioa_pta13
 *   93  /soc/pinmux@40049000/gpioa_pta18
 *   94  /soc/pinmux@40049000/gpioa_pta19
 *   95  /soc/pinmux@40049000/gpioa_pta2
 *   96  /soc/pinmux@40049000/gpioa_pta3
 *   97  /soc/pinmux@40049000/gpioa_pta4
 *   98  /soc/pinmux@40049000/gpioa_pta5
 *   99  /soc/pinmux@40049000/i2s0_tx_bclk_pta5
 *   100 /soc/pinmux@40049000/i2s0_tx_fs_pta13
 *   101 /soc/pinmux@40049000/i2s0_txd0_pta12
 *   102 /soc/pinmux@40049000/jtag_tclk_pta0
 *   103 /soc/pinmux@40049000/jtag_tdi_pta1
 *   104 /soc/pinmux@40049000/jtag_tdo_pta2
 *   105 /soc/pinmux@40049000/jtag_tms_pta3
 *   106 /soc/pinmux@40049000/jtag_trst_b_pta5
 *   107 /soc/pinmux@40049000/lptmr0_alt1_pta19
 *   108 /soc/pinmux@40049000/nmi_b_pta4
 *   109 /soc/pinmux@40049000/uart0_cts_b_pta0
 *   110 /soc/pinmux@40049000/uart0_rts_b_pta3
 *   111 /soc/pinmux@40049000/uart0_rx_pta1
 *   112 /soc/pinmux@40049000/uart0_tx_pta2
 *   113 /soc/pinmux@40049000/usb_clkin_pta5
 *   114 /soc/pinmux@40049000/xtal0_pta19
 *   115 /soc/pinmux@4004a000/adc0_se12_ptb2
 *   116 /soc/pinmux@4004a000/adc0_se13_ptb3
 *   117 /soc/pinmux@4004a000/adc0_se8_ptb0
 *   118 /soc/pinmux@4004a000/adc0_se9_ptb1
 *   119 /soc/pinmux@4004a000/ewm_in_ptb16
 *   120 /soc/pinmux@4004a000/ewm_out_b_ptb17
 *   121 /soc/pinmux@4004a000/ftm0_flt0_ptb3
 *   122 /soc/pinmux@4004a000/ftm0_flt3_ptb2
 *   123 /soc/pinmux@4004a000/ftm1_ch0_ptb0
 *   124 /soc/pinmux@4004a000/ftm1_ch1_ptb1
 *   125 /soc/pinmux@4004a000/ftm1_qd_pha_ptb0
 *   126 /soc/pinmux@4004a000/ftm1_qd_phb_ptb1
 *   127 /soc/pinmux@4004a000/ftm2_ch0_ptb18
 *   128 /soc/pinmux@4004a000/ftm2_ch1_ptb19
 *   129 /soc/pinmux@4004a000/ftm2_qd_pha_ptb18
 *   130 /soc/pinmux@4004a000/ftm2_qd_phb_ptb19
 *   131 /soc/pinmux@4004a000/ftm_clkin0_ptb16
 *   132 /soc/pinmux@4004a000/ftm_clkin1_ptb17
 *   133 /soc/pinmux@4004a000/gpiob_ptb0
 *   134 /soc/pinmux@4004a000/gpiob_ptb1
 *   135 /soc/pinmux@4004a000/gpiob_ptb16
 *   136 /soc/pinmux@4004a000/gpiob_ptb17
 *   137 /soc/pinmux@4004a000/gpiob_ptb18
 *   138 /soc/pinmux@4004a000/gpiob_ptb19
 *   139 /soc/pinmux@4004a000/gpiob_ptb2
 *   140 /soc/pinmux@4004a000/gpiob_ptb3
 *   141 /soc/pinmux@4004a000/i2c0_scl_ptb0
 *   142 /soc/pinmux@4004a000/i2c0_sda_ptb1
 *   143 /soc/pinmux@4004a000/i2s0_tx_bclk_ptb18
 *   144 /soc/pinmux@4004a000/i2s0_tx_fs_ptb19
 *   145 /soc/pinmux@4004a000/spi1_sin_ptb17
 *   146 /soc/pinmux@4004a000/spi1_sout_ptb16
 *   147 /soc/pinmux@4004a000/uart0_cts_b_ptb3
 *   148 /soc/pinmux@4004a000/uart0_rts_b_ptb2
 *   149 /soc/pinmux@4004a000/uart0_rx_ptb16
 *   150 /soc/pinmux@4004a000/uart0_tx_ptb17
 *   151 /soc/pinmux@4004b000/adc0_se14_ptc0
 *   152 /soc/pinmux@4004b000/adc0_se15_ptc1
 *   153 /soc/pinmux@4004b000/adc0_se4b_ptc2
 *   154 /soc/pinmux@4004b000/adc1_se4b_ptc8
 *   155 /soc/pinmux@4004b000/adc1_se5b_ptc9
 *   156 /soc/pinmux@4004b000/adc1_se6b_ptc10
 *   157 /soc/pinmux@4004b000/adc1_se7b_ptc11
 *   158 /soc/pinmux@4004b000/clkout_ptc3
 *   159 /soc/pinmux@4004b000/cmp0_in0_ptc6
 *   160 /soc/pinmux@4004b000/cmp0_in1_ptc7
 *   161 /soc/pinmux@4004b000/cmp0_out_ptc5
 *   162 /soc/pinmux@4004b000/cmp1_in1_ptc3
 *   163 /soc/pinmux@4004b000/cmp1_out_ptc4
 *   164 /soc/pinmux@4004b000/ftm0_ch0_ptc1
 *   165 /soc/pinmux@4004b000/ftm0_ch1_ptc2
 *   166 /soc/pinmux@4004b000/ftm0_ch2_ptc3
 *   167 /soc/pinmux@4004b000/ftm0_ch2_ptc5
 *   168 /soc/pinmux@4004b000/ftm0_ch3_ptc4
 *   169 /soc/pinmux@4004b000/ftm2_flt0_ptc9
 *   170 /soc/pinmux@4004b000/ftm3_ch4_ptc8
 *   171 /soc/pinmux@4004b000/ftm3_ch5_ptc9
 *   172 /soc/pinmux@4004b000/ftm3_ch6_ptc10
 *   173 /soc/pinmux@4004b000/ftm3_ch7_ptc11
 *   174 /soc/pinmux@4004b000/gpioc_ptc0
 *   175 /soc/pinmux@4004b000/gpioc_ptc1
 *   176 /soc/pinmux@4004b000/gpioc_ptc10
 *   177 /soc/pinmux@4004b000/gpioc_ptc11
 *   178 /soc/pinmux@4004b000/gpioc_ptc2
 *   179 /soc/pinmux@4004b000/gpioc_ptc3
 *   180 /soc/pinmux@4004b000/gpioc_ptc4
 *   181 /soc/pinmux@4004b000/gpioc_ptc5
 *   182 /soc/pinmux@4004b000/gpioc_ptc6
 *   183 /soc/pinmux@4004b000/gpioc_ptc7
 *   184 /soc/pinmux@4004b000/gpioc_ptc8
 *   185 /soc/pinmux@4004b000/gpioc_ptc9
 *   186 /soc/pinmux@4004b000/i2c1_scl_ptc10
 *   187 /soc/pinmux@4004b000/i2c1_sda_ptc11
 *   188 /soc/pinmux@4004b000/i2s0_mclk_ptc6
 *   189 /soc/pinmux@4004b000/i2s0_mclk_ptc8
 *   190 /soc/pinmux@4004b000/i2s0_rx_bclk_ptc6
 *   191 /soc/pinmux@4004b000/i2s0_rx_bclk_ptc9
 *   192 /soc/pinmux@4004b000/i2s0_rx_fs_ptc10
 *   193 /soc/pinmux@4004b000/i2s0_rx_fs_ptc7
 *   194 /soc/pinmux@4004b000/i2s0_rxd0_ptc5
 *   195 /soc/pinmux@4004b000/i2s0_tx_bclk_ptc3
 *   196 /soc/pinmux@4004b000/i2s0_tx_fs_ptc2
 *   197 /soc/pinmux@4004b000/i2s0_txd0_ptc1
 *   198 /soc/pinmux@4004b000/lptmr0_alt2_ptc5
 *   199 /soc/pinmux@4004b000/lpuart0_cts_b_ptc2
 *   200 /soc/pinmux@4004b000/lpuart0_rts_b_ptc1
 *   201 /soc/pinmux@4004b000/lpuart0_rx_ptc3
 *   202 /soc/pinmux@4004b000/lpuart0_tx_ptc4
 *   203 /soc/pinmux@4004b000/pdb0_extrg_ptc0
 *   204 /soc/pinmux@4004b000/pdb0_extrg_ptc6
 *   205 /soc/pinmux@4004b000/spi0_pcs0_ptc4
 *   206 /soc/pinmux@4004b000/spi0_pcs1_ptc3
 *   207 /soc/pinmux@4004b000/spi0_pcs2_ptc2
 *   208 /soc/pinmux@4004b000/spi0_pcs3_ptc1
 *   209 /soc/pinmux@4004b000/spi0_sck_ptc5
 *   210 /soc/pinmux@4004b000/spi0_sin_ptc7
 *   211 /soc/pinmux@4004b000/spi0_sout_ptc6
 *   212 /soc/pinmux@4004b000/uart1_cts_b_ptc2
 *   213 /soc/pinmux@4004b000/uart1_rts_b_ptc1
 *   214 /soc/pinmux@4004b000/uart1_rx_ptc3
 *   215 /soc/pinmux@4004b000/uart1_tx_ptc4
 *   216 /soc/pinmux@4004b000/usb_sof_out_ptc0
 *   217 /soc/pinmux@4004b000/usb_sof_out_ptc7
 *   218 /soc/pinmux@4004c000/adc0_se5b_ptd1
 *   219 /soc/pinmux@4004c000/adc0_se6b_ptd5
 *   220 /soc/pinmux@4004c000/adc0_se7b_ptd6
 *   221 /soc/pinmux@4004c000/ewm_in_ptd4
 *   222 /soc/pinmux@4004c000/ewm_out_b_ptd5
 *   223 /soc/pinmux@4004c000/ftm0_ch4_ptd4
 *   224 /soc/pinmux@4004c000/ftm0_ch6_ptd6
 *   225 /soc/pinmux@4004c000/ftm0_ch7_ptd7
 *   226 /soc/pinmux@4004c000/ftm0_flt0_ptd6
 *   227 /soc/pinmux@4004c000/ftm0_flt1_ptd7
 *   228 /soc/pinmux@4004c000/ftm3_ch0_ptd0
 *   229 /soc/pinmux@4004c000/ftm3_ch1_ptd1
 *   230 /soc/pinmux@4004c000/ftm3_ch2_ptd2
 *   231 /soc/pinmux@4004c000/ftm3_ch3_ptd3
 *   232 /soc/pinmux@4004c000/gpiod_ptd0
 *   233 /soc/pinmux@4004c000/gpiod_ptd1
 *   234 /soc/pinmux@4004c000/gpiod_ptd2
 *   235 /soc/pinmux@4004c000/gpiod_ptd3
 *   236 /soc/pinmux@4004c000/gpiod_ptd4
 *   237 /soc/pinmux@4004c000/gpiod_ptd5
 *   238 /soc/pinmux@4004c000/gpiod_ptd6
 *   239 /soc/pinmux@4004c000/gpiod_ptd7
 *   240 /soc/pinmux@4004c000/i2c0_scl_ptd2
 *   241 /soc/pinmux@4004c000/i2c0_sda_ptd3
 *   242 /soc/pinmux@4004c000/lpuart0_cts_b_ptd1
 *   243 /soc/pinmux@4004c000/lpuart0_rts_b_ptd0
 *   244 /soc/pinmux@4004c000/lpuart0_rx_ptd2
 *   245 /soc/pinmux@4004c000/lpuart0_tx_ptd3
 *   246 /soc/pinmux@4004c000/spi0_pcs0_ptd0
 *   247 /soc/pinmux@4004c000/spi0_pcs1_ptd4
 *   248 /soc/pinmux@4004c000/spi0_pcs2_ptd5
 *   249 /soc/pinmux@4004c000/spi0_pcs3_ptd6
 *   250 /soc/pinmux@4004c000/spi1_pcs0_ptd4
 *   251 /soc/pinmux@4004c000/spi1_sck_ptd5
 *   252 /soc/pinmux@4004c000/spi1_sin_ptd7
 *   253 /soc/pinmux@4004c000/spi1_sout_ptd6
 *   254 /soc/pinmux@4004c000/uart0_cts_b_ptd5
 *   255 /soc/pinmux@4004c000/uart0_rts_b_ptd4
 *   256 /soc/pinmux@4004c000/uart0_rx_ptd6
 *   257 /soc/pinmux@4004c000/uart0_tx_ptd7
 *   258 /soc/pinmux@4004c000/uart2_cts_b_ptd1
 *   259 /soc/pinmux@4004c000/uart2_rts_b_ptd0
 *   260 /soc/pinmux@4004d000/adc1_se4a_pte0
 *   261 /soc/pinmux@4004d000/adc1_se5a_pte1
 *   262 /soc/pinmux@4004d000/gpioe_pte0
 *   263 /soc/pinmux@4004d000/gpioe_pte1
 *   264 /soc/pinmux@4004d000/i2c1_scl_pte1
 *   265 /soc/pinmux@4004d000/i2c1_sda_pte0
 *   266 /soc/pinmux@4004d000/rtc_clkout_pte0
 *   267 /soc/pinmux@4004d000/spi1_pcs1_pte0
 *   268 /soc/pinmux@4004d000/spi1_sin_pte1
 *   269 /soc/pinmux@4004d000/spi1_sout_pte1
 *   270 /soc/sim@40047000/bus_clk
 *   271 /soc/sim@40047000/core_clk
 *   272 /soc/sim@40047000/flash_clk
 *   273 /soc/sim@40047000/flexbus_clk
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_1fff0000) fn(DT_N_S_memory_20000000) fn(DT_N_S_leds) fn(DT_N_S_pwmleds) fn(DT_N_S_gpio_keys) fn(DT_N_S_connector)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_1fff0000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_1fff0000) fn(DT_N_S_memory_20000000) fn(DT_N_S_leds) fn(DT_N_S_pwmleds) fn(DT_N_S_gpio_keys) fn(DT_N_S_connector) 
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_1fff0000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_ORD 0

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /connector */ \
	4, /* /memory@1fff0000 */ \
	5, /* /memory@20000000 */ \
	6, /* /cpus */ \
	8, /* /gpio_keys */ \
	9, /* /soc */ \
	18, /* /leds */ \
	26, /* /pwmleds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_nxp_mk22f12 DT_N
#define DT_N_INST_0_nxp_k22f    DT_N
#define DT_N_INST_0_nxp_k2x     DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_nxp_mk22f12 1
#define DT_N_COMPAT_MATCHES_nxp_k22f 1
#define DT_N_COMPAT_MATCHES_nxp_k2x 1
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"nxp,mk22f12", "nxp,k22f", "nxp,k2x"}
#define DT_N_P_compatible_IDX_0 "nxp,mk22f12"
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_1 "nxp,k22f"
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_IDX_2 "nxp,k2x"
#define DT_N_P_compatible_IDX_2_EXISTS 1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1) \
	fn(DT_N, compatible, 2)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__) \
	fn(DT_N, compatible, 1, __VA_ARGS__) \
	fn(DT_N, compatible, 2, __VA_ARGS__)
#define DT_N_P_compatible_LEN 3
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /connector
 *
 * Node identifier: DT_N_S_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arduino-header-r3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_connector_PATH "/connector"

/* Node's name with unit-address: */
#define DT_N_S_connector_FULL_NAME "connector"

/* Node parent (/) identifier: */
#define DT_N_S_connector_PARENT DT_N
#define DT_N_S_connector_FOREACH_CHILD(fn) 
#define DT_N_S_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_connector_ORD 3

/* Ordinals for what this node depends on directly: */
#define DT_N_S_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_connector_REG_NUM 0
#define DT_N_S_connector_RANGES_NUM 0
#define DT_N_S_connector_FOREACH_RANGE(fn) 
#define DT_N_S_connector_IRQ_NUM 0
#define DT_N_S_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_LEN 1
#define DT_N_S_connector_P_compatible_EXISTS 1
#define DT_N_S_connector_P_wakeup_source 0
#define DT_N_S_connector_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /memory@1fff0000
 *
 * Node identifier: DT_N_S_memory_1fff0000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_1fff0000_PATH "/memory@1fff0000"

/* Node's name with unit-address: */
#define DT_N_S_memory_1fff0000_FULL_NAME "memory@1fff0000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_1fff0000_PARENT DT_N
#define DT_N_S_memory_1fff0000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_1fff0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_1fff0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_1fff0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_1fff0000_ORD 4

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_1fff0000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_1fff0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_1fff0000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_1fff0000
#define DT_N_NODELABEL_sram_l DT_N_S_memory_1fff0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_1fff0000_REG_NUM 1
#define DT_N_S_memory_1fff0000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_1fff0000_REG_IDX_0_VAL_ADDRESS 536805376 /* 0x1fff0000 */
#define DT_N_S_memory_1fff0000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_memory_1fff0000_RANGES_NUM 0
#define DT_N_S_memory_1fff0000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_1fff0000_IRQ_NUM 0
#define DT_N_S_memory_1fff0000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_1fff0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_1fff0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_1fff0000_P_reg {536805376 /* 0x1fff0000 */, 65536 /* 0x10000 */}
#define DT_N_S_memory_1fff0000_P_reg_IDX_0 536805376
#define DT_N_S_memory_1fff0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_1fff0000_P_reg_IDX_1 65536
#define DT_N_S_memory_1fff0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_1fff0000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_1fff0000, reg, 0) \
	fn(DT_N_S_memory_1fff0000, reg, 1)
#define DT_N_S_memory_1fff0000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_1fff0000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_1fff0000, reg, 1, __VA_ARGS__)
#define DT_N_S_memory_1fff0000_P_reg_EXISTS 1
#define DT_N_S_memory_1fff0000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_1fff0000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_1fff0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_1fff0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_1fff0000, compatible, 0)
#define DT_N_S_memory_1fff0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_1fff0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_1fff0000_P_compatible_LEN 1
#define DT_N_S_memory_1fff0000_P_compatible_EXISTS 1
#define DT_N_S_memory_1fff0000_P_wakeup_source 0
#define DT_N_S_memory_1fff0000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /memory@20000000
 *
 * Node identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20000000_PATH "/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20000000_FULL_NAME "memory@20000000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N
#define DT_N_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_20000000_ORD 5

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_1_mmio_sram DT_N_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 65536 /* 0x10000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_1 65536
#define DT_N_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, reg, 0) \
	fn(DT_N_S_memory_20000000, reg, 1)
#define DT_N_S_memory_20000000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_20000000, reg, 1, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, compatible, 0)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_memory_20000000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) 
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 6

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	7, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m4f):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m4f.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 7

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	6, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m4f DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m4f 1
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m4f"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m4f"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, reg, 0)
#define DT_N_S_cpus_S_cpu_0_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, reg, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1) 
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 8

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	14, /* /gpio_keys/button_0 */ \
	17, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_clock_controller_40064000) fn(DT_N_S_soc_S_clock_controller_40065000) fn(DT_N_S_soc_S_rtc_4003d000) fn(DT_N_S_soc_S_sim_40047000) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc_S_i2c_40066000) fn(DT_N_S_soc_S_i2c_40067000) fn(DT_N_S_soc_S_uart_4006a000) fn(DT_N_S_soc_S_uart_4006b000) fn(DT_N_S_soc_S_uart_4006c000) fn(DT_N_S_soc_S_uart_4006d000) fn(DT_N_S_soc_S_pinmux_40049000) fn(DT_N_S_soc_S_pinmux_4004a000) fn(DT_N_S_soc_S_pinmux_4004b000) fn(DT_N_S_soc_S_pinmux_4004c000) fn(DT_N_S_soc_S_pinmux_4004d000) fn(DT_N_S_soc_S_gpio_400ff000) fn(DT_N_S_soc_S_gpio_400ff040) fn(DT_N_S_soc_S_gpio_400ff080) fn(DT_N_S_soc_S_gpio_400ff0c0) fn(DT_N_S_soc_S_gpio_400ff100) fn(DT_N_S_soc_S_spi_4002c000) fn(DT_N_S_soc_S_spi_4002d000) fn(DT_N_S_soc_S_watchdog_40052000) fn(DT_N_S_soc_S_ftm_40038000) fn(DT_N_S_soc_S_ftm_40039000) fn(DT_N_S_soc_S_ftm_4003a000) fn(DT_N_S_soc_S_ftm_400b9000) fn(DT_N_S_soc_S_adc_4003b000) fn(DT_N_S_soc_S_dac_4003f000) fn(DT_N_S_soc_S_dac_40028000) fn(DT_N_S_soc_S_usbd_40072000) fn(DT_N_S_soc_S_random_40029000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40064000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40065000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_4003d000, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40066000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40067000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006a000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006b000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006c000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006d000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff0c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff100, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002d000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40052000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_40038000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_40039000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_4003a000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_400b9000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4003b000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_4003f000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_usbd_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_random_40029000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_clock_controller_40064000) fn(DT_N_S_soc_S_clock_controller_40065000) fn(DT_N_S_soc_S_rtc_4003d000) fn(DT_N_S_soc_S_sim_40047000) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc_S_i2c_40066000) fn(DT_N_S_soc_S_uart_4006b000) fn(DT_N_S_soc_S_pinmux_40049000) fn(DT_N_S_soc_S_pinmux_4004a000) fn(DT_N_S_soc_S_pinmux_4004b000) fn(DT_N_S_soc_S_pinmux_4004c000) fn(DT_N_S_soc_S_pinmux_4004d000) fn(DT_N_S_soc_S_gpio_400ff000) fn(DT_N_S_soc_S_gpio_400ff040) fn(DT_N_S_soc_S_gpio_400ff080) fn(DT_N_S_soc_S_gpio_400ff0c0) fn(DT_N_S_soc_S_gpio_400ff100) fn(DT_N_S_soc_S_spi_4002c000) fn(DT_N_S_soc_S_watchdog_40052000) fn(DT_N_S_soc_S_ftm_40038000) fn(DT_N_S_soc_S_adc_4003b000) fn(DT_N_S_soc_S_dac_4003f000) fn(DT_N_S_soc_S_usbd_40072000) fn(DT_N_S_soc_S_random_40029000) 
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40064000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40065000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_4003d000, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40066000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006b000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff0c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff100, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002c000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40052000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_40038000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4003b000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_4003f000, __VA_ARGS__) fn(DT_N_S_soc_S_usbd_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_random_40029000, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 9

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */ \
	12, /* /soc/pinmux@4004b000 */ \
	13, /* /soc/gpio@400ff080 */ \
	15, /* /soc/pinmux@4004a000 */ \
	16, /* /soc/gpio@400ff040 */ \
	19, /* /soc/pinmux@40049000 */ \
	20, /* /soc/gpio@400ff000 */ \
	23, /* /soc/pinmux@4004c000 */ \
	24, /* /soc/gpio@400ff0c0 */ \
	27, /* /soc/clock-controller@40064000 */ \
	31, /* /soc/ftm@40038000 */ \
	35, /* /soc/adc@4003b000 */ \
	36, /* /soc/clock-controller@40065000 */ \
	37, /* /soc/dac@40028000 */ \
	38, /* /soc/dac@4003f000 */ \
	39, /* /soc/ftm@40039000 */ \
	40, /* /soc/ftm@4003a000 */ \
	41, /* /soc/ftm@400b9000 */ \
	42, /* /soc/pinmux@4004d000 */ \
	43, /* /soc/gpio@400ff100 */ \
	44, /* /soc/i2c@40067000 */ \
	45, /* /soc/random@40029000 */ \
	46, /* /soc/rtc@4003d000 */ \
	51, /* /soc/spi@4002c000 */ \
	52, /* /soc/spi@4002d000 */ \
	53, /* /soc/timer@e000e010 */ \
	54, /* /soc/uart@4006a000 */ \
	57, /* /soc/uart@4006b000 */ \
	60, /* /soc/uart@4006c000 */ \
	61, /* /soc/uart@4006d000 */ \
	62, /* /soc/usbd@40072000 */ \
	63, /* /soc/watchdog@40052000 */ \
	64, /* /soc/flash-controller@40020000 */ \
	74, /* /soc/i2c@40066000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 10

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	13, /* /soc/gpio@400ff080 */ \
	16, /* /soc/gpio@400ff040 */ \
	20, /* /soc/gpio@400ff000 */ \
	24, /* /soc/gpio@400ff0c0 */ \
	31, /* /soc/ftm@40038000 */ \
	35, /* /soc/adc@4003b000 */ \
	37, /* /soc/dac@40028000 */ \
	38, /* /soc/dac@4003f000 */ \
	39, /* /soc/ftm@40039000 */ \
	40, /* /soc/ftm@4003a000 */ \
	41, /* /soc/ftm@400b9000 */ \
	43, /* /soc/gpio@400ff100 */ \
	44, /* /soc/i2c@40067000 */ \
	45, /* /soc/random@40029000 */ \
	51, /* /soc/spi@4002c000 */ \
	52, /* /soc/spi@4002d000 */ \
	54, /* /soc/uart@4006a000 */ \
	57, /* /soc/uart@4006b000 */ \
	60, /* /soc/uart@4006c000 */ \
	61, /* /soc/uart@4006d000 */ \
	62, /* /soc/usbd@40072000 */ \
	63, /* /soc/watchdog@40052000 */ \
	64, /* /soc/flash-controller@40020000 */ \
	74, /* /soc/i2c@40066000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 1)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/sim@40047000
 *
 * Node identifier: DT_N_S_soc_S_sim_40047000
 *
 * Binding (compatible = nxp,kinetis-sim):
 *   $ZEPHYR_BASE/dts/bindings/arm/nxp,kinetis-sim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sim_40047000_PATH "/soc/sim@40047000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sim_40047000_FULL_NAME "sim@40047000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sim_40047000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sim_40047000_S_core_clk) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk)
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sim_40047000_S_core_clk) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk) 
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sim_40047000_ORD 11

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sim_40047000_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sim_40047000_SUPPORTS_ORDS \
	12, /* /soc/pinmux@4004b000 */ \
	15, /* /soc/pinmux@4004a000 */ \
	19, /* /soc/pinmux@40049000 */ \
	23, /* /soc/pinmux@4004c000 */ \
	31, /* /soc/ftm@40038000 */ \
	39, /* /soc/ftm@40039000 */ \
	40, /* /soc/ftm@4003a000 */ \
	41, /* /soc/ftm@400b9000 */ \
	42, /* /soc/pinmux@4004d000 */ \
	44, /* /soc/i2c@40067000 */ \
	51, /* /soc/spi@4002c000 */ \
	52, /* /soc/spi@4002d000 */ \
	54, /* /soc/uart@4006a000 */ \
	57, /* /soc/uart@4006b000 */ \
	60, /* /soc/uart@4006c000 */ \
	61, /* /soc/uart@4006d000 */ \
	63, /* /soc/watchdog@40052000 */ \
	74, /* /soc/i2c@40066000 */ \
	270, /* /soc/sim@40047000/bus_clk */ \
	271, /* /soc/sim@40047000/core_clk */ \
	272, /* /soc/sim@40047000/flash_clk */ \
	273, /* /soc/sim@40047000/flexbus_clk */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sim_40047000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_sim DT_N_S_soc_S_sim_40047000
#define DT_N_NODELABEL_sim          DT_N_S_soc_S_sim_40047000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sim_40047000_REG_NUM 1
#define DT_N_S_soc_S_sim_40047000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_REG_IDX_0_VAL_ADDRESS 1074032640 /* 0x40047000 */
#define DT_N_S_soc_S_sim_40047000_REG_IDX_0_VAL_SIZE 4192 /* 0x1060 */
#define DT_N_S_soc_S_sim_40047000_RANGES_NUM 0
#define DT_N_S_soc_S_sim_40047000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sim_40047000_IRQ_NUM 0
#define DT_N_S_soc_S_sim_40047000_COMPAT_MATCHES_nxp_kinetis_sim 1
#define DT_N_S_soc_S_sim_40047000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sim_40047000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sim_40047000_P_reg {1074032640 /* 0x40047000 */, 4192 /* 0x1060 */}
#define DT_N_S_soc_S_sim_40047000_P_reg_IDX_0 1074032640
#define DT_N_S_soc_S_sim_40047000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_reg_IDX_1 4192
#define DT_N_S_soc_S_sim_40047000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000, reg, 0) \
	fn(DT_N_S_soc_S_sim_40047000, reg, 1)
#define DT_N_S_soc_S_sim_40047000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sim_40047000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_label "SIM"
#define DT_N_S_soc_S_sim_40047000_P_label_STRING_TOKEN SIM
#define DT_N_S_soc_S_sim_40047000_P_label_STRING_UPPER_TOKEN SIM
#define DT_N_S_soc_S_sim_40047000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000, label, 0) \
	fn(DT_N_S_soc_S_sim_40047000, label, 1) \
	fn(DT_N_S_soc_S_sim_40047000, label, 2)
#define DT_N_S_soc_S_sim_40047000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sim_40047000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sim_40047000, label, 2, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_P_label_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_pllfll_select 1
#define DT_N_S_soc_S_sim_40047000_P_pllfll_select_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_er32k_select 2
#define DT_N_S_soc_S_sim_40047000_P_er32k_select_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_compatible {"nxp,kinetis-sim"}
#define DT_N_S_soc_S_sim_40047000_P_compatible_IDX_0 "nxp,kinetis-sim"
#define DT_N_S_soc_S_sim_40047000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000, compatible, 0)
#define DT_N_S_soc_S_sim_40047000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_P_compatible_LEN 1
#define DT_N_S_soc_S_sim_40047000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_wakeup_source 0
#define DT_N_S_soc_S_sim_40047000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000
 *
 * Binding (compatible = nxp,kinetis-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,kinetis-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_PATH "/soc/pinmux@4004b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_FULL_NAME "pinmux@4004b000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11)
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11) 
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_ORD 12

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_SUPPORTS_ORDS \
	13, /* /soc/gpio@400ff080 */ \
	47, /* /soc/pinmux@4004b000/spi0_pcs4_ptc0 */ \
	151, /* /soc/pinmux@4004b000/adc0_se14_ptc0 */ \
	152, /* /soc/pinmux@4004b000/adc0_se15_ptc1 */ \
	153, /* /soc/pinmux@4004b000/adc0_se4b_ptc2 */ \
	154, /* /soc/pinmux@4004b000/adc1_se4b_ptc8 */ \
	155, /* /soc/pinmux@4004b000/adc1_se5b_ptc9 */ \
	156, /* /soc/pinmux@4004b000/adc1_se6b_ptc10 */ \
	157, /* /soc/pinmux@4004b000/adc1_se7b_ptc11 */ \
	158, /* /soc/pinmux@4004b000/clkout_ptc3 */ \
	159, /* /soc/pinmux@4004b000/cmp0_in0_ptc6 */ \
	160, /* /soc/pinmux@4004b000/cmp0_in1_ptc7 */ \
	161, /* /soc/pinmux@4004b000/cmp0_out_ptc5 */ \
	162, /* /soc/pinmux@4004b000/cmp1_in1_ptc3 */ \
	163, /* /soc/pinmux@4004b000/cmp1_out_ptc4 */ \
	164, /* /soc/pinmux@4004b000/ftm0_ch0_ptc1 */ \
	165, /* /soc/pinmux@4004b000/ftm0_ch1_ptc2 */ \
	166, /* /soc/pinmux@4004b000/ftm0_ch2_ptc3 */ \
	167, /* /soc/pinmux@4004b000/ftm0_ch2_ptc5 */ \
	168, /* /soc/pinmux@4004b000/ftm0_ch3_ptc4 */ \
	169, /* /soc/pinmux@4004b000/ftm2_flt0_ptc9 */ \
	170, /* /soc/pinmux@4004b000/ftm3_ch4_ptc8 */ \
	171, /* /soc/pinmux@4004b000/ftm3_ch5_ptc9 */ \
	172, /* /soc/pinmux@4004b000/ftm3_ch6_ptc10 */ \
	173, /* /soc/pinmux@4004b000/ftm3_ch7_ptc11 */ \
	174, /* /soc/pinmux@4004b000/gpioc_ptc0 */ \
	175, /* /soc/pinmux@4004b000/gpioc_ptc1 */ \
	176, /* /soc/pinmux@4004b000/gpioc_ptc10 */ \
	177, /* /soc/pinmux@4004b000/gpioc_ptc11 */ \
	178, /* /soc/pinmux@4004b000/gpioc_ptc2 */ \
	179, /* /soc/pinmux@4004b000/gpioc_ptc3 */ \
	180, /* /soc/pinmux@4004b000/gpioc_ptc4 */ \
	181, /* /soc/pinmux@4004b000/gpioc_ptc5 */ \
	182, /* /soc/pinmux@4004b000/gpioc_ptc6 */ \
	183, /* /soc/pinmux@4004b000/gpioc_ptc7 */ \
	184, /* /soc/pinmux@4004b000/gpioc_ptc8 */ \
	185, /* /soc/pinmux@4004b000/gpioc_ptc9 */ \
	186, /* /soc/pinmux@4004b000/i2c1_scl_ptc10 */ \
	187, /* /soc/pinmux@4004b000/i2c1_sda_ptc11 */ \
	188, /* /soc/pinmux@4004b000/i2s0_mclk_ptc6 */ \
	189, /* /soc/pinmux@4004b000/i2s0_mclk_ptc8 */ \
	190, /* /soc/pinmux@4004b000/i2s0_rx_bclk_ptc6 */ \
	191, /* /soc/pinmux@4004b000/i2s0_rx_bclk_ptc9 */ \
	192, /* /soc/pinmux@4004b000/i2s0_rx_fs_ptc10 */ \
	193, /* /soc/pinmux@4004b000/i2s0_rx_fs_ptc7 */ \
	194, /* /soc/pinmux@4004b000/i2s0_rxd0_ptc5 */ \
	195, /* /soc/pinmux@4004b000/i2s0_tx_bclk_ptc3 */ \
	196, /* /soc/pinmux@4004b000/i2s0_tx_fs_ptc2 */ \
	197, /* /soc/pinmux@4004b000/i2s0_txd0_ptc1 */ \
	198, /* /soc/pinmux@4004b000/lptmr0_alt2_ptc5 */ \
	199, /* /soc/pinmux@4004b000/lpuart0_cts_b_ptc2 */ \
	200, /* /soc/pinmux@4004b000/lpuart0_rts_b_ptc1 */ \
	201, /* /soc/pinmux@4004b000/lpuart0_rx_ptc3 */ \
	202, /* /soc/pinmux@4004b000/lpuart0_tx_ptc4 */ \
	203, /* /soc/pinmux@4004b000/pdb0_extrg_ptc0 */ \
	204, /* /soc/pinmux@4004b000/pdb0_extrg_ptc6 */ \
	205, /* /soc/pinmux@4004b000/spi0_pcs0_ptc4 */ \
	206, /* /soc/pinmux@4004b000/spi0_pcs1_ptc3 */ \
	207, /* /soc/pinmux@4004b000/spi0_pcs2_ptc2 */ \
	208, /* /soc/pinmux@4004b000/spi0_pcs3_ptc1 */ \
	209, /* /soc/pinmux@4004b000/spi0_sck_ptc5 */ \
	210, /* /soc/pinmux@4004b000/spi0_sin_ptc7 */ \
	211, /* /soc/pinmux@4004b000/spi0_sout_ptc6 */ \
	212, /* /soc/pinmux@4004b000/uart1_cts_b_ptc2 */ \
	213, /* /soc/pinmux@4004b000/uart1_rts_b_ptc1 */ \
	214, /* /soc/pinmux@4004b000/uart1_rx_ptc3 */ \
	215, /* /soc/pinmux@4004b000/uart1_tx_ptc4 */ \
	216, /* /soc/pinmux@4004b000/usb_sof_out_ptc0 */ \
	217, /* /soc/pinmux@4004b000/usb_sof_out_ptc7 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_EXISTS 1
#define DT_N_INST_2_nxp_kinetis_pinmux DT_N_S_soc_S_pinmux_4004b000
#define DT_N_NODELABEL_portc           DT_N_S_soc_S_pinmux_4004b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_REG_NUM 1
#define DT_N_S_soc_S_pinmux_4004b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_REG_IDX_0_VAL_ADDRESS 1074049024 /* 0x4004b000 */
#define DT_N_S_soc_S_pinmux_4004b000_REG_IDX_0_VAL_SIZE 208 /* 0xd0 */
#define DT_N_S_soc_S_pinmux_4004b000_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_COMPAT_MATCHES_nxp_kinetis_pinmux 1
#define DT_N_S_soc_S_pinmux_4004b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_P_reg {1074049024 /* 0x4004b000 */, 208 /* 0xd0 */}
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_IDX_0 1074049024
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_IDX_1 208
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000, reg, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000, reg, 1)
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_offset 4152
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_bits 11
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_LEN 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible {"nxp,kinetis-pinmux"}
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_IDX_0 "nxp,kinetis-pinmux"
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_wakeup_source 0
#define DT_N_S_soc_S_pinmux_4004b000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ff080
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ff080
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ff080_PATH "/soc/gpio@400ff080"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ff080_FULL_NAME "gpio@400ff080"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ff080_PARENT DT_N_S_soc
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ff080_ORD 13

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ff080_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ff080_SUPPORTS_ORDS \
	14, /* /gpio_keys/button_0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ff080_EXISTS 1
#define DT_N_INST_2_nxp_kinetis_gpio DT_N_S_soc_S_gpio_400ff080
#define DT_N_NODELABEL_gpioc         DT_N_S_soc_S_gpio_400ff080

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ff080_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ff080_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_REG_IDX_0_VAL_ADDRESS 1074786432 /* 0x400ff080 */
#define DT_N_S_soc_S_gpio_400ff080_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400ff080_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ff080_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_VAL_irq 61
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_gpio_400ff080_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ff080_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ff080_P_reg {1074786432 /* 0x400ff080 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400ff080_P_reg_IDX_0 1074786432
#define DT_N_S_soc_S_gpio_400ff080_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400ff080_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff080, reg, 0) \
	fn(DT_N_S_soc_S_gpio_400ff080, reg, 1)
#define DT_N_S_soc_S_gpio_400ff080_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff080, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff080, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_label "GPIO_2"
#define DT_N_S_soc_S_gpio_400ff080_P_label_STRING_TOKEN GPIO_2
#define DT_N_S_soc_S_gpio_400ff080_P_label_STRING_UPPER_TOKEN GPIO_2
#define DT_N_S_soc_S_gpio_400ff080_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff080, label, 0) \
	fn(DT_N_S_soc_S_gpio_400ff080, label, 1) \
	fn(DT_N_S_soc_S_gpio_400ff080, label, 2) \
	fn(DT_N_S_soc_S_gpio_400ff080, label, 3) \
	fn(DT_N_S_soc_S_gpio_400ff080, label, 4) \
	fn(DT_N_S_soc_S_gpio_400ff080, label, 5)
#define DT_N_S_soc_S_gpio_400ff080_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff080, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff080, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff080, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff080, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff080, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff080, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ff080_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ff080_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_status "okay"
#define DT_N_S_soc_S_gpio_400ff080_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff080_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff080_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_400ff080_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff080_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff080_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff080, status, 0) \
	fn(DT_N_S_soc_S_gpio_400ff080, status, 1) \
	fn(DT_N_S_soc_S_gpio_400ff080, status, 2) \
	fn(DT_N_S_soc_S_gpio_400ff080, status, 3)
#define DT_N_S_soc_S_gpio_400ff080_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff080, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff080, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff080, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff080, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff080, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts {61 /* 0x3d */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_IDX_0 61
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff080, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_400ff080, interrupts, 1)
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff080, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff080, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ff080_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_0
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_0_PATH "/gpio_keys/button_0"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME "button_0"

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_0_PARENT DT_N_S_gpio_keys
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_0_ORD 14

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_0_REQUIRES_ORDS \
	8, /* /gpio_keys */ \
	13, /* /soc/gpio@400ff080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw1               DT_N_S_gpio_keys_S_button_0
#define DT_N_NODELABEL_user_button_2 DT_N_S_gpio_keys_S_button_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_0_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_0_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_0_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff080
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label "User SW2"
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_TOKEN User_SW2
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UPPER_TOKEN USER_SW2
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, label, 0) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 1) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 2) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 3) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 4) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 5) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 6) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 7)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 1, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 2, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 3, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 4, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 5, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 6, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 7, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000
 *
 * Binding (compatible = nxp,kinetis-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,kinetis-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_PATH "/soc/pinmux@4004a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_FULL_NAME "pinmux@4004a000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19)
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19) 
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_ORD 15

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_SUPPORTS_ORDS \
	16, /* /soc/gpio@400ff040 */ \
	72, /* /soc/pinmux@4004a000/i2c0_scl_ptb2 */ \
	73, /* /soc/pinmux@4004a000/i2c0_sda_ptb3 */ \
	115, /* /soc/pinmux@4004a000/adc0_se12_ptb2 */ \
	116, /* /soc/pinmux@4004a000/adc0_se13_ptb3 */ \
	117, /* /soc/pinmux@4004a000/adc0_se8_ptb0 */ \
	118, /* /soc/pinmux@4004a000/adc0_se9_ptb1 */ \
	119, /* /soc/pinmux@4004a000/ewm_in_ptb16 */ \
	120, /* /soc/pinmux@4004a000/ewm_out_b_ptb17 */ \
	121, /* /soc/pinmux@4004a000/ftm0_flt0_ptb3 */ \
	122, /* /soc/pinmux@4004a000/ftm0_flt3_ptb2 */ \
	123, /* /soc/pinmux@4004a000/ftm1_ch0_ptb0 */ \
	124, /* /soc/pinmux@4004a000/ftm1_ch1_ptb1 */ \
	125, /* /soc/pinmux@4004a000/ftm1_qd_pha_ptb0 */ \
	126, /* /soc/pinmux@4004a000/ftm1_qd_phb_ptb1 */ \
	127, /* /soc/pinmux@4004a000/ftm2_ch0_ptb18 */ \
	128, /* /soc/pinmux@4004a000/ftm2_ch1_ptb19 */ \
	129, /* /soc/pinmux@4004a000/ftm2_qd_pha_ptb18 */ \
	130, /* /soc/pinmux@4004a000/ftm2_qd_phb_ptb19 */ \
	131, /* /soc/pinmux@4004a000/ftm_clkin0_ptb16 */ \
	132, /* /soc/pinmux@4004a000/ftm_clkin1_ptb17 */ \
	133, /* /soc/pinmux@4004a000/gpiob_ptb0 */ \
	134, /* /soc/pinmux@4004a000/gpiob_ptb1 */ \
	135, /* /soc/pinmux@4004a000/gpiob_ptb16 */ \
	136, /* /soc/pinmux@4004a000/gpiob_ptb17 */ \
	137, /* /soc/pinmux@4004a000/gpiob_ptb18 */ \
	138, /* /soc/pinmux@4004a000/gpiob_ptb19 */ \
	139, /* /soc/pinmux@4004a000/gpiob_ptb2 */ \
	140, /* /soc/pinmux@4004a000/gpiob_ptb3 */ \
	141, /* /soc/pinmux@4004a000/i2c0_scl_ptb0 */ \
	142, /* /soc/pinmux@4004a000/i2c0_sda_ptb1 */ \
	143, /* /soc/pinmux@4004a000/i2s0_tx_bclk_ptb18 */ \
	144, /* /soc/pinmux@4004a000/i2s0_tx_fs_ptb19 */ \
	145, /* /soc/pinmux@4004a000/spi1_sin_ptb17 */ \
	146, /* /soc/pinmux@4004a000/spi1_sout_ptb16 */ \
	147, /* /soc/pinmux@4004a000/uart0_cts_b_ptb3 */ \
	148, /* /soc/pinmux@4004a000/uart0_rts_b_ptb2 */ \
	149, /* /soc/pinmux@4004a000/uart0_rx_ptb16 */ \
	150, /* /soc/pinmux@4004a000/uart0_tx_ptb17 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_pinmux DT_N_S_soc_S_pinmux_4004a000
#define DT_N_NODELABEL_portb           DT_N_S_soc_S_pinmux_4004a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_REG_NUM 1
#define DT_N_S_soc_S_pinmux_4004a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_REG_IDX_0_VAL_ADDRESS 1074044928 /* 0x4004a000 */
#define DT_N_S_soc_S_pinmux_4004a000_REG_IDX_0_VAL_SIZE 208 /* 0xd0 */
#define DT_N_S_soc_S_pinmux_4004a000_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_COMPAT_MATCHES_nxp_kinetis_pinmux 1
#define DT_N_S_soc_S_pinmux_4004a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_P_reg {1074044928 /* 0x4004a000 */, 208 /* 0xd0 */}
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_IDX_0 1074044928
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_IDX_1 208
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000, reg, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000, reg, 1)
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_offset 4152
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_bits 10
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_LEN 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible {"nxp,kinetis-pinmux"}
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_IDX_0 "nxp,kinetis-pinmux"
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_wakeup_source 0
#define DT_N_S_soc_S_pinmux_4004a000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ff040
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ff040
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ff040_PATH "/soc/gpio@400ff040"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ff040_FULL_NAME "gpio@400ff040"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ff040_PARENT DT_N_S_soc
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ff040_ORD 16

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ff040_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ff040_SUPPORTS_ORDS \
	17, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ff040_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_gpio DT_N_S_soc_S_gpio_400ff040
#define DT_N_NODELABEL_gpiob         DT_N_S_soc_S_gpio_400ff040

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ff040_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ff040_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_REG_IDX_0_VAL_ADDRESS 1074786368 /* 0x400ff040 */
#define DT_N_S_soc_S_gpio_400ff040_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400ff040_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ff040_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_VAL_irq 60
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_gpio_400ff040_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ff040_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ff040_P_reg {1074786368 /* 0x400ff040 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400ff040_P_reg_IDX_0 1074786368
#define DT_N_S_soc_S_gpio_400ff040_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400ff040_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff040, reg, 0) \
	fn(DT_N_S_soc_S_gpio_400ff040, reg, 1)
#define DT_N_S_soc_S_gpio_400ff040_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff040, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff040, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_label "GPIO_1"
#define DT_N_S_soc_S_gpio_400ff040_P_label_STRING_TOKEN GPIO_1
#define DT_N_S_soc_S_gpio_400ff040_P_label_STRING_UPPER_TOKEN GPIO_1
#define DT_N_S_soc_S_gpio_400ff040_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff040, label, 0) \
	fn(DT_N_S_soc_S_gpio_400ff040, label, 1) \
	fn(DT_N_S_soc_S_gpio_400ff040, label, 2) \
	fn(DT_N_S_soc_S_gpio_400ff040, label, 3) \
	fn(DT_N_S_soc_S_gpio_400ff040, label, 4) \
	fn(DT_N_S_soc_S_gpio_400ff040, label, 5)
#define DT_N_S_soc_S_gpio_400ff040_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff040, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff040, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff040, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff040, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff040, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff040, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ff040_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ff040_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_status "okay"
#define DT_N_S_soc_S_gpio_400ff040_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff040_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff040_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_400ff040_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff040_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff040_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff040, status, 0) \
	fn(DT_N_S_soc_S_gpio_400ff040, status, 1) \
	fn(DT_N_S_soc_S_gpio_400ff040, status, 2) \
	fn(DT_N_S_soc_S_gpio_400ff040, status, 3)
#define DT_N_S_soc_S_gpio_400ff040_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff040, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff040, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff040, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff040, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff040, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts {60 /* 0x3c */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_IDX_0 60
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff040, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_400ff040, interrupts, 1)
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff040, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff040, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ff040_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_1
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_1_PATH "/gpio_keys/button_1"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME "button_1"

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_1_PARENT DT_N_S_gpio_keys
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_1_ORD 17

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_1_REQUIRES_ORDS \
	8, /* /gpio_keys */ \
	16, /* /soc/gpio@400ff040 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_1_EXISTS 1
#define DT_N_ALIAS_sw0               DT_N_S_gpio_keys_S_button_1
#define DT_N_NODELABEL_user_button_3 DT_N_S_gpio_keys_S_button_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_1_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_1_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_1_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff040
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin 17
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label "User SW3"
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_TOKEN User_SW3
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UPPER_TOKEN USER_SW3
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, label, 0) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 1) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 2) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 3) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 4) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 5) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 6) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 7)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 1, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 2, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 3, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 4, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 5, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 6, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 7, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) 
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 18

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	21, /* /leds/led_0 */ \
	22, /* /leds/led_1 */ \
	25, /* /leds/led_2 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pinmux@40049000
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000
 *
 * Binding (compatible = nxp,kinetis-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,kinetis-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_PATH "/soc/pinmux@40049000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_FULL_NAME "pinmux@40049000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4) fn(DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5) fn(DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13) fn(DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18) fn(DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19) fn(DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19)
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4) fn(DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5) fn(DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13) fn(DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18) fn(DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19) fn(DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19) 
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_ORD 19

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_SUPPORTS_ORDS \
	20, /* /soc/gpio@400ff000 */ \
	28, /* /soc/pinmux@40049000/ftm0_ch6_pta1 */ \
	29, /* /soc/pinmux@40049000/ftm0_ch7_pta2 */ \
	76, /* /soc/pinmux@40049000/extal0_pta18 */ \
	77, /* /soc/pinmux@40049000/ftm0_ch0_pta3 */ \
	78, /* /soc/pinmux@40049000/ftm0_ch1_pta4 */ \
	79, /* /soc/pinmux@40049000/ftm0_ch2_pta5 */ \
	80, /* /soc/pinmux@40049000/ftm0_ch5_pta0 */ \
	81, /* /soc/pinmux@40049000/ftm0_flt2_pta18 */ \
	82, /* /soc/pinmux@40049000/ftm1_ch0_pta12 */ \
	83, /* /soc/pinmux@40049000/ftm1_ch1_pta13 */ \
	84, /* /soc/pinmux@40049000/ftm1_flt0_pta19 */ \
	85, /* /soc/pinmux@40049000/ftm1_qd_pha_pta12 */ \
	86, /* /soc/pinmux@40049000/ftm1_qd_phb_pta13 */ \
	87, /* /soc/pinmux@40049000/ftm_clkin0_pta18 */ \
	88, /* /soc/pinmux@40049000/ftm_clkin1_pta19 */ \
	89, /* /soc/pinmux@40049000/gpioa_pta0 */ \
	90, /* /soc/pinmux@40049000/gpioa_pta1 */ \
	91, /* /soc/pinmux@40049000/gpioa_pta12 */ \
	92, /* /soc/pinmux@40049000/gpioa_pta13 */ \
	93, /* /soc/pinmux@40049000/gpioa_pta18 */ \
	94, /* /soc/pinmux@40049000/gpioa_pta19 */ \
	95, /* /soc/pinmux@40049000/gpioa_pta2 */ \
	96, /* /soc/pinmux@40049000/gpioa_pta3 */ \
	97, /* /soc/pinmux@40049000/gpioa_pta4 */ \
	98, /* /soc/pinmux@40049000/gpioa_pta5 */ \
	99, /* /soc/pinmux@40049000/i2s0_tx_bclk_pta5 */ \
	100, /* /soc/pinmux@40049000/i2s0_tx_fs_pta13 */ \
	101, /* /soc/pinmux@40049000/i2s0_txd0_pta12 */ \
	102, /* /soc/pinmux@40049000/jtag_tclk_pta0 */ \
	103, /* /soc/pinmux@40049000/jtag_tdi_pta1 */ \
	104, /* /soc/pinmux@40049000/jtag_tdo_pta2 */ \
	105, /* /soc/pinmux@40049000/jtag_tms_pta3 */ \
	106, /* /soc/pinmux@40049000/jtag_trst_b_pta5 */ \
	107, /* /soc/pinmux@40049000/lptmr0_alt1_pta19 */ \
	108, /* /soc/pinmux@40049000/nmi_b_pta4 */ \
	109, /* /soc/pinmux@40049000/uart0_cts_b_pta0 */ \
	110, /* /soc/pinmux@40049000/uart0_rts_b_pta3 */ \
	111, /* /soc/pinmux@40049000/uart0_rx_pta1 */ \
	112, /* /soc/pinmux@40049000/uart0_tx_pta2 */ \
	113, /* /soc/pinmux@40049000/usb_clkin_pta5 */ \
	114, /* /soc/pinmux@40049000/xtal0_pta19 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_pinmux DT_N_S_soc_S_pinmux_40049000
#define DT_N_NODELABEL_porta           DT_N_S_soc_S_pinmux_40049000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_REG_NUM 1
#define DT_N_S_soc_S_pinmux_40049000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_REG_IDX_0_VAL_ADDRESS 1074040832 /* 0x40049000 */
#define DT_N_S_soc_S_pinmux_40049000_REG_IDX_0_VAL_SIZE 208 /* 0xd0 */
#define DT_N_S_soc_S_pinmux_40049000_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_COMPAT_MATCHES_nxp_kinetis_pinmux 1
#define DT_N_S_soc_S_pinmux_40049000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_P_reg {1074040832 /* 0x40049000 */, 208 /* 0xd0 */}
#define DT_N_S_soc_S_pinmux_40049000_P_reg_IDX_0 1074040832
#define DT_N_S_soc_S_pinmux_40049000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_reg_IDX_1 208
#define DT_N_S_soc_S_pinmux_40049000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000, reg, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000, reg, 1)
#define DT_N_S_soc_S_pinmux_40049000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_offset 4152
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_bits 9
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0)
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_LEN 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_compatible {"nxp,kinetis-pinmux"}
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_IDX_0 "nxp,kinetis-pinmux"
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000, compatible, 0)
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_wakeup_source 0
#define DT_N_S_soc_S_pinmux_40049000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ff000
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ff000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ff000_PATH "/soc/gpio@400ff000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ff000_FULL_NAME "gpio@400ff000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ff000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ff000_ORD 20

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ff000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ff000_SUPPORTS_ORDS \
	21, /* /leds/led_0 */ \
	22, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ff000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_gpio DT_N_S_soc_S_gpio_400ff000
#define DT_N_NODELABEL_gpioa         DT_N_S_soc_S_gpio_400ff000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ff000_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ff000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_REG_IDX_0_VAL_ADDRESS 1074786304 /* 0x400ff000 */
#define DT_N_S_soc_S_gpio_400ff000_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400ff000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ff000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_VAL_irq 59
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_gpio_400ff000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ff000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ff000_P_reg {1074786304 /* 0x400ff000 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400ff000_P_reg_IDX_0 1074786304
#define DT_N_S_soc_S_gpio_400ff000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400ff000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff000, reg, 0) \
	fn(DT_N_S_soc_S_gpio_400ff000, reg, 1)
#define DT_N_S_soc_S_gpio_400ff000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_label "GPIO_0"
#define DT_N_S_soc_S_gpio_400ff000_P_label_STRING_TOKEN GPIO_0
#define DT_N_S_soc_S_gpio_400ff000_P_label_STRING_UPPER_TOKEN GPIO_0
#define DT_N_S_soc_S_gpio_400ff000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff000, label, 0) \
	fn(DT_N_S_soc_S_gpio_400ff000, label, 1) \
	fn(DT_N_S_soc_S_gpio_400ff000, label, 2) \
	fn(DT_N_S_soc_S_gpio_400ff000, label, 3) \
	fn(DT_N_S_soc_S_gpio_400ff000, label, 4) \
	fn(DT_N_S_soc_S_gpio_400ff000, label, 5)
#define DT_N_S_soc_S_gpio_400ff000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff000, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ff000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ff000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_status "okay"
#define DT_N_S_soc_S_gpio_400ff000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_400ff000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff000, status, 0) \
	fn(DT_N_S_soc_S_gpio_400ff000, status, 1) \
	fn(DT_N_S_soc_S_gpio_400ff000, status, 2) \
	fn(DT_N_S_soc_S_gpio_400ff000, status, 3)
#define DT_N_S_soc_S_gpio_400ff000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff000, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts {59 /* 0x3b */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_IDX_0 59
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff000, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_400ff000, interrupts, 1)
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ff000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 21

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	18, /* /leds */ \
	20, /* /soc/gpio@400ff000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led2        DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_red_led DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff000
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "User LD1"
#define DT_N_S_leds_S_led_0_P_label_STRING_TOKEN User_LD1
#define DT_N_S_leds_S_led_0_P_label_STRING_UPPER_TOKEN USER_LD1
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, label, 0) \
	fn(DT_N_S_leds_S_led_0, label, 1) \
	fn(DT_N_S_leds_S_led_0, label, 2) \
	fn(DT_N_S_leds_S_led_0, label, 3) \
	fn(DT_N_S_leds_S_led_0, label, 4) \
	fn(DT_N_S_leds_S_led_0, label, 5) \
	fn(DT_N_S_leds_S_led_0, label, 6) \
	fn(DT_N_S_leds_S_led_0, label, 7)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 1, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 2, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 3, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 4, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 5, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 6, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 7, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 22

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	18, /* /leds */ \
	20, /* /soc/gpio@400ff000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led0          DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_green_led DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff000
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 2
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "User LD2"
#define DT_N_S_leds_S_led_1_P_label_STRING_TOKEN User_LD2
#define DT_N_S_leds_S_led_1_P_label_STRING_UPPER_TOKEN USER_LD2
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, label, 0) \
	fn(DT_N_S_leds_S_led_1, label, 1) \
	fn(DT_N_S_leds_S_led_1, label, 2) \
	fn(DT_N_S_leds_S_led_1, label, 3) \
	fn(DT_N_S_leds_S_led_1, label, 4) \
	fn(DT_N_S_leds_S_led_1, label, 5) \
	fn(DT_N_S_leds_S_led_1, label, 6) \
	fn(DT_N_S_leds_S_led_1, label, 7)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 1, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 2, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 3, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 4, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 5, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 6, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 7, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000
 *
 * Binding (compatible = nxp,kinetis-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,kinetis-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_PATH "/soc/pinmux@4004c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_FULL_NAME "pinmux@4004c000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7)
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7) 
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_ORD 23

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_SUPPORTS_ORDS \
	24, /* /soc/gpio@400ff0c0 */ \
	30, /* /soc/pinmux@4004c000/ftm0_ch5_ptd5 */ \
	48, /* /soc/pinmux@4004c000/spi0_sck_ptd1 */ \
	49, /* /soc/pinmux@4004c000/spi0_sin_ptd3 */ \
	50, /* /soc/pinmux@4004c000/spi0_sout_ptd2 */ \
	58, /* /soc/pinmux@4004c000/uart2_rx_ptd2 */ \
	59, /* /soc/pinmux@4004c000/uart2_tx_ptd3 */ \
	218, /* /soc/pinmux@4004c000/adc0_se5b_ptd1 */ \
	219, /* /soc/pinmux@4004c000/adc0_se6b_ptd5 */ \
	220, /* /soc/pinmux@4004c000/adc0_se7b_ptd6 */ \
	221, /* /soc/pinmux@4004c000/ewm_in_ptd4 */ \
	222, /* /soc/pinmux@4004c000/ewm_out_b_ptd5 */ \
	223, /* /soc/pinmux@4004c000/ftm0_ch4_ptd4 */ \
	224, /* /soc/pinmux@4004c000/ftm0_ch6_ptd6 */ \
	225, /* /soc/pinmux@4004c000/ftm0_ch7_ptd7 */ \
	226, /* /soc/pinmux@4004c000/ftm0_flt0_ptd6 */ \
	227, /* /soc/pinmux@4004c000/ftm0_flt1_ptd7 */ \
	228, /* /soc/pinmux@4004c000/ftm3_ch0_ptd0 */ \
	229, /* /soc/pinmux@4004c000/ftm3_ch1_ptd1 */ \
	230, /* /soc/pinmux@4004c000/ftm3_ch2_ptd2 */ \
	231, /* /soc/pinmux@4004c000/ftm3_ch3_ptd3 */ \
	232, /* /soc/pinmux@4004c000/gpiod_ptd0 */ \
	233, /* /soc/pinmux@4004c000/gpiod_ptd1 */ \
	234, /* /soc/pinmux@4004c000/gpiod_ptd2 */ \
	235, /* /soc/pinmux@4004c000/gpiod_ptd3 */ \
	236, /* /soc/pinmux@4004c000/gpiod_ptd4 */ \
	237, /* /soc/pinmux@4004c000/gpiod_ptd5 */ \
	238, /* /soc/pinmux@4004c000/gpiod_ptd6 */ \
	239, /* /soc/pinmux@4004c000/gpiod_ptd7 */ \
	240, /* /soc/pinmux@4004c000/i2c0_scl_ptd2 */ \
	241, /* /soc/pinmux@4004c000/i2c0_sda_ptd3 */ \
	242, /* /soc/pinmux@4004c000/lpuart0_cts_b_ptd1 */ \
	243, /* /soc/pinmux@4004c000/lpuart0_rts_b_ptd0 */ \
	244, /* /soc/pinmux@4004c000/lpuart0_rx_ptd2 */ \
	245, /* /soc/pinmux@4004c000/lpuart0_tx_ptd3 */ \
	246, /* /soc/pinmux@4004c000/spi0_pcs0_ptd0 */ \
	247, /* /soc/pinmux@4004c000/spi0_pcs1_ptd4 */ \
	248, /* /soc/pinmux@4004c000/spi0_pcs2_ptd5 */ \
	249, /* /soc/pinmux@4004c000/spi0_pcs3_ptd6 */ \
	250, /* /soc/pinmux@4004c000/spi1_pcs0_ptd4 */ \
	251, /* /soc/pinmux@4004c000/spi1_sck_ptd5 */ \
	252, /* /soc/pinmux@4004c000/spi1_sin_ptd7 */ \
	253, /* /soc/pinmux@4004c000/spi1_sout_ptd6 */ \
	254, /* /soc/pinmux@4004c000/uart0_cts_b_ptd5 */ \
	255, /* /soc/pinmux@4004c000/uart0_rts_b_ptd4 */ \
	256, /* /soc/pinmux@4004c000/uart0_rx_ptd6 */ \
	257, /* /soc/pinmux@4004c000/uart0_tx_ptd7 */ \
	258, /* /soc/pinmux@4004c000/uart2_cts_b_ptd1 */ \
	259, /* /soc/pinmux@4004c000/uart2_rts_b_ptd0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_EXISTS 1
#define DT_N_INST_3_nxp_kinetis_pinmux DT_N_S_soc_S_pinmux_4004c000
#define DT_N_NODELABEL_portd           DT_N_S_soc_S_pinmux_4004c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_REG_NUM 1
#define DT_N_S_soc_S_pinmux_4004c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_REG_IDX_0_VAL_ADDRESS 1074053120 /* 0x4004c000 */
#define DT_N_S_soc_S_pinmux_4004c000_REG_IDX_0_VAL_SIZE 208 /* 0xd0 */
#define DT_N_S_soc_S_pinmux_4004c000_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_COMPAT_MATCHES_nxp_kinetis_pinmux 1
#define DT_N_S_soc_S_pinmux_4004c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_P_reg {1074053120 /* 0x4004c000 */, 208 /* 0xd0 */}
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_IDX_0 1074053120
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_IDX_1 208
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000, reg, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000, reg, 1)
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_offset 4152
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_bits 12
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_LEN 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible {"nxp,kinetis-pinmux"}
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_IDX_0 "nxp,kinetis-pinmux"
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_wakeup_source 0
#define DT_N_S_soc_S_pinmux_4004c000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ff0c0
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ff0c0
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ff0c0_PATH "/soc/gpio@400ff0c0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ff0c0_FULL_NAME "gpio@400ff0c0"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ff0c0_PARENT DT_N_S_soc
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ff0c0_ORD 24

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ff0c0_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ff0c0_SUPPORTS_ORDS \
	25, /* /leds/led_2 */ \
	75, /* /soc/i2c@40066000/fxos8700@1c */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ff0c0_EXISTS 1
#define DT_N_INST_3_nxp_kinetis_gpio DT_N_S_soc_S_gpio_400ff0c0
#define DT_N_NODELABEL_gpiod         DT_N_S_soc_S_gpio_400ff0c0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ff0c0_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ff0c0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_REG_IDX_0_VAL_ADDRESS 1074786496 /* 0x400ff0c0 */
#define DT_N_S_soc_S_gpio_400ff0c0_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400ff0c0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_VAL_irq 62
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_gpio_400ff0c0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ff0c0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg {1074786496 /* 0x400ff0c0 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_IDX_0 1074786496
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff0c0, reg, 0) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, reg, 1)
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff0c0, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_label "GPIO_3"
#define DT_N_S_soc_S_gpio_400ff0c0_P_label_STRING_TOKEN GPIO_3
#define DT_N_S_soc_S_gpio_400ff0c0_P_label_STRING_UPPER_TOKEN GPIO_3
#define DT_N_S_soc_S_gpio_400ff0c0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff0c0, label, 0) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, label, 1) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, label, 2) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, label, 3) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, label, 4) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, label, 5)
#define DT_N_S_soc_S_gpio_400ff0c0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff0c0, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ff0c0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_status "okay"
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff0c0, status, 0) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, status, 1) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, status, 2) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, status, 3)
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff0c0, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff0c0, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff0c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts {62 /* 0x3e */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_IDX_0 62
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff0c0, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, interrupts, 1)
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff0c0, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff0c0, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ff0c0_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /leds/led_2
 *
 * Node identifier: DT_N_S_leds_S_led_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_2_PATH "/leds/led_2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_2_FULL_NAME "led_2"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_2_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_2_ORD 25

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_2_REQUIRES_ORDS \
	18, /* /leds */ \
	24, /* /soc/gpio@400ff0c0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_2_EXISTS 1
#define DT_N_ALIAS_led1         DT_N_S_leds_S_led_2
#define DT_N_NODELABEL_blue_led DT_N_S_leds_S_led_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_2_REG_NUM 0
#define DT_N_S_leds_S_led_2_RANGES_NUM 0
#define DT_N_S_leds_S_led_2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_2_IRQ_NUM 0
#define DT_N_S_leds_S_led_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff0c0
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin 5
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_LEN 1
#define DT_N_S_leds_S_led_2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label "User LD3"
#define DT_N_S_leds_S_led_2_P_label_STRING_TOKEN User_LD3
#define DT_N_S_leds_S_led_2_P_label_STRING_UPPER_TOKEN USER_LD3
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, label, 0) \
	fn(DT_N_S_leds_S_led_2, label, 1) \
	fn(DT_N_S_leds_S_led_2, label, 2) \
	fn(DT_N_S_leds_S_led_2, label, 3) \
	fn(DT_N_S_leds_S_led_2, label, 4) \
	fn(DT_N_S_leds_S_led_2, label, 5) \
	fn(DT_N_S_leds_S_led_2, label, 6) \
	fn(DT_N_S_leds_S_led_2, label, 7)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 1, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 2, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 3, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 4, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 5, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 6, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 7, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_EXISTS 1

/*
 * Devicetree node: /pwmleds
 *
 * Node identifier: DT_N_S_pwmleds
 *
 * Binding (compatible = pwm-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/pwm-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_PATH "/pwmleds"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_FULL_NAME "pwmleds"

/* Node parent (/) identifier: */
#define DT_N_S_pwmleds_PARENT DT_N
#define DT_N_S_pwmleds_FOREACH_CHILD(fn) fn(DT_N_S_pwmleds_S_red_pwm_led) fn(DT_N_S_pwmleds_S_green_pwm_led) fn(DT_N_S_pwmleds_S_blue_pwm_led)
#define DT_N_S_pwmleds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_red_pwm_led, __VA_ARGS__) fn(DT_N_S_pwmleds_S_green_pwm_led, __VA_ARGS__) fn(DT_N_S_pwmleds_S_blue_pwm_led, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pwmleds_S_red_pwm_led) fn(DT_N_S_pwmleds_S_green_pwm_led) fn(DT_N_S_pwmleds_S_blue_pwm_led) 
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_red_pwm_led, __VA_ARGS__) fn(DT_N_S_pwmleds_S_green_pwm_led, __VA_ARGS__) fn(DT_N_S_pwmleds_S_blue_pwm_led, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_ORD 26

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_SUPPORTS_ORDS \
	32, /* /pwmleds/blue_pwm_led */ \
	33, /* /pwmleds/green_pwm_led */ \
	34, /* /pwmleds/red_pwm_led */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_EXISTS 1
#define DT_N_INST_0_pwm_leds DT_N_S_pwmleds

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_REG_NUM 0
#define DT_N_S_pwmleds_RANGES_NUM 0
#define DT_N_S_pwmleds_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_IRQ_NUM 0
#define DT_N_S_pwmleds_COMPAT_MATCHES_pwm_leds 1
#define DT_N_S_pwmleds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/clock-controller@40064000
 *
 * Node identifier: DT_N_S_soc_S_clock_controller_40064000
 *
 * Binding (compatible = nxp,kinetis-mcg):
 *   $ZEPHYR_BASE/dts/bindings/arm/nxp,kinetis-mcg.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_clock_controller_40064000_PATH "/soc/clock-controller@40064000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_clock_controller_40064000_FULL_NAME "clock-controller@40064000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_clock_controller_40064000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_clock_controller_40064000_ORD 27

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_clock_controller_40064000_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_clock_controller_40064000_SUPPORTS_ORDS \
	31, /* /soc/ftm@40038000 */ \
	39, /* /soc/ftm@40039000 */ \
	40, /* /soc/ftm@4003a000 */ \
	41, /* /soc/ftm@400b9000 */ \
	270, /* /soc/sim@40047000/bus_clk */ \
	271, /* /soc/sim@40047000/core_clk */ \
	272, /* /soc/sim@40047000/flash_clk */ \
	273, /* /soc/sim@40047000/flexbus_clk */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_clock_controller_40064000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_mcg DT_N_S_soc_S_clock_controller_40064000
#define DT_N_NODELABEL_mcg          DT_N_S_soc_S_clock_controller_40064000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_clock_controller_40064000_REG_NUM 1
#define DT_N_S_soc_S_clock_controller_40064000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_REG_IDX_0_VAL_ADDRESS 1074151424 /* 0x40064000 */
#define DT_N_S_soc_S_clock_controller_40064000_REG_IDX_0_VAL_SIZE 13 /* 0xd */
#define DT_N_S_soc_S_clock_controller_40064000_RANGES_NUM 0
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_clock_controller_40064000_IRQ_NUM 0
#define DT_N_S_soc_S_clock_controller_40064000_COMPAT_MATCHES_nxp_kinetis_mcg 1
#define DT_N_S_soc_S_clock_controller_40064000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_clock_controller_40064000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_clock_controller_40064000_P_reg {1074151424 /* 0x40064000 */, 13 /* 0xd */}
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_IDX_0 1074151424
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_IDX_1 13
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_40064000, reg, 0) \
	fn(DT_N_S_soc_S_clock_controller_40064000, reg, 1)
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_40064000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_controller_40064000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_label "MCG"
#define DT_N_S_soc_S_clock_controller_40064000_P_label_STRING_TOKEN MCG
#define DT_N_S_soc_S_clock_controller_40064000_P_label_STRING_UPPER_TOKEN MCG
#define DT_N_S_soc_S_clock_controller_40064000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_40064000, label, 0) \
	fn(DT_N_S_soc_S_clock_controller_40064000, label, 1) \
	fn(DT_N_S_soc_S_clock_controller_40064000, label, 2)
#define DT_N_S_soc_S_clock_controller_40064000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_40064000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_controller_40064000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_controller_40064000, label, 2, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40064000_P_label_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible {"nxp,kinetis-mcg"}
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_IDX_0 "nxp,kinetis-mcg"
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_40064000, compatible, 0)
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_40064000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_LEN 1
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_wakeup_source 0
#define DT_N_S_soc_S_clock_controller_40064000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm0_ch6_pta1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_PATH "/soc/pinmux@40049000/ftm0_ch6_pta1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_FULL_NAME "ftm0_ch6_pta1"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_ORD 28

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_SUPPORTS_ORDS \
	31, /* /soc/ftm@40038000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch6_pta1 DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm0_ch7_pta2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_PATH "/soc/pinmux@40049000/ftm0_ch7_pta2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_FULL_NAME "ftm0_ch7_pta2"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_ORD 29

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_SUPPORTS_ORDS \
	31, /* /soc/ftm@40038000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch7_pta2 DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ftm0_ch5_ptd5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_PATH "/soc/pinmux@4004c000/ftm0_ch5_ptd5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_FULL_NAME "ftm0_ch5_ptd5"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_ORD 30

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_SUPPORTS_ORDS \
	31, /* /soc/ftm@40038000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch5_ptd5 DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/ftm@40038000
 *
 * Node identifier: DT_N_S_soc_S_ftm_40038000
 *
 * Binding (compatible = nxp,kinetis-ftm-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,kinetis-ftm-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ftm_40038000_PATH "/soc/ftm@40038000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ftm_40038000_FULL_NAME "ftm@40038000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ftm_40038000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ftm_40038000_ORD 31

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ftm_40038000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */ \
	27, /* /soc/clock-controller@40064000 */ \
	28, /* /soc/pinmux@40049000/ftm0_ch6_pta1 */ \
	29, /* /soc/pinmux@40049000/ftm0_ch7_pta2 */ \
	30, /* /soc/pinmux@4004c000/ftm0_ch5_ptd5 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ftm_40038000_SUPPORTS_ORDS \
	32, /* /pwmleds/blue_pwm_led */ \
	33, /* /pwmleds/green_pwm_led */ \
	34, /* /pwmleds/red_pwm_led */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ftm_40038000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_ftm_pwm DT_N_S_soc_S_ftm_40038000
#define DT_N_NODELABEL_ftm0             DT_N_S_soc_S_ftm_40038000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ftm_40038000_REG_NUM 1
#define DT_N_S_soc_S_ftm_40038000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_REG_IDX_0_VAL_ADDRESS 1073971200 /* 0x40038000 */
#define DT_N_S_soc_S_ftm_40038000_REG_IDX_0_VAL_SIZE 152 /* 0x98 */
#define DT_N_S_soc_S_ftm_40038000_RANGES_NUM 0
#define DT_N_S_soc_S_ftm_40038000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ftm_40038000_IRQ_NUM 1
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_VAL_irq 42
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_COMPAT_MATCHES_nxp_kinetis_ftm_pwm 1
#define DT_N_S_soc_S_ftm_40038000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_NUM 1
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5

/* Generic property macros: */
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch6_pta1
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch7_pta2
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch5_ptd5
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_ftm_40038000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_ftm_40038000, pinctrl_0, 2)
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_LEN 3
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_label "FTM_0"
#define DT_N_S_soc_S_ftm_40038000_P_label_STRING_TOKEN FTM_0
#define DT_N_S_soc_S_ftm_40038000_P_label_STRING_UPPER_TOKEN FTM_0
#define DT_N_S_soc_S_ftm_40038000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, label, 0) \
	fn(DT_N_S_soc_S_ftm_40038000, label, 1) \
	fn(DT_N_S_soc_S_ftm_40038000, label, 2) \
	fn(DT_N_S_soc_S_ftm_40038000, label, 3) \
	fn(DT_N_S_soc_S_ftm_40038000, label, 4)
#define DT_N_S_soc_S_ftm_40038000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_label_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_reg {1073971200 /* 0x40038000 */, 152 /* 0x98 */}
#define DT_N_S_soc_S_ftm_40038000_P_reg_IDX_0 1073971200
#define DT_N_S_soc_S_ftm_40038000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_reg_IDX_1 152
#define DT_N_S_soc_S_ftm_40038000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, reg, 0) \
	fn(DT_N_S_soc_S_ftm_40038000, reg, 1)
#define DT_N_S_soc_S_ftm_40038000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_interrupts {42 /* 0x2a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_IDX_0 42
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, interrupts, 0) \
	fn(DT_N_S_soc_S_ftm_40038000, interrupts, 1)
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_prescaler 16
#define DT_N_S_soc_S_ftm_40038000_P_prescaler_ENUM_IDX 4
#define DT_N_S_soc_S_ftm_40038000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_status "okay"
#define DT_N_S_soc_S_ftm_40038000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ftm_40038000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ftm_40038000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_ftm_40038000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_ftm_40038000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ftm_40038000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, status, 0) \
	fn(DT_N_S_soc_S_ftm_40038000, status, 1) \
	fn(DT_N_S_soc_S_ftm_40038000, status, 2) \
	fn(DT_N_S_soc_S_ftm_40038000, status, 3)
#define DT_N_S_soc_S_ftm_40038000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_status_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_compatible {"nxp,kinetis-ftm-pwm"}
#define DT_N_S_soc_S_ftm_40038000_P_compatible_IDX_0 "nxp,kinetis-ftm-pwm"
#define DT_N_S_soc_S_ftm_40038000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, compatible, 0)
#define DT_N_S_soc_S_ftm_40038000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_compatible_LEN 1
#define DT_N_S_soc_S_ftm_40038000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_1_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_1_VAL_name 2
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_1_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_1_VAL_offset 4156
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_1_VAL_bits 24
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, clocks, 0) \
	fn(DT_N_S_soc_S_ftm_40038000, clocks, 1)
#define DT_N_S_soc_S_ftm_40038000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40038000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_clocks_LEN 2
#define DT_N_S_soc_S_ftm_40038000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_wakeup_source 0
#define DT_N_S_soc_S_ftm_40038000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /pwmleds/blue_pwm_led
 *
 * Node identifier: DT_N_S_pwmleds_S_blue_pwm_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_blue_pwm_led_PATH "/pwmleds/blue_pwm_led"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_blue_pwm_led_FULL_NAME "blue_pwm_led"

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_blue_pwm_led_PARENT DT_N_S_pwmleds
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_blue_pwm_led_ORD 32

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_blue_pwm_led_REQUIRES_ORDS \
	26, /* /pwmleds */ \
	31, /* /soc/ftm@40038000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_blue_pwm_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_blue_pwm_led_EXISTS 1
#define DT_N_ALIAS_blue_pwm_led     DT_N_S_pwmleds_S_blue_pwm_led
#define DT_N_NODELABEL_blue_pwm_led DT_N_S_pwmleds_S_blue_pwm_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_blue_pwm_led_REG_NUM 0
#define DT_N_S_pwmleds_S_blue_pwm_led_RANGES_NUM 0
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_blue_pwm_led_IRQ_NUM 0
#define DT_N_S_pwmleds_S_blue_pwm_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_blue_pwm_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_PH DT_N_S_soc_S_ftm_40038000
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_channel 5
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_period 15625000
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_flags 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_blue_pwm_led, pwms, 0)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_blue_pwm_led, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_EXISTS 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label "blue_led"
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_STRING_TOKEN blue_led
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_STRING_UPPER_TOKEN BLUE_LED
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 0) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 1) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 2) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 3) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 4) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 5) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 6) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 7)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 0, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 1, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 2, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 3, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 4, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 5, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 6, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 7, __VA_ARGS__)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_EXISTS 1

/*
 * Devicetree node: /pwmleds/green_pwm_led
 *
 * Node identifier: DT_N_S_pwmleds_S_green_pwm_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_green_pwm_led_PATH "/pwmleds/green_pwm_led"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_green_pwm_led_FULL_NAME "green_pwm_led"

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_green_pwm_led_PARENT DT_N_S_pwmleds
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_green_pwm_led_ORD 33

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_green_pwm_led_REQUIRES_ORDS \
	26, /* /pwmleds */ \
	31, /* /soc/ftm@40038000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_green_pwm_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_green_pwm_led_EXISTS 1
#define DT_N_ALIAS_pwm_led0          DT_N_S_pwmleds_S_green_pwm_led
#define DT_N_ALIAS_green_pwm_led     DT_N_S_pwmleds_S_green_pwm_led
#define DT_N_NODELABEL_green_pwm_led DT_N_S_pwmleds_S_green_pwm_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_green_pwm_led_REG_NUM 0
#define DT_N_S_pwmleds_S_green_pwm_led_RANGES_NUM 0
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_green_pwm_led_IRQ_NUM 0
#define DT_N_S_pwmleds_S_green_pwm_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_green_pwm_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_PH DT_N_S_soc_S_ftm_40038000
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_channel 7
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_period 15625000
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_flags 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_green_pwm_led, pwms, 0)
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_green_pwm_led, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_EXISTS 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_label "green_led"
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_STRING_TOKEN green_led
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_STRING_UPPER_TOKEN GREEN_LED
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_green_pwm_led, label, 0) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 1) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 2) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 3) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 4) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 5) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 6) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 7) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 8)
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_green_pwm_led, label, 0, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 1, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 2, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 3, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 4, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 5, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 6, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 7, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_green_pwm_led, label, 8, __VA_ARGS__)
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_EXISTS 1

/*
 * Devicetree node: /pwmleds/red_pwm_led
 *
 * Node identifier: DT_N_S_pwmleds_S_red_pwm_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_red_pwm_led_PATH "/pwmleds/red_pwm_led"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_red_pwm_led_FULL_NAME "red_pwm_led"

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_red_pwm_led_PARENT DT_N_S_pwmleds
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_red_pwm_led_ORD 34

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_red_pwm_led_REQUIRES_ORDS \
	26, /* /pwmleds */ \
	31, /* /soc/ftm@40038000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_red_pwm_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_red_pwm_led_EXISTS 1
#define DT_N_ALIAS_red_pwm_led     DT_N_S_pwmleds_S_red_pwm_led
#define DT_N_NODELABEL_red_pwm_led DT_N_S_pwmleds_S_red_pwm_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_red_pwm_led_REG_NUM 0
#define DT_N_S_pwmleds_S_red_pwm_led_RANGES_NUM 0
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_red_pwm_led_IRQ_NUM 0
#define DT_N_S_pwmleds_S_red_pwm_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_red_pwm_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_PH DT_N_S_soc_S_ftm_40038000
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_channel 6
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_period 15625000
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_flags 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_red_pwm_led, pwms, 0)
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_red_pwm_led, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_label "red_led"
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_STRING_TOKEN red_led
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_STRING_UPPER_TOKEN RED_LED
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_red_pwm_led, label, 0) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 1) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 2) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 3) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 4) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 5) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 6)
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_red_pwm_led, label, 0, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 1, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 2, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 3, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 4, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 5, __VA_ARGS__) \
	fn(DT_N_S_pwmleds_S_red_pwm_led, label, 6, __VA_ARGS__)
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_EXISTS 1

/*
 * Devicetree node: /soc/adc@4003b000
 *
 * Node identifier: DT_N_S_soc_S_adc_4003b000
 *
 * Binding (compatible = nxp,kinetis-adc16):
 *   $ZEPHYR_BASE/dts/bindings/adc/nxp,kinetis-adc16.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_4003b000_PATH "/soc/adc@4003b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_4003b000_FULL_NAME "adc@4003b000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_4003b000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_4003b000_ORD 35

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_4003b000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_4003b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_4003b000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_adc16 DT_N_S_soc_S_adc_4003b000
#define DT_N_NODELABEL_adc0           DT_N_S_soc_S_adc_4003b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_4003b000_REG_NUM 1
#define DT_N_S_soc_S_adc_4003b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_REG_IDX_0_VAL_ADDRESS 1073983488 /* 0x4003b000 */
#define DT_N_S_soc_S_adc_4003b000_REG_IDX_0_VAL_SIZE 112 /* 0x70 */
#define DT_N_S_soc_S_adc_4003b000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_4003b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_4003b000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_COMPAT_MATCHES_nxp_kinetis_adc16 1
#define DT_N_S_soc_S_adc_4003b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_4003b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_4003b000_P_reg {1073983488 /* 0x4003b000 */, 112 /* 0x70 */}
#define DT_N_S_soc_S_adc_4003b000_P_reg_IDX_0 1073983488
#define DT_N_S_soc_S_adc_4003b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_reg_IDX_1 112
#define DT_N_S_soc_S_adc_4003b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, reg, 0) \
	fn(DT_N_S_soc_S_adc_4003b000, reg, 1)
#define DT_N_S_soc_S_adc_4003b000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003b000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_channel_mux_b 0
#define DT_N_S_soc_S_adc_4003b000_P_channel_mux_b_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, interrupts, 0) \
	fn(DT_N_S_soc_S_adc_4003b000, interrupts, 1)
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003b000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_periodic_trigger 0
#define DT_N_S_soc_S_adc_4003b000_P_periodic_trigger_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_continuous_convert 0
#define DT_N_S_soc_S_adc_4003b000_P_continuous_convert_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_high_speed 0
#define DT_N_S_soc_S_adc_4003b000_P_high_speed_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_label "ADC_0"
#define DT_N_S_soc_S_adc_4003b000_P_label_STRING_TOKEN ADC_0
#define DT_N_S_soc_S_adc_4003b000_P_label_STRING_UPPER_TOKEN ADC_0
#define DT_N_S_soc_S_adc_4003b000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, label, 0) \
	fn(DT_N_S_soc_S_adc_4003b000, label, 1) \
	fn(DT_N_S_soc_S_adc_4003b000, label, 2) \
	fn(DT_N_S_soc_S_adc_4003b000, label, 3) \
	fn(DT_N_S_soc_S_adc_4003b000, label, 4)
#define DT_N_S_soc_S_adc_4003b000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003b000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003b000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003b000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003b000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_label_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_status "okay"
#define DT_N_S_soc_S_adc_4003b000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_4003b000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_4003b000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_adc_4003b000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_adc_4003b000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_4003b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, status, 0) \
	fn(DT_N_S_soc_S_adc_4003b000, status, 1) \
	fn(DT_N_S_soc_S_adc_4003b000, status, 2) \
	fn(DT_N_S_soc_S_adc_4003b000, status, 3)
#define DT_N_S_soc_S_adc_4003b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003b000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003b000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003b000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_compatible {"nxp,kinetis-adc16"}
#define DT_N_S_soc_S_adc_4003b000_P_compatible_IDX_0 "nxp,kinetis-adc16"
#define DT_N_S_soc_S_adc_4003b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, compatible, 0)
#define DT_N_S_soc_S_adc_4003b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_4003b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_4003b000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/clock-controller@40065000
 *
 * Node identifier: DT_N_S_soc_S_clock_controller_40065000
 */

/* Node's full path: */
#define DT_N_S_soc_S_clock_controller_40065000_PATH "/soc/clock-controller@40065000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_clock_controller_40065000_FULL_NAME "clock-controller@40065000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_clock_controller_40065000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_clock_controller_40065000_ORD 36

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_clock_controller_40065000_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_clock_controller_40065000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_clock_controller_40065000_EXISTS 1
#define DT_N_INST_0_nxp_k22f_osc DT_N_S_soc_S_clock_controller_40065000
#define DT_N_NODELABEL_osc       DT_N_S_soc_S_clock_controller_40065000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_clock_controller_40065000_REG_NUM 1
#define DT_N_S_soc_S_clock_controller_40065000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_REG_IDX_0_VAL_ADDRESS 1074155520 /* 0x40065000 */
#define DT_N_S_soc_S_clock_controller_40065000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_clock_controller_40065000_RANGES_NUM 0
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_clock_controller_40065000_IRQ_NUM 0
#define DT_N_S_soc_S_clock_controller_40065000_COMPAT_MATCHES_nxp_k22f_osc 1
#define DT_N_S_soc_S_clock_controller_40065000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_clock_controller_40065000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible {"nxp,k22f-osc"}
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_IDX_0 "nxp,k22f-osc"
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_40065000, compatible, 0)
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_40065000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_LEN 1
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_P_reg {1074155520 /* 0x40065000 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_IDX_0 1074155520
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_IDX_1 4
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_40065000, reg, 0) \
	fn(DT_N_S_soc_S_clock_controller_40065000, reg, 1)
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_40065000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_controller_40065000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/dac@40028000
 *
 * Node identifier: DT_N_S_soc_S_dac_40028000
 *
 * Binding (compatible = nxp,kinetis-dac):
 *   $ZEPHYR_BASE/dts/bindings/dac/nxp,kinetis-dac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dac_40028000_PATH "/soc/dac@40028000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dac_40028000_FULL_NAME "dac@40028000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dac_40028000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dac_40028000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dac_40028000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_40028000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dac_40028000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dac_40028000_ORD 37

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dac_40028000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dac_40028000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dac_40028000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_dac DT_N_S_soc_S_dac_40028000
#define DT_N_NODELABEL_dac1         DT_N_S_soc_S_dac_40028000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dac_40028000_REG_NUM 1
#define DT_N_S_soc_S_dac_40028000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_REG_IDX_0_VAL_ADDRESS 1073905664 /* 0x40028000 */
#define DT_N_S_soc_S_dac_40028000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_dac_40028000_RANGES_NUM 0
#define DT_N_S_soc_S_dac_40028000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dac_40028000_IRQ_NUM 1
#define DT_N_S_soc_S_dac_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_dac_40028000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dac_40028000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_COMPAT_MATCHES_nxp_kinetis_dac 1
#define DT_N_S_soc_S_dac_40028000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dac_40028000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dac_40028000_P_reg {1073905664 /* 0x40028000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_dac_40028000_P_reg_IDX_0 1073905664
#define DT_N_S_soc_S_dac_40028000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_dac_40028000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40028000, reg, 0) \
	fn(DT_N_S_soc_S_dac_40028000, reg, 1)
#define DT_N_S_soc_S_dac_40028000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40028000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40028000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_voltage_reference 1
#define DT_N_S_soc_S_dac_40028000_P_voltage_reference_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_low_power_mode 0
#define DT_N_S_soc_S_dac_40028000_P_low_power_mode_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_label "DAC_1"
#define DT_N_S_soc_S_dac_40028000_P_label_STRING_TOKEN DAC_1
#define DT_N_S_soc_S_dac_40028000_P_label_STRING_UPPER_TOKEN DAC_1
#define DT_N_S_soc_S_dac_40028000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40028000, label, 0) \
	fn(DT_N_S_soc_S_dac_40028000, label, 1) \
	fn(DT_N_S_soc_S_dac_40028000, label, 2) \
	fn(DT_N_S_soc_S_dac_40028000, label, 3) \
	fn(DT_N_S_soc_S_dac_40028000, label, 4)
#define DT_N_S_soc_S_dac_40028000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40028000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40028000_P_label_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_status "disabled"
#define DT_N_S_soc_S_dac_40028000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dac_40028000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dac_40028000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dac_40028000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_dac_40028000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dac_40028000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40028000, status, 0) \
	fn(DT_N_S_soc_S_dac_40028000, status, 1) \
	fn(DT_N_S_soc_S_dac_40028000, status, 2) \
	fn(DT_N_S_soc_S_dac_40028000, status, 3) \
	fn(DT_N_S_soc_S_dac_40028000, status, 4) \
	fn(DT_N_S_soc_S_dac_40028000, status, 5) \
	fn(DT_N_S_soc_S_dac_40028000, status, 6) \
	fn(DT_N_S_soc_S_dac_40028000, status, 7)
#define DT_N_S_soc_S_dac_40028000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40028000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40028000_P_status_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_compatible {"nxp,kinetis-dac"}
#define DT_N_S_soc_S_dac_40028000_P_compatible_IDX_0 "nxp,kinetis-dac"
#define DT_N_S_soc_S_dac_40028000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40028000, compatible, 0)
#define DT_N_S_soc_S_dac_40028000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40028000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40028000_P_compatible_LEN 1
#define DT_N_S_soc_S_dac_40028000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_interrupts {72 /* 0x48 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dac_40028000_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_dac_40028000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dac_40028000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40028000, interrupts, 0) \
	fn(DT_N_S_soc_S_dac_40028000, interrupts, 1)
#define DT_N_S_soc_S_dac_40028000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40028000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40028000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40028000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dac_40028000_P_wakeup_source 0
#define DT_N_S_soc_S_dac_40028000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/dac@4003f000
 *
 * Node identifier: DT_N_S_soc_S_dac_4003f000
 *
 * Binding (compatible = nxp,kinetis-dac):
 *   $ZEPHYR_BASE/dts/bindings/dac/nxp,kinetis-dac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dac_4003f000_PATH "/soc/dac@4003f000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dac_4003f000_FULL_NAME "dac@4003f000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dac_4003f000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dac_4003f000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dac_4003f000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_4003f000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dac_4003f000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dac_4003f000_ORD 38

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dac_4003f000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dac_4003f000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dac_4003f000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_dac DT_N_S_soc_S_dac_4003f000
#define DT_N_NODELABEL_dac0         DT_N_S_soc_S_dac_4003f000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dac_4003f000_REG_NUM 1
#define DT_N_S_soc_S_dac_4003f000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_REG_IDX_0_VAL_ADDRESS 1073999872 /* 0x4003f000 */
#define DT_N_S_soc_S_dac_4003f000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_dac_4003f000_RANGES_NUM 0
#define DT_N_S_soc_S_dac_4003f000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dac_4003f000_IRQ_NUM 1
#define DT_N_S_soc_S_dac_4003f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_IRQ_IDX_0_VAL_irq 56
#define DT_N_S_soc_S_dac_4003f000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dac_4003f000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_COMPAT_MATCHES_nxp_kinetis_dac 1
#define DT_N_S_soc_S_dac_4003f000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dac_4003f000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dac_4003f000_P_reg {1073999872 /* 0x4003f000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_dac_4003f000_P_reg_IDX_0 1073999872
#define DT_N_S_soc_S_dac_4003f000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_dac_4003f000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_4003f000, reg, 0) \
	fn(DT_N_S_soc_S_dac_4003f000, reg, 1)
#define DT_N_S_soc_S_dac_4003f000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_4003f000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_4003f000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dac_4003f000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_voltage_reference 2
#define DT_N_S_soc_S_dac_4003f000_P_voltage_reference_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_low_power_mode 0
#define DT_N_S_soc_S_dac_4003f000_P_low_power_mode_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_label "DAC_0"
#define DT_N_S_soc_S_dac_4003f000_P_label_STRING_TOKEN DAC_0
#define DT_N_S_soc_S_dac_4003f000_P_label_STRING_UPPER_TOKEN DAC_0
#define DT_N_S_soc_S_dac_4003f000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_4003f000, label, 0) \
	fn(DT_N_S_soc_S_dac_4003f000, label, 1) \
	fn(DT_N_S_soc_S_dac_4003f000, label, 2) \
	fn(DT_N_S_soc_S_dac_4003f000, label, 3) \
	fn(DT_N_S_soc_S_dac_4003f000, label, 4)
#define DT_N_S_soc_S_dac_4003f000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_4003f000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_4003f000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_4003f000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_4003f000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_4003f000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_dac_4003f000_P_label_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_status "okay"
#define DT_N_S_soc_S_dac_4003f000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dac_4003f000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dac_4003f000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_dac_4003f000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_dac_4003f000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dac_4003f000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_4003f000, status, 0) \
	fn(DT_N_S_soc_S_dac_4003f000, status, 1) \
	fn(DT_N_S_soc_S_dac_4003f000, status, 2) \
	fn(DT_N_S_soc_S_dac_4003f000, status, 3)
#define DT_N_S_soc_S_dac_4003f000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_4003f000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_4003f000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_4003f000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_4003f000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_dac_4003f000_P_status_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_compatible {"nxp,kinetis-dac"}
#define DT_N_S_soc_S_dac_4003f000_P_compatible_IDX_0 "nxp,kinetis-dac"
#define DT_N_S_soc_S_dac_4003f000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_4003f000, compatible, 0)
#define DT_N_S_soc_S_dac_4003f000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_4003f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_4003f000_P_compatible_LEN 1
#define DT_N_S_soc_S_dac_4003f000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_interrupts {56 /* 0x38 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dac_4003f000_P_interrupts_IDX_0 56
#define DT_N_S_soc_S_dac_4003f000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dac_4003f000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_4003f000, interrupts, 0) \
	fn(DT_N_S_soc_S_dac_4003f000, interrupts, 1)
#define DT_N_S_soc_S_dac_4003f000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_4003f000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_4003f000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dac_4003f000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dac_4003f000_P_wakeup_source 0
#define DT_N_S_soc_S_dac_4003f000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/ftm@40039000
 *
 * Node identifier: DT_N_S_soc_S_ftm_40039000
 *
 * Binding (compatible = nxp,kinetis-ftm):
 *   $ZEPHYR_BASE/dts/bindings/arm/nxp,kinetis-ftm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ftm_40039000_PATH "/soc/ftm@40039000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ftm_40039000_FULL_NAME "ftm@40039000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ftm_40039000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ftm_40039000_ORD 39

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ftm_40039000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */ \
	27, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ftm_40039000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ftm_40039000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_ftm DT_N_S_soc_S_ftm_40039000
#define DT_N_NODELABEL_ftm1         DT_N_S_soc_S_ftm_40039000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ftm_40039000_REG_NUM 1
#define DT_N_S_soc_S_ftm_40039000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_REG_IDX_0_VAL_ADDRESS 1073975296 /* 0x40039000 */
#define DT_N_S_soc_S_ftm_40039000_REG_IDX_0_VAL_SIZE 152 /* 0x98 */
#define DT_N_S_soc_S_ftm_40039000_RANGES_NUM 0
#define DT_N_S_soc_S_ftm_40039000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ftm_40039000_IRQ_NUM 1
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_COMPAT_MATCHES_nxp_kinetis_ftm 1
#define DT_N_S_soc_S_ftm_40039000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ftm_40039000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ftm_40039000_P_reg {1073975296 /* 0x40039000 */, 152 /* 0x98 */}
#define DT_N_S_soc_S_ftm_40039000_P_reg_IDX_0 1073975296
#define DT_N_S_soc_S_ftm_40039000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_reg_IDX_1 152
#define DT_N_S_soc_S_ftm_40039000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40039000, reg, 0) \
	fn(DT_N_S_soc_S_ftm_40039000, reg, 1)
#define DT_N_S_soc_S_ftm_40039000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40039000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40039000, interrupts, 0) \
	fn(DT_N_S_soc_S_ftm_40039000, interrupts, 1)
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40039000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_prescaler 16
#define DT_N_S_soc_S_ftm_40039000_P_prescaler_ENUM_IDX 4
#define DT_N_S_soc_S_ftm_40039000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_status "disabled"
#define DT_N_S_soc_S_ftm_40039000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ftm_40039000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ftm_40039000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_ftm_40039000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_ftm_40039000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ftm_40039000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40039000, status, 0) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 1) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 2) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 3) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 4) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 5) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 6) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 7)
#define DT_N_S_soc_S_ftm_40039000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40039000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_status_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_compatible {"nxp,kinetis-ftm"}
#define DT_N_S_soc_S_ftm_40039000_P_compatible_IDX_0 "nxp,kinetis-ftm"
#define DT_N_S_soc_S_ftm_40039000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40039000, compatible, 0)
#define DT_N_S_soc_S_ftm_40039000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40039000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_compatible_LEN 1
#define DT_N_S_soc_S_ftm_40039000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_label "FTM_1"
#define DT_N_S_soc_S_ftm_40039000_P_label_STRING_TOKEN FTM_1
#define DT_N_S_soc_S_ftm_40039000_P_label_STRING_UPPER_TOKEN FTM_1
#define DT_N_S_soc_S_ftm_40039000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40039000, label, 0) \
	fn(DT_N_S_soc_S_ftm_40039000, label, 1) \
	fn(DT_N_S_soc_S_ftm_40039000, label, 2) \
	fn(DT_N_S_soc_S_ftm_40039000, label, 3) \
	fn(DT_N_S_soc_S_ftm_40039000, label, 4)
#define DT_N_S_soc_S_ftm_40039000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40039000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_label_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_1_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_1_VAL_name 2
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_1_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_1_VAL_offset 4156
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_1_VAL_bits 25
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40039000, clocks, 0) \
	fn(DT_N_S_soc_S_ftm_40039000, clocks, 1)
#define DT_N_S_soc_S_ftm_40039000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40039000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_40039000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_clocks_LEN 2
#define DT_N_S_soc_S_ftm_40039000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_wakeup_source 0
#define DT_N_S_soc_S_ftm_40039000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/ftm@4003a000
 *
 * Node identifier: DT_N_S_soc_S_ftm_4003a000
 *
 * Binding (compatible = nxp,kinetis-ftm):
 *   $ZEPHYR_BASE/dts/bindings/arm/nxp,kinetis-ftm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ftm_4003a000_PATH "/soc/ftm@4003a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ftm_4003a000_FULL_NAME "ftm@4003a000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ftm_4003a000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ftm_4003a000_ORD 40

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ftm_4003a000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */ \
	27, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ftm_4003a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ftm_4003a000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_ftm DT_N_S_soc_S_ftm_4003a000
#define DT_N_NODELABEL_ftm2         DT_N_S_soc_S_ftm_4003a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ftm_4003a000_REG_NUM 1
#define DT_N_S_soc_S_ftm_4003a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_REG_IDX_0_VAL_ADDRESS 1073979392 /* 0x4003a000 */
#define DT_N_S_soc_S_ftm_4003a000_REG_IDX_0_VAL_SIZE 152 /* 0x98 */
#define DT_N_S_soc_S_ftm_4003a000_RANGES_NUM 0
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ftm_4003a000_IRQ_NUM 1
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_COMPAT_MATCHES_nxp_kinetis_ftm 1
#define DT_N_S_soc_S_ftm_4003a000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ftm_4003a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ftm_4003a000_P_reg {1073979392 /* 0x4003a000 */, 152 /* 0x98 */}
#define DT_N_S_soc_S_ftm_4003a000_P_reg_IDX_0 1073979392
#define DT_N_S_soc_S_ftm_4003a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_reg_IDX_1 152
#define DT_N_S_soc_S_ftm_4003a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_4003a000, reg, 0) \
	fn(DT_N_S_soc_S_ftm_4003a000, reg, 1)
#define DT_N_S_soc_S_ftm_4003a000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_4003a000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts {44 /* 0x2c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_4003a000, interrupts, 0) \
	fn(DT_N_S_soc_S_ftm_4003a000, interrupts, 1)
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_4003a000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_prescaler 16
#define DT_N_S_soc_S_ftm_4003a000_P_prescaler_ENUM_IDX 4
#define DT_N_S_soc_S_ftm_4003a000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_status "disabled"
#define DT_N_S_soc_S_ftm_4003a000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ftm_4003a000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ftm_4003a000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_ftm_4003a000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_ftm_4003a000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ftm_4003a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_4003a000, status, 0) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 1) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 2) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 3) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 4) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 5) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 6) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 7)
#define DT_N_S_soc_S_ftm_4003a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_4003a000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_status_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_compatible {"nxp,kinetis-ftm"}
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_IDX_0 "nxp,kinetis-ftm"
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_4003a000, compatible, 0)
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_4003a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_LEN 1
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_label "FTM_2"
#define DT_N_S_soc_S_ftm_4003a000_P_label_STRING_TOKEN FTM_2
#define DT_N_S_soc_S_ftm_4003a000_P_label_STRING_UPPER_TOKEN FTM_2
#define DT_N_S_soc_S_ftm_4003a000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_4003a000, label, 0) \
	fn(DT_N_S_soc_S_ftm_4003a000, label, 1) \
	fn(DT_N_S_soc_S_ftm_4003a000, label, 2) \
	fn(DT_N_S_soc_S_ftm_4003a000, label, 3) \
	fn(DT_N_S_soc_S_ftm_4003a000, label, 4)
#define DT_N_S_soc_S_ftm_4003a000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_4003a000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_label_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_1_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_1_VAL_name 2
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_1_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_1_VAL_offset 4156
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_1_VAL_bits 26
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_4003a000, clocks, 0) \
	fn(DT_N_S_soc_S_ftm_4003a000, clocks, 1)
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_4003a000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_4003a000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_LEN 2
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_wakeup_source 0
#define DT_N_S_soc_S_ftm_4003a000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/ftm@400b9000
 *
 * Node identifier: DT_N_S_soc_S_ftm_400b9000
 *
 * Binding (compatible = nxp,kinetis-ftm):
 *   $ZEPHYR_BASE/dts/bindings/arm/nxp,kinetis-ftm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ftm_400b9000_PATH "/soc/ftm@400b9000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ftm_400b9000_FULL_NAME "ftm@400b9000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ftm_400b9000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ftm_400b9000_ORD 41

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ftm_400b9000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */ \
	27, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ftm_400b9000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ftm_400b9000_EXISTS 1
#define DT_N_INST_2_nxp_kinetis_ftm DT_N_S_soc_S_ftm_400b9000
#define DT_N_NODELABEL_ftm3         DT_N_S_soc_S_ftm_400b9000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ftm_400b9000_REG_NUM 1
#define DT_N_S_soc_S_ftm_400b9000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_REG_IDX_0_VAL_ADDRESS 1074499584 /* 0x400b9000 */
#define DT_N_S_soc_S_ftm_400b9000_REG_IDX_0_VAL_SIZE 152 /* 0x98 */
#define DT_N_S_soc_S_ftm_400b9000_RANGES_NUM 0
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ftm_400b9000_IRQ_NUM 1
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_VAL_irq 71
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_COMPAT_MATCHES_nxp_kinetis_ftm 1
#define DT_N_S_soc_S_ftm_400b9000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ftm_400b9000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ftm_400b9000_P_reg {1074499584 /* 0x400b9000 */, 152 /* 0x98 */}
#define DT_N_S_soc_S_ftm_400b9000_P_reg_IDX_0 1074499584
#define DT_N_S_soc_S_ftm_400b9000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_reg_IDX_1 152
#define DT_N_S_soc_S_ftm_400b9000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, reg, 0) \
	fn(DT_N_S_soc_S_ftm_400b9000, reg, 1)
#define DT_N_S_soc_S_ftm_400b9000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts {71 /* 0x47 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_IDX_0 71
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, interrupts, 0) \
	fn(DT_N_S_soc_S_ftm_400b9000, interrupts, 1)
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_prescaler 16
#define DT_N_S_soc_S_ftm_400b9000_P_prescaler_ENUM_IDX 4
#define DT_N_S_soc_S_ftm_400b9000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_status "disabled"
#define DT_N_S_soc_S_ftm_400b9000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ftm_400b9000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ftm_400b9000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_ftm_400b9000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_ftm_400b9000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ftm_400b9000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, status, 0) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 1) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 2) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 3) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 4) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 5) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 6) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 7)
#define DT_N_S_soc_S_ftm_400b9000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_status_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_compatible {"nxp,kinetis-ftm"}
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_IDX_0 "nxp,kinetis-ftm"
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, compatible, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_LEN 1
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_label "FTM_3"
#define DT_N_S_soc_S_ftm_400b9000_P_label_STRING_TOKEN FTM_3
#define DT_N_S_soc_S_ftm_400b9000_P_label_STRING_UPPER_TOKEN FTM_3
#define DT_N_S_soc_S_ftm_400b9000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, label, 0) \
	fn(DT_N_S_soc_S_ftm_400b9000, label, 1) \
	fn(DT_N_S_soc_S_ftm_400b9000, label, 2) \
	fn(DT_N_S_soc_S_ftm_400b9000, label, 3) \
	fn(DT_N_S_soc_S_ftm_400b9000, label, 4)
#define DT_N_S_soc_S_ftm_400b9000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_label_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_1_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_1_VAL_name 2
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_1_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_1_VAL_offset 4156
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_1_VAL_bits 6
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, clocks, 0) \
	fn(DT_N_S_soc_S_ftm_400b9000, clocks, 1)
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ftm_400b9000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_LEN 2
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_wakeup_source 0
#define DT_N_S_soc_S_ftm_400b9000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000
 *
 * Binding (compatible = nxp,kinetis-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,kinetis-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_PATH "/soc/pinmux@4004d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_FULL_NAME "pinmux@4004d000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1)
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1) 
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_ORD 42

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_SUPPORTS_ORDS \
	43, /* /soc/gpio@400ff100 */ \
	55, /* /soc/pinmux@4004d000/uart1_rx_pte1 */ \
	56, /* /soc/pinmux@4004d000/uart1_tx_pte0 */ \
	260, /* /soc/pinmux@4004d000/adc1_se4a_pte0 */ \
	261, /* /soc/pinmux@4004d000/adc1_se5a_pte1 */ \
	262, /* /soc/pinmux@4004d000/gpioe_pte0 */ \
	263, /* /soc/pinmux@4004d000/gpioe_pte1 */ \
	264, /* /soc/pinmux@4004d000/i2c1_scl_pte1 */ \
	265, /* /soc/pinmux@4004d000/i2c1_sda_pte0 */ \
	266, /* /soc/pinmux@4004d000/rtc_clkout_pte0 */ \
	267, /* /soc/pinmux@4004d000/spi1_pcs1_pte0 */ \
	268, /* /soc/pinmux@4004d000/spi1_sin_pte1 */ \
	269, /* /soc/pinmux@4004d000/spi1_sout_pte1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_EXISTS 1
#define DT_N_INST_4_nxp_kinetis_pinmux DT_N_S_soc_S_pinmux_4004d000
#define DT_N_NODELABEL_porte           DT_N_S_soc_S_pinmux_4004d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_REG_NUM 1
#define DT_N_S_soc_S_pinmux_4004d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_REG_IDX_0_VAL_ADDRESS 1074057216 /* 0x4004d000 */
#define DT_N_S_soc_S_pinmux_4004d000_REG_IDX_0_VAL_SIZE 208 /* 0xd0 */
#define DT_N_S_soc_S_pinmux_4004d000_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_COMPAT_MATCHES_nxp_kinetis_pinmux 1
#define DT_N_S_soc_S_pinmux_4004d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_P_reg {1074057216 /* 0x4004d000 */, 208 /* 0xd0 */}
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_IDX_0 1074057216
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_IDX_1 208
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000, reg, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000, reg, 1)
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_offset 4152
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_bits 13
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_LEN 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible {"nxp,kinetis-pinmux"}
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_IDX_0 "nxp,kinetis-pinmux"
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_wakeup_source 0
#define DT_N_S_soc_S_pinmux_4004d000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ff100
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ff100
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ff100_PATH "/soc/gpio@400ff100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ff100_FULL_NAME "gpio@400ff100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ff100_PARENT DT_N_S_soc
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ff100_ORD 43

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ff100_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ff100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ff100_EXISTS 1
#define DT_N_INST_4_nxp_kinetis_gpio DT_N_S_soc_S_gpio_400ff100
#define DT_N_NODELABEL_gpioe         DT_N_S_soc_S_gpio_400ff100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ff100_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ff100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_REG_IDX_0_VAL_ADDRESS 1074786560 /* 0x400ff100 */
#define DT_N_S_soc_S_gpio_400ff100_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400ff100_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ff100_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_VAL_irq 63
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_gpio_400ff100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ff100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ff100_P_reg {1074786560 /* 0x400ff100 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400ff100_P_reg_IDX_0 1074786560
#define DT_N_S_soc_S_gpio_400ff100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400ff100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff100, reg, 0) \
	fn(DT_N_S_soc_S_gpio_400ff100, reg, 1)
#define DT_N_S_soc_S_gpio_400ff100_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff100, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff100, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_label "GPIO_4"
#define DT_N_S_soc_S_gpio_400ff100_P_label_STRING_TOKEN GPIO_4
#define DT_N_S_soc_S_gpio_400ff100_P_label_STRING_UPPER_TOKEN GPIO_4
#define DT_N_S_soc_S_gpio_400ff100_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff100, label, 0) \
	fn(DT_N_S_soc_S_gpio_400ff100, label, 1) \
	fn(DT_N_S_soc_S_gpio_400ff100, label, 2) \
	fn(DT_N_S_soc_S_gpio_400ff100, label, 3) \
	fn(DT_N_S_soc_S_gpio_400ff100, label, 4) \
	fn(DT_N_S_soc_S_gpio_400ff100, label, 5)
#define DT_N_S_soc_S_gpio_400ff100_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff100, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff100, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff100, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff100, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff100, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff100, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ff100_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ff100_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_status "okay"
#define DT_N_S_soc_S_gpio_400ff100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff100_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_400ff100_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff100_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff100, status, 0) \
	fn(DT_N_S_soc_S_gpio_400ff100, status, 1) \
	fn(DT_N_S_soc_S_gpio_400ff100, status, 2) \
	fn(DT_N_S_soc_S_gpio_400ff100, status, 3)
#define DT_N_S_soc_S_gpio_400ff100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff100, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff100, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff100, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff100, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff100, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts {63 /* 0x3f */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_IDX_0 63
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff100, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_400ff100, interrupts, 1)
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff100, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ff100, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ff100_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40067000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40067000
 *
 * Binding (compatible = nxp,kinetis-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,kinetis-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40067000_PATH "/soc/i2c@40067000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40067000_FULL_NAME "i2c@40067000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40067000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40067000_ORD 44

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40067000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40067000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40067000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_i2c DT_N_S_soc_S_i2c_40067000
#define DT_N_NODELABEL_i2c1         DT_N_S_soc_S_i2c_40067000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40067000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40067000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_REG_IDX_0_VAL_ADDRESS 1074163712 /* 0x40067000 */
#define DT_N_S_soc_S_i2c_40067000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40067000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40067000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40067000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_VAL_irq 25
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_COMPAT_MATCHES_nxp_kinetis_i2c 1
#define DT_N_S_soc_S_i2c_40067000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40067000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40067000_P_reg {1074163712 /* 0x40067000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40067000_P_reg_IDX_0 1074163712
#define DT_N_S_soc_S_i2c_40067000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40067000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40067000, reg, 0) \
	fn(DT_N_S_soc_S_i2c_40067000, reg, 1)
#define DT_N_S_soc_S_i2c_40067000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40067000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_interrupts {25 /* 0x19 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_IDX_0 25
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40067000, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_40067000, interrupts, 1)
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40067000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40067000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_label "I2C_1"
#define DT_N_S_soc_S_i2c_40067000_P_label_STRING_TOKEN I2C_1
#define DT_N_S_soc_S_i2c_40067000_P_label_STRING_UPPER_TOKEN I2C_1
#define DT_N_S_soc_S_i2c_40067000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40067000, label, 0) \
	fn(DT_N_S_soc_S_i2c_40067000, label, 1) \
	fn(DT_N_S_soc_S_i2c_40067000, label, 2) \
	fn(DT_N_S_soc_S_i2c_40067000, label, 3) \
	fn(DT_N_S_soc_S_i2c_40067000, label, 4)
#define DT_N_S_soc_S_i2c_40067000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40067000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40067000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40067000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40067000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40067000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40067000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40067000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40067000, status, 0) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 1) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 2) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 3) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 4) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 5) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 6) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 7)
#define DT_N_S_soc_S_i2c_40067000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40067000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40067000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_compatible {"nxp,kinetis-i2c"}
#define DT_N_S_soc_S_i2c_40067000_P_compatible_IDX_0 "nxp,kinetis-i2c"
#define DT_N_S_soc_S_i2c_40067000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40067000, compatible, 0)
#define DT_N_S_soc_S_i2c_40067000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40067000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40067000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_bits 7
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40067000, clocks, 0)
#define DT_N_S_soc_S_i2c_40067000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40067000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40067000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/random@40029000
 *
 * Node identifier: DT_N_S_soc_S_random_40029000
 *
 * Binding (compatible = nxp,kinetis-rnga):
 *   $ZEPHYR_BASE/dts/bindings/rng/nxp,kinetis-rnga.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_random_40029000_PATH "/soc/random@40029000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_random_40029000_FULL_NAME "random@40029000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_random_40029000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_random_40029000_ORD 45

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_random_40029000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_random_40029000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_random_40029000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_rnga DT_N_S_soc_S_random_40029000
#define DT_N_NODELABEL_rnga          DT_N_S_soc_S_random_40029000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_random_40029000_REG_NUM 1
#define DT_N_S_soc_S_random_40029000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_REG_IDX_0_VAL_ADDRESS 1073909760 /* 0x40029000 */
#define DT_N_S_soc_S_random_40029000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_random_40029000_RANGES_NUM 0
#define DT_N_S_soc_S_random_40029000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_random_40029000_IRQ_NUM 1
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_VAL_irq 23
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_random_40029000_COMPAT_MATCHES_nxp_kinetis_rnga 1
#define DT_N_S_soc_S_random_40029000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_random_40029000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_random_40029000_P_reg {1073909760 /* 0x40029000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_random_40029000_P_reg_IDX_0 1073909760
#define DT_N_S_soc_S_random_40029000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_random_40029000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40029000, reg, 0) \
	fn(DT_N_S_soc_S_random_40029000, reg, 1)
#define DT_N_S_soc_S_random_40029000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40029000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40029000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_random_40029000_P_reg_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_interrupts {23 /* 0x17 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_random_40029000_P_interrupts_IDX_0 23
#define DT_N_S_soc_S_random_40029000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_random_40029000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40029000, interrupts, 0) \
	fn(DT_N_S_soc_S_random_40029000, interrupts, 1)
#define DT_N_S_soc_S_random_40029000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40029000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40029000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_random_40029000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_label "RNGA"
#define DT_N_S_soc_S_random_40029000_P_label_STRING_TOKEN RNGA
#define DT_N_S_soc_S_random_40029000_P_label_STRING_UPPER_TOKEN RNGA
#define DT_N_S_soc_S_random_40029000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40029000, label, 0) \
	fn(DT_N_S_soc_S_random_40029000, label, 1) \
	fn(DT_N_S_soc_S_random_40029000, label, 2) \
	fn(DT_N_S_soc_S_random_40029000, label, 3)
#define DT_N_S_soc_S_random_40029000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40029000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40029000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40029000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40029000, label, 3, __VA_ARGS__)
#define DT_N_S_soc_S_random_40029000_P_label_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_status "okay"
#define DT_N_S_soc_S_random_40029000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_random_40029000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_random_40029000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_random_40029000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_random_40029000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_random_40029000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40029000, status, 0) \
	fn(DT_N_S_soc_S_random_40029000, status, 1) \
	fn(DT_N_S_soc_S_random_40029000, status, 2) \
	fn(DT_N_S_soc_S_random_40029000, status, 3)
#define DT_N_S_soc_S_random_40029000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40029000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40029000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40029000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40029000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_random_40029000_P_status_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_compatible {"nxp,kinetis-rnga"}
#define DT_N_S_soc_S_random_40029000_P_compatible_IDX_0 "nxp,kinetis-rnga"
#define DT_N_S_soc_S_random_40029000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40029000, compatible, 0)
#define DT_N_S_soc_S_random_40029000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40029000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_random_40029000_P_compatible_LEN 1
#define DT_N_S_soc_S_random_40029000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_wakeup_source 0
#define DT_N_S_soc_S_random_40029000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/rtc@4003d000
 *
 * Node identifier: DT_N_S_soc_S_rtc_4003d000
 */

/* Node's full path: */
#define DT_N_S_soc_S_rtc_4003d000_PATH "/soc/rtc@4003d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rtc_4003d000_FULL_NAME "rtc@4003d000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_4003d000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_4003d000_ORD 46

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_4003d000_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_4003d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_4003d000_EXISTS 1
#define DT_N_INST_0_nxp_k22f_rtc DT_N_S_soc_S_rtc_4003d000
#define DT_N_NODELABEL_rtc       DT_N_S_soc_S_rtc_4003d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rtc_4003d000_REG_NUM 1
#define DT_N_S_soc_S_rtc_4003d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_REG_IDX_0_VAL_ADDRESS 1073991680 /* 0x4003d000 */
#define DT_N_S_soc_S_rtc_4003d000_REG_IDX_0_VAL_SIZE 2056 /* 0x808 */
#define DT_N_S_soc_S_rtc_4003d000_RANGES_NUM 0
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NUM 0
#define DT_N_S_soc_S_rtc_4003d000_COMPAT_MATCHES_nxp_k22f_rtc 1
#define DT_N_S_soc_S_rtc_4003d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rtc_4003d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_4003d000_P_compatible {"nxp,k22f-rtc"}
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_IDX_0 "nxp,k22f-rtc"
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_4003d000, compatible, 0)
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_4003d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_reg {1073991680 /* 0x4003d000 */, 2056 /* 0x808 */}
#define DT_N_S_soc_S_rtc_4003d000_P_reg_IDX_0 1073991680
#define DT_N_S_soc_S_rtc_4003d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_reg_IDX_1 2056
#define DT_N_S_soc_S_rtc_4003d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_4003d000, reg, 0) \
	fn(DT_N_S_soc_S_rtc_4003d000, reg, 1)
#define DT_N_S_soc_S_rtc_4003d000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_4003d000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_4003d000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_4003d000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/spi0_pcs4_ptc0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_PATH "/soc/pinmux@4004b000/spi0_pcs4_ptc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_FULL_NAME "spi0_pcs4_ptc0"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_ORD 47

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_SUPPORTS_ORDS \
	51, /* /soc/spi@4002c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_EXISTS 1
#define DT_N_NODELABEL_spi0_pcs4_ptc0 DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/spi0_sck_ptd1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_PATH "/soc/pinmux@4004c000/spi0_sck_ptd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_FULL_NAME "spi0_sck_ptd1"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_ORD 48

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_SUPPORTS_ORDS \
	51, /* /soc/spi@4002c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_EXISTS 1
#define DT_N_NODELABEL_spi0_sck_ptd1 DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/spi0_sin_ptd3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_PATH "/soc/pinmux@4004c000/spi0_sin_ptd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_FULL_NAME "spi0_sin_ptd3"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_ORD 49

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_SUPPORTS_ORDS \
	51, /* /soc/spi@4002c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_EXISTS 1
#define DT_N_NODELABEL_spi0_sin_ptd3 DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/spi0_sout_ptd2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_PATH "/soc/pinmux@4004c000/spi0_sout_ptd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_FULL_NAME "spi0_sout_ptd2"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_ORD 50

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_SUPPORTS_ORDS \
	51, /* /soc/spi@4002c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_EXISTS 1
#define DT_N_NODELABEL_spi0_sout_ptd2 DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/spi@4002c000
 *
 * Node identifier: DT_N_S_soc_S_spi_4002c000
 *
 * Binding (compatible = nxp,kinetis-dspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,kinetis-dspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4002c000_PATH "/soc/spi@4002c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4002c000_FULL_NAME "spi@4002c000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_4002c000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4002c000_ORD 51

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4002c000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */ \
	47, /* /soc/pinmux@4004b000/spi0_pcs4_ptc0 */ \
	48, /* /soc/pinmux@4004c000/spi0_sck_ptd1 */ \
	49, /* /soc/pinmux@4004c000/spi0_sin_ptd3 */ \
	50, /* /soc/pinmux@4004c000/spi0_sout_ptd2 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4002c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4002c000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_dspi DT_N_S_soc_S_spi_4002c000
#define DT_N_NODELABEL_spi0          DT_N_S_soc_S_spi_4002c000
#define DT_N_NODELABEL_arduino_spi   DT_N_S_soc_S_spi_4002c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4002c000_REG_NUM 1
#define DT_N_S_soc_S_spi_4002c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_REG_IDX_0_VAL_ADDRESS 1073922048 /* 0x4002c000 */
#define DT_N_S_soc_S_spi_4002c000_REG_IDX_0_VAL_SIZE 136 /* 0x88 */
#define DT_N_S_soc_S_spi_4002c000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4002c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4002c000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_VAL_irq 26
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_COMPAT_MATCHES_nxp_kinetis_dspi 1
#define DT_N_S_soc_S_spi_4002c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4002c000_P_reg {1073922048 /* 0x4002c000 */, 136 /* 0x88 */}
#define DT_N_S_soc_S_spi_4002c000_P_reg_IDX_0 1073922048
#define DT_N_S_soc_S_spi_4002c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_reg_IDX_1 136
#define DT_N_S_soc_S_spi_4002c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, reg, 0) \
	fn(DT_N_S_soc_S_spi_4002c000, reg, 1)
#define DT_N_S_soc_S_spi_4002c000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_interrupts {26 /* 0x1a */, 3 /* 0x3 */}
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_IDX_0 26
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, interrupts, 0) \
	fn(DT_N_S_soc_S_spi_4002c000, interrupts, 1)
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_offset 4156
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_bits 12
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, clocks, 0)
#define DT_N_S_soc_S_spi_4002c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs4_ptc0
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinmux_4004c000_S_spi0_sck_ptd1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pinmux_4004c000_S_spi0_sout_ptd2
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pinmux_4004c000_S_spi0_sin_ptd3
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 3)
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_LEN 4
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_nxp_rx_tx_chn_share 0
#define DT_N_S_soc_S_spi_4002c000_P_nxp_rx_tx_chn_share_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_continuous_sck 0
#define DT_N_S_soc_S_spi_4002c000_P_continuous_sck_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_rx_fifo_overwrite 0
#define DT_N_S_soc_S_spi_4002c000_P_rx_fifo_overwrite_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_modified_timing_format 0
#define DT_N_S_soc_S_spi_4002c000_P_modified_timing_format_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_label "SPI_0"
#define DT_N_S_soc_S_spi_4002c000_P_label_STRING_TOKEN SPI_0
#define DT_N_S_soc_S_spi_4002c000_P_label_STRING_UPPER_TOKEN SPI_0
#define DT_N_S_soc_S_spi_4002c000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, label, 0) \
	fn(DT_N_S_soc_S_spi_4002c000, label, 1) \
	fn(DT_N_S_soc_S_spi_4002c000, label, 2) \
	fn(DT_N_S_soc_S_spi_4002c000, label, 3) \
	fn(DT_N_S_soc_S_spi_4002c000, label, 4)
#define DT_N_S_soc_S_spi_4002c000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_status "okay"
#define DT_N_S_soc_S_spi_4002c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_4002c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_4002c000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_spi_4002c000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_spi_4002c000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_4002c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, status, 0) \
	fn(DT_N_S_soc_S_spi_4002c000, status, 1) \
	fn(DT_N_S_soc_S_spi_4002c000, status, 2) \
	fn(DT_N_S_soc_S_spi_4002c000, status, 3)
#define DT_N_S_soc_S_spi_4002c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_compatible {"nxp,kinetis-dspi"}
#define DT_N_S_soc_S_spi_4002c000_P_compatible_IDX_0 "nxp,kinetis-dspi"
#define DT_N_S_soc_S_spi_4002c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, compatible, 0)
#define DT_N_S_soc_S_spi_4002c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4002c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4002c000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/spi@4002d000
 *
 * Node identifier: DT_N_S_soc_S_spi_4002d000
 *
 * Binding (compatible = nxp,kinetis-dspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,kinetis-dspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4002d000_PATH "/soc/spi@4002d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4002d000_FULL_NAME "spi@4002d000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_4002d000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4002d000_ORD 52

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4002d000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4002d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4002d000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_dspi DT_N_S_soc_S_spi_4002d000
#define DT_N_NODELABEL_spi1          DT_N_S_soc_S_spi_4002d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4002d000_REG_NUM 1
#define DT_N_S_soc_S_spi_4002d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_REG_IDX_0_VAL_ADDRESS 1073926144 /* 0x4002d000 */
#define DT_N_S_soc_S_spi_4002d000_REG_IDX_0_VAL_SIZE 136 /* 0x88 */
#define DT_N_S_soc_S_spi_4002d000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4002d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4002d000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_VAL_irq 27
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_COMPAT_MATCHES_nxp_kinetis_dspi 1
#define DT_N_S_soc_S_spi_4002d000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4002d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4002d000_P_reg {1073926144 /* 0x4002d000 */, 136 /* 0x88 */}
#define DT_N_S_soc_S_spi_4002d000_P_reg_IDX_0 1073926144
#define DT_N_S_soc_S_spi_4002d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_reg_IDX_1 136
#define DT_N_S_soc_S_spi_4002d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, reg, 0) \
	fn(DT_N_S_soc_S_spi_4002d000, reg, 1)
#define DT_N_S_soc_S_spi_4002d000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_interrupts {27 /* 0x1b */, 3 /* 0x3 */}
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_IDX_0 27
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, interrupts, 0) \
	fn(DT_N_S_soc_S_spi_4002d000, interrupts, 1)
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_offset 4156
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_bits 13
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, clocks, 0)
#define DT_N_S_soc_S_spi_4002d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_nxp_rx_tx_chn_share 0
#define DT_N_S_soc_S_spi_4002d000_P_nxp_rx_tx_chn_share_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_continuous_sck 0
#define DT_N_S_soc_S_spi_4002d000_P_continuous_sck_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_rx_fifo_overwrite 0
#define DT_N_S_soc_S_spi_4002d000_P_rx_fifo_overwrite_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_modified_timing_format 0
#define DT_N_S_soc_S_spi_4002d000_P_modified_timing_format_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_label "SPI_1"
#define DT_N_S_soc_S_spi_4002d000_P_label_STRING_TOKEN SPI_1
#define DT_N_S_soc_S_spi_4002d000_P_label_STRING_UPPER_TOKEN SPI_1
#define DT_N_S_soc_S_spi_4002d000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, label, 0) \
	fn(DT_N_S_soc_S_spi_4002d000, label, 1) \
	fn(DT_N_S_soc_S_spi_4002d000, label, 2) \
	fn(DT_N_S_soc_S_spi_4002d000, label, 3) \
	fn(DT_N_S_soc_S_spi_4002d000, label, 4)
#define DT_N_S_soc_S_spi_4002d000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_status "disabled"
#define DT_N_S_soc_S_spi_4002d000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_4002d000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_4002d000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_4002d000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_4002d000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_4002d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, status, 0) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 1) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 2) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 3) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 4) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 5) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 6) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 7)
#define DT_N_S_soc_S_spi_4002d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_compatible {"nxp,kinetis-dspi"}
#define DT_N_S_soc_S_spi_4002d000_P_compatible_IDX_0 "nxp,kinetis-dspi"
#define DT_N_S_soc_S_spi_4002d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, compatible, 0)
#define DT_N_S_soc_S_spi_4002d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4002d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4002d000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 53

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, reg, 0) \
	fn(DT_N_S_soc_S_timer_e000e010, reg, 1)
#define DT_N_S_soc_S_timer_e000e010_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e000e010, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/uart@4006a000
 *
 * Node identifier: DT_N_S_soc_S_uart_4006a000
 *
 * Binding (compatible = nxp,kinetis-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_4006a000_PATH "/soc/uart@4006a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_4006a000_FULL_NAME "uart@4006a000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_4006a000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_4006a000_ORD 54

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_4006a000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_4006a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_4006a000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_uart DT_N_S_soc_S_uart_4006a000
#define DT_N_NODELABEL_uart0         DT_N_S_soc_S_uart_4006a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_4006a000_REG_NUM 1
#define DT_N_S_soc_S_uart_4006a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_REG_IDX_0_VAL_ADDRESS 1074176000 /* 0x4006a000 */
#define DT_N_S_soc_S_uart_4006a000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_4006a000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_4006a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_4006a000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_irq 31
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_irq 32
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_status_VAL_irq DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_status_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_status_VAL_priority DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_status_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_COMPAT_MATCHES_nxp_kinetis_uart 1
#define DT_N_S_soc_S_uart_4006a000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_4006a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_4006a000_P_reg {1074176000 /* 0x4006a000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_4006a000_P_reg_IDX_0 1074176000
#define DT_N_S_soc_S_uart_4006a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_4006a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, reg, 0) \
	fn(DT_N_S_soc_S_uart_4006a000, reg, 1)
#define DT_N_S_soc_S_uart_4006a000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupts {31 /* 0x1f */, 0 /* 0x0 */, 32 /* 0x20 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_0 31
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_2 32
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_4006a000, interrupts, 1) \
	fn(DT_N_S_soc_S_uart_4006a000, interrupts, 2) \
	fn(DT_N_S_soc_S_uart_4006a000, interrupts, 3)
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_bits 10
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, clocks, 0)
#define DT_N_S_soc_S_uart_4006a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_label "UART_0"
#define DT_N_S_soc_S_uart_4006a000_P_label_STRING_TOKEN UART_0
#define DT_N_S_soc_S_uart_4006a000_P_label_STRING_UPPER_TOKEN UART_0
#define DT_N_S_soc_S_uart_4006a000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, label, 0) \
	fn(DT_N_S_soc_S_uart_4006a000, label, 1) \
	fn(DT_N_S_soc_S_uart_4006a000, label, 2) \
	fn(DT_N_S_soc_S_uart_4006a000, label, 3) \
	fn(DT_N_S_soc_S_uart_4006a000, label, 4) \
	fn(DT_N_S_soc_S_uart_4006a000, label, 5)
#define DT_N_S_soc_S_uart_4006a000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_4006a000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_status "disabled"
#define DT_N_S_soc_S_uart_4006a000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_4006a000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_4006a000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_4006a000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_4006a000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_4006a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, status, 0) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 1) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 2) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 3) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 4) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 5) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 6) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 7)
#define DT_N_S_soc_S_uart_4006a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_compatible {"nxp,kinetis-uart"}
#define DT_N_S_soc_S_uart_4006a000_P_compatible_IDX_0 "nxp,kinetis-uart"
#define DT_N_S_soc_S_uart_4006a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, compatible, 0)
#define DT_N_S_soc_S_uart_4006a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_4006a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names {"status", "error"}
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_0 "status"
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_4006a000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/uart1_rx_pte1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_PATH "/soc/pinmux@4004d000/uart1_rx_pte1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_FULL_NAME "uart1_rx_pte1"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_ORD 55

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_SUPPORTS_ORDS \
	57, /* /soc/uart@4006b000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_EXISTS 1
#define DT_N_NODELABEL_uart1_rx_pte1 DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/uart1_tx_pte0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_PATH "/soc/pinmux@4004d000/uart1_tx_pte0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_FULL_NAME "uart1_tx_pte0"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_ORD 56

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_SUPPORTS_ORDS \
	57, /* /soc/uart@4006b000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_EXISTS 1
#define DT_N_NODELABEL_uart1_tx_pte0 DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/uart@4006b000
 *
 * Node identifier: DT_N_S_soc_S_uart_4006b000
 *
 * Binding (compatible = nxp,kinetis-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_4006b000_PATH "/soc/uart@4006b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_4006b000_FULL_NAME "uart@4006b000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_4006b000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_4006b000_ORD 57

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_4006b000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */ \
	55, /* /soc/pinmux@4004d000/uart1_rx_pte1 */ \
	56, /* /soc/pinmux@4004d000/uart1_tx_pte0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_4006b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_4006b000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_uart DT_N_S_soc_S_uart_4006b000
#define DT_N_NODELABEL_uart1         DT_N_S_soc_S_uart_4006b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_4006b000_REG_NUM 1
#define DT_N_S_soc_S_uart_4006b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_REG_IDX_0_VAL_ADDRESS 1074180096 /* 0x4006b000 */
#define DT_N_S_soc_S_uart_4006b000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_4006b000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_4006b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_4006b000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_irq 33
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_irq 34
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_status_VAL_irq DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_status_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_status_VAL_priority DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_status_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_COMPAT_MATCHES_nxp_kinetis_uart 1
#define DT_N_S_soc_S_uart_4006b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_4006b000_PINCTRL_NUM 1
#define DT_N_S_soc_S_uart_4006b000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_uart_4006b000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_4006b000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_uart_4006b000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1
#define DT_N_S_soc_S_uart_4006b000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_4006b000_P_reg {1074180096 /* 0x4006b000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_4006b000_P_reg_IDX_0 1074180096
#define DT_N_S_soc_S_uart_4006b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_4006b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, reg, 0) \
	fn(DT_N_S_soc_S_uart_4006b000, reg, 1)
#define DT_N_S_soc_S_uart_4006b000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupts {33 /* 0x21 */, 0 /* 0x0 */, 34 /* 0x22 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_0 33
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_2 34
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_4006b000, interrupts, 1) \
	fn(DT_N_S_soc_S_uart_4006b000, interrupts, 2) \
	fn(DT_N_S_soc_S_uart_4006b000, interrupts, 3)
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_bits 11
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, clocks, 0)
#define DT_N_S_soc_S_uart_4006b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1
#define DT_N_S_soc_S_uart_4006b000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinmux_4004d000_S_uart1_rx_pte1
#define DT_N_S_soc_S_uart_4006b000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0
#define DT_N_S_soc_S_uart_4006b000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinmux_4004d000_S_uart1_tx_pte0
#define DT_N_S_soc_S_uart_4006b000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_uart_4006b000, pinctrl_0, 1)
#define DT_N_S_soc_S_uart_4006b000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_uart_4006b000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_current_speed 115200
#define DT_N_S_soc_S_uart_4006b000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_label "UART_1"
#define DT_N_S_soc_S_uart_4006b000_P_label_STRING_TOKEN UART_1
#define DT_N_S_soc_S_uart_4006b000_P_label_STRING_UPPER_TOKEN UART_1
#define DT_N_S_soc_S_uart_4006b000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, label, 0) \
	fn(DT_N_S_soc_S_uart_4006b000, label, 1) \
	fn(DT_N_S_soc_S_uart_4006b000, label, 2) \
	fn(DT_N_S_soc_S_uart_4006b000, label, 3) \
	fn(DT_N_S_soc_S_uart_4006b000, label, 4) \
	fn(DT_N_S_soc_S_uart_4006b000, label, 5)
#define DT_N_S_soc_S_uart_4006b000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_4006b000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_status "okay"
#define DT_N_S_soc_S_uart_4006b000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_uart_4006b000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_uart_4006b000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_uart_4006b000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_uart_4006b000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_uart_4006b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, status, 0) \
	fn(DT_N_S_soc_S_uart_4006b000, status, 1) \
	fn(DT_N_S_soc_S_uart_4006b000, status, 2) \
	fn(DT_N_S_soc_S_uart_4006b000, status, 3)
#define DT_N_S_soc_S_uart_4006b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_compatible {"nxp,kinetis-uart"}
#define DT_N_S_soc_S_uart_4006b000_P_compatible_IDX_0 "nxp,kinetis-uart"
#define DT_N_S_soc_S_uart_4006b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, compatible, 0)
#define DT_N_S_soc_S_uart_4006b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_4006b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names {"status", "error"}
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_0 "status"
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_4006b000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/uart2_rx_ptd2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_PATH "/soc/pinmux@4004c000/uart2_rx_ptd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_FULL_NAME "uart2_rx_ptd2"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_ORD 58

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_SUPPORTS_ORDS \
	60, /* /soc/uart@4006c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_EXISTS 1
#define DT_N_NODELABEL_uart2_rx_ptd2 DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/uart2_tx_ptd3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_PATH "/soc/pinmux@4004c000/uart2_tx_ptd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_FULL_NAME "uart2_tx_ptd3"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_ORD 59

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_SUPPORTS_ORDS \
	60, /* /soc/uart@4006c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_EXISTS 1
#define DT_N_NODELABEL_uart2_tx_ptd3 DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/uart@4006c000
 *
 * Node identifier: DT_N_S_soc_S_uart_4006c000
 *
 * Binding (compatible = nxp,kinetis-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_4006c000_PATH "/soc/uart@4006c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_4006c000_FULL_NAME "uart@4006c000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_4006c000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_4006c000_ORD 60

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_4006c000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */ \
	58, /* /soc/pinmux@4004c000/uart2_rx_ptd2 */ \
	59, /* /soc/pinmux@4004c000/uart2_tx_ptd3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_4006c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_4006c000_EXISTS 1
#define DT_N_INST_2_nxp_kinetis_uart DT_N_S_soc_S_uart_4006c000
#define DT_N_NODELABEL_uart2         DT_N_S_soc_S_uart_4006c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_4006c000_REG_NUM 1
#define DT_N_S_soc_S_uart_4006c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_REG_IDX_0_VAL_ADDRESS 1074184192 /* 0x4006c000 */
#define DT_N_S_soc_S_uart_4006c000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_4006c000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_4006c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_4006c000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_irq 36
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_status_VAL_irq DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_status_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_status_VAL_priority DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_status_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_COMPAT_MATCHES_nxp_kinetis_uart 1
#define DT_N_S_soc_S_uart_4006c000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_NUM 1
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3

/* Generic property macros: */
#define DT_N_S_soc_S_uart_4006c000_P_reg {1074184192 /* 0x4006c000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_4006c000_P_reg_IDX_0 1074184192
#define DT_N_S_soc_S_uart_4006c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_4006c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, reg, 0) \
	fn(DT_N_S_soc_S_uart_4006c000, reg, 1)
#define DT_N_S_soc_S_uart_4006c000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupts {35 /* 0x23 */, 0 /* 0x0 */, 36 /* 0x24 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_2 36
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_4006c000, interrupts, 1) \
	fn(DT_N_S_soc_S_uart_4006c000, interrupts, 2) \
	fn(DT_N_S_soc_S_uart_4006c000, interrupts, 3)
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_bits 12
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, clocks, 0)
#define DT_N_S_soc_S_uart_4006c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinmux_4004c000_S_uart2_rx_ptd2
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinmux_4004c000_S_uart2_tx_ptd3
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_uart_4006c000, pinctrl_0, 1)
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_label "UART_2"
#define DT_N_S_soc_S_uart_4006c000_P_label_STRING_TOKEN UART_2
#define DT_N_S_soc_S_uart_4006c000_P_label_STRING_UPPER_TOKEN UART_2
#define DT_N_S_soc_S_uart_4006c000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, label, 0) \
	fn(DT_N_S_soc_S_uart_4006c000, label, 1) \
	fn(DT_N_S_soc_S_uart_4006c000, label, 2) \
	fn(DT_N_S_soc_S_uart_4006c000, label, 3) \
	fn(DT_N_S_soc_S_uart_4006c000, label, 4) \
	fn(DT_N_S_soc_S_uart_4006c000, label, 5)
#define DT_N_S_soc_S_uart_4006c000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_4006c000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_status "disabled"
#define DT_N_S_soc_S_uart_4006c000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_4006c000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_4006c000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_4006c000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_4006c000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_4006c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, status, 0) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 1) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 2) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 3) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 4) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 5) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 6) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 7)
#define DT_N_S_soc_S_uart_4006c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_compatible {"nxp,kinetis-uart"}
#define DT_N_S_soc_S_uart_4006c000_P_compatible_IDX_0 "nxp,kinetis-uart"
#define DT_N_S_soc_S_uart_4006c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, compatible, 0)
#define DT_N_S_soc_S_uart_4006c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_4006c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names {"status", "error"}
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_0 "status"
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_4006c000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/uart@4006d000
 *
 * Node identifier: DT_N_S_soc_S_uart_4006d000
 *
 * Binding (compatible = nxp,kinetis-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_4006d000_PATH "/soc/uart@4006d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_4006d000_FULL_NAME "uart@4006d000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_4006d000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_4006d000_ORD 61

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_4006d000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_4006d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_4006d000_EXISTS 1
#define DT_N_INST_3_nxp_kinetis_uart DT_N_S_soc_S_uart_4006d000
#define DT_N_NODELABEL_uart3         DT_N_S_soc_S_uart_4006d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_4006d000_REG_NUM 1
#define DT_N_S_soc_S_uart_4006d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_REG_IDX_0_VAL_ADDRESS 1074188288 /* 0x4006d000 */
#define DT_N_S_soc_S_uart_4006d000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_4006d000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_4006d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_4006d000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_irq 38
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_status_VAL_irq DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_status_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_status_VAL_priority DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_status_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_COMPAT_MATCHES_nxp_kinetis_uart 1
#define DT_N_S_soc_S_uart_4006d000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_4006d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_4006d000_P_reg {1074188288 /* 0x4006d000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_4006d000_P_reg_IDX_0 1074188288
#define DT_N_S_soc_S_uart_4006d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_4006d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, reg, 0) \
	fn(DT_N_S_soc_S_uart_4006d000, reg, 1)
#define DT_N_S_soc_S_uart_4006d000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */, 38 /* 0x26 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_2 38
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_4006d000, interrupts, 1) \
	fn(DT_N_S_soc_S_uart_4006d000, interrupts, 2) \
	fn(DT_N_S_soc_S_uart_4006d000, interrupts, 3)
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_bits 13
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, clocks, 0)
#define DT_N_S_soc_S_uart_4006d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_label "UART_3"
#define DT_N_S_soc_S_uart_4006d000_P_label_STRING_TOKEN UART_3
#define DT_N_S_soc_S_uart_4006d000_P_label_STRING_UPPER_TOKEN UART_3
#define DT_N_S_soc_S_uart_4006d000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, label, 0) \
	fn(DT_N_S_soc_S_uart_4006d000, label, 1) \
	fn(DT_N_S_soc_S_uart_4006d000, label, 2) \
	fn(DT_N_S_soc_S_uart_4006d000, label, 3) \
	fn(DT_N_S_soc_S_uart_4006d000, label, 4) \
	fn(DT_N_S_soc_S_uart_4006d000, label, 5)
#define DT_N_S_soc_S_uart_4006d000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_4006d000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_status "disabled"
#define DT_N_S_soc_S_uart_4006d000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_4006d000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_4006d000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_4006d000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_4006d000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_4006d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, status, 0) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 1) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 2) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 3) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 4) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 5) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 6) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 7)
#define DT_N_S_soc_S_uart_4006d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_compatible {"nxp,kinetis-uart"}
#define DT_N_S_soc_S_uart_4006d000_P_compatible_IDX_0 "nxp,kinetis-uart"
#define DT_N_S_soc_S_uart_4006d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, compatible, 0)
#define DT_N_S_soc_S_uart_4006d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_4006d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names {"status", "error"}
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_0 "status"
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_4006d000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/usbd@40072000
 *
 * Node identifier: DT_N_S_soc_S_usbd_40072000
 *
 * Binding (compatible = nxp,kinetis-usbd):
 *   $ZEPHYR_BASE/dts/bindings/usb/nxp,kinetis-usbd.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usbd_40072000_PATH "/soc/usbd@40072000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usbd_40072000_FULL_NAME "usbd@40072000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usbd_40072000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usbd_40072000_ORD 62

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usbd_40072000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usbd_40072000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usbd_40072000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_usbd DT_N_S_soc_S_usbd_40072000
#define DT_N_NODELABEL_usbotg        DT_N_S_soc_S_usbd_40072000
#define DT_N_NODELABEL_zephyr_udc0   DT_N_S_soc_S_usbd_40072000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usbd_40072000_REG_NUM 1
#define DT_N_S_soc_S_usbd_40072000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_REG_IDX_0_VAL_ADDRESS 1074208768 /* 0x40072000 */
#define DT_N_S_soc_S_usbd_40072000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_usbd_40072000_RANGES_NUM 0
#define DT_N_S_soc_S_usbd_40072000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usbd_40072000_IRQ_NUM 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_irq 53
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_NAME_usb_otg_VAL_irq DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usbd_40072000_IRQ_NAME_usb_otg_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_NAME_usb_otg_VAL_priority DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usbd_40072000_IRQ_NAME_usb_otg_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_COMPAT_MATCHES_nxp_kinetis_usbd 1
#define DT_N_S_soc_S_usbd_40072000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usbd_40072000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usbd_40072000_P_reg {1074208768 /* 0x40072000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_usbd_40072000_P_reg_IDX_0 1074208768
#define DT_N_S_soc_S_usbd_40072000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_usbd_40072000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40072000, reg, 0) \
	fn(DT_N_S_soc_S_usbd_40072000, reg, 1)
#define DT_N_S_soc_S_usbd_40072000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40072000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40072000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupts {53 /* 0x35 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_IDX_0 53
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40072000, interrupts, 0) \
	fn(DT_N_S_soc_S_usbd_40072000, interrupts, 1)
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40072000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40072000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_num_bidir_endpoints 8
#define DT_N_S_soc_S_usbd_40072000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_label "USBD"
#define DT_N_S_soc_S_usbd_40072000_P_label_STRING_TOKEN USBD
#define DT_N_S_soc_S_usbd_40072000_P_label_STRING_UPPER_TOKEN USBD
#define DT_N_S_soc_S_usbd_40072000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40072000, label, 0) \
	fn(DT_N_S_soc_S_usbd_40072000, label, 1) \
	fn(DT_N_S_soc_S_usbd_40072000, label, 2) \
	fn(DT_N_S_soc_S_usbd_40072000, label, 3)
#define DT_N_S_soc_S_usbd_40072000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40072000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40072000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40072000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40072000, label, 3, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_label_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_status "okay"
#define DT_N_S_soc_S_usbd_40072000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_usbd_40072000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usbd_40072000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_usbd_40072000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_usbd_40072000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usbd_40072000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40072000, status, 0) \
	fn(DT_N_S_soc_S_usbd_40072000, status, 1) \
	fn(DT_N_S_soc_S_usbd_40072000, status, 2) \
	fn(DT_N_S_soc_S_usbd_40072000, status, 3)
#define DT_N_S_soc_S_usbd_40072000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40072000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40072000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40072000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40072000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_status_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_compatible {"nxp,kinetis-usbd"}
#define DT_N_S_soc_S_usbd_40072000_P_compatible_IDX_0 "nxp,kinetis-usbd"
#define DT_N_S_soc_S_usbd_40072000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40072000, compatible, 0)
#define DT_N_S_soc_S_usbd_40072000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40072000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_compatible_LEN 1
#define DT_N_S_soc_S_usbd_40072000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names {"usb_otg"}
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_IDX_0 "usb_otg"
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40072000, interrupt_names, 0)
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40072000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_wakeup_source 0
#define DT_N_S_soc_S_usbd_40072000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40052000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_40052000
 *
 * Binding (compatible = nxp,kinetis-wdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/nxp,kinetis-wdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_40052000_PATH "/soc/watchdog@40052000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_40052000_FULL_NAME "watchdog@40052000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40052000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_40052000_ORD 63

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_40052000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_40052000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_40052000_EXISTS 1
#define DT_N_ALIAS_watchdog0         DT_N_S_soc_S_watchdog_40052000
#define DT_N_INST_0_nxp_kinetis_wdog DT_N_S_soc_S_watchdog_40052000
#define DT_N_NODELABEL_wdog          DT_N_S_soc_S_watchdog_40052000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_40052000_REG_NUM 1
#define DT_N_S_soc_S_watchdog_40052000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_REG_IDX_0_VAL_ADDRESS 1074077696 /* 0x40052000 */
#define DT_N_S_soc_S_watchdog_40052000_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_watchdog_40052000_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_40052000_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_VAL_irq 22
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_COMPAT_MATCHES_nxp_kinetis_wdog 1
#define DT_N_S_soc_S_watchdog_40052000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_40052000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_40052000_P_reg {1074077696 /* 0x40052000 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_watchdog_40052000_P_reg_IDX_0 1074077696
#define DT_N_S_soc_S_watchdog_40052000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_reg_IDX_1 16
#define DT_N_S_soc_S_watchdog_40052000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40052000, reg, 0) \
	fn(DT_N_S_soc_S_watchdog_40052000, reg, 1)
#define DT_N_S_soc_S_watchdog_40052000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40052000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40052000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40052000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_label "WDT_0"
#define DT_N_S_soc_S_watchdog_40052000_P_label_STRING_TOKEN WDT_0
#define DT_N_S_soc_S_watchdog_40052000_P_label_STRING_UPPER_TOKEN WDT_0
#define DT_N_S_soc_S_watchdog_40052000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40052000, label, 0) \
	fn(DT_N_S_soc_S_watchdog_40052000, label, 1) \
	fn(DT_N_S_soc_S_watchdog_40052000, label, 2) \
	fn(DT_N_S_soc_S_watchdog_40052000, label, 3) \
	fn(DT_N_S_soc_S_watchdog_40052000, label, 4)
#define DT_N_S_soc_S_watchdog_40052000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40052000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40052000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40052000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40052000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40052000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40052000_P_label_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts {22 /* 0x16 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_IDX_0 22
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40052000, interrupts, 0) \
	fn(DT_N_S_soc_S_watchdog_40052000, interrupts, 1)
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40052000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40052000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_name 19
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_bits 0
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0)
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_compatible {"nxp,kinetis-wdog"}
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_IDX_0 "nxp,kinetis-wdog"
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40052000, compatible, 0)
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40052000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_40052000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000
 *
 * Binding (compatible = nxp,kinetis-ftfe):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/nxp,kinetis-ftfe.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_PATH "/soc/flash-controller@40020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_FULL_NAME "flash-controller@40020000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0) 
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_ORD 64

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_SUPPORTS_ORDS \
	65, /* /soc/flash-controller@40020000/flash@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_ftfe DT_N_S_soc_S_flash_controller_40020000
#define DT_N_NODELABEL_ftfe          DT_N_S_soc_S_flash_controller_40020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_flash_controller_40020000_REG_IDX_0_VAL_SIZE 24 /* 0x18 */
#define DT_N_S_soc_S_flash_controller_40020000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NUM 2
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_irq 19
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_command_complete_VAL_irq DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_command_complete_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_command_complete_VAL_priority DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_command_complete_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_read_collision_VAL_irq DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_read_collision_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_read_collision_VAL_priority DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_read_collision_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_COMPAT_MATCHES_nxp_kinetis_ftfe 1
#define DT_N_S_soc_S_flash_controller_40020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_P_label "FLASH_CTRL"
#define DT_N_S_soc_S_flash_controller_40020000_P_label_STRING_TOKEN FLASH_CTRL
#define DT_N_S_soc_S_flash_controller_40020000_P_label_STRING_UPPER_TOKEN FLASH_CTRL
#define DT_N_S_soc_S_flash_controller_40020000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 6) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 7) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 8) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 9)
#define DT_N_S_soc_S_flash_controller_40020000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, label, 9, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_reg {1073872896 /* 0x40020000 */, 24 /* 0x18 */}
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_IDX_1 24
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000, reg, 1)
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible {"nxp,kinetis-ftfe"}
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_IDX_0 "nxp,kinetis-ftfe"
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */, 19 /* 0x13 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_2 19
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000, interrupts, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupts, 1) \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupts, 2) \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupts, 3)
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names {"command-complete", "read-collision"}
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_0 "command-complete"
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_1 "read-collision"
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 1)
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40020000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_PATH "/soc/flash-controller@40020000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FULL_NAME "flash@0"

/* Node parent (/soc/flash-controller@40020000) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_PARENT DT_N_S_soc_S_flash_controller_40020000
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_ORD 65

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_REQUIRES_ORDS \
	64, /* /soc/flash-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_SUPPORTS_ORDS \
	66, /* /soc/flash-controller@40020000/flash@0/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_flash_controller_40020000_S_flash_0
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_flash_controller_40020000_S_flash_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_REG_IDX_0_VAL_SIZE 1048576 /* 0x100000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_label "MCUX_FLASH"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_label_STRING_TOKEN MCUX_FLASH
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_label_STRING_UPPER_TOKEN MCUX_FLASH
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 6) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 7) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 8) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 9)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, label, 9, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_erase_block_size 2048
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_write_block_size 8
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg {0 /* 0x0 */, 1048576 /* 0x100000 */}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, reg, 1)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_PATH "/soc/flash-controller@40020000/flash@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FULL_NAME "partitions"

/* Node parent (/soc/flash-controller@40020000/flash@0) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_PARENT DT_N_S_soc_S_flash_controller_40020000_S_flash_0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_ORD 66

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_REQUIRES_ORDS \
	65, /* /soc/flash-controller@40020000/flash@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_SUPPORTS_ORDS \
	67, /* /soc/flash-controller@40020000/flash@0/partitions/partition@0 */ \
	68, /* /soc/flash-controller@40020000/flash@0/partitions/partition@10000 */ \
	69, /* /soc/flash-controller@40020000/flash@0/partitions/partition@30000 */ \
	70, /* /soc/flash-controller@40020000/flash@0/partitions/partition@50000 */ \
	71, /* /soc/flash-controller@40020000/flash@0/partitions/partition@60000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_PATH "/soc/flash-controller@40020000/flash@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FULL_NAME "partition@0"

/* Node parent (/soc/flash-controller@40020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_ORD 67

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	66, /* /soc/flash-controller@40020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label "mcuboot"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_TOKEN mcuboot
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN MCUBOOT
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 6)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_read_only 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, reg, 1)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0/partitions/partition@10000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_PATH "/soc/flash-controller@40020000/flash@0/partitions/partition@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME "partition@10000"

/* Node parent (/soc/flash-controller@40020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_PARENT DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_ORD 68

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_REQUIRES_ORDS \
	66, /* /soc/flash-controller@40020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_ADDRESS 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label "image-0"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 6)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg {65536 /* 0x10000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, reg, 1)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0/partitions/partition@30000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_PATH "/soc/flash-controller@40020000/flash@0/partitions/partition@30000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_FULL_NAME "partition@30000"

/* Node parent (/soc/flash-controller@40020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_PARENT DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_ORD 69

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_REQUIRES_ORDS \
	66, /* /soc/flash-controller@40020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_EXISTS 1
#define DT_N_NODELABEL_slot1_partition DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_REG_IDX_0_VAL_ADDRESS 196608 /* 0x30000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_label "image-1"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_label_STRING_TOKEN image_1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_label_STRING_UPPER_TOKEN IMAGE_1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 6)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_reg {196608 /* 0x30000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_reg_IDX_0 196608
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, reg, 1)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0/partitions/partition@50000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_PATH "/soc/flash-controller@40020000/flash@0/partitions/partition@50000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_FULL_NAME "partition@50000"

/* Node parent (/soc/flash-controller@40020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_PARENT DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_ORD 70

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_REQUIRES_ORDS \
	66, /* /soc/flash-controller@40020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_EXISTS 1
#define DT_N_NODELABEL_scratch_partition DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_REG_IDX_0_VAL_ADDRESS 327680 /* 0x50000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_label "image-scratch"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_label_STRING_TOKEN image_scratch
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_label_STRING_UPPER_TOKEN IMAGE_SCRATCH
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 6) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 7) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 8) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 9) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 10) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 11) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 12)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, label, 12, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_reg {327680 /* 0x50000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_reg_IDX_0 327680
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, reg, 1)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0/partitions/partition@60000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_PATH "/soc/flash-controller@40020000/flash@0/partitions/partition@60000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_FULL_NAME "partition@60000"

/* Node parent (/soc/flash-controller@40020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_PARENT DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_ORD 71

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_REQUIRES_ORDS \
	66, /* /soc/flash-controller@40020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_REG_IDX_0_VAL_ADDRESS 393216 /* 0x60000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_PARTITION_ID 4

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_label "storage"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 6)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_reg {393216 /* 0x60000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_reg_IDX_0 393216
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, reg, 1)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/i2c0_scl_ptb2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_PATH "/soc/pinmux@4004a000/i2c0_scl_ptb2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_FULL_NAME "i2c0_scl_ptb2"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_ORD 72

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_SUPPORTS_ORDS \
	74, /* /soc/i2c@40066000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_EXISTS 1
#define DT_N_NODELABEL_i2c0_scl_ptb2 DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_drive_open_drain 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/i2c0_sda_ptb3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_PATH "/soc/pinmux@4004a000/i2c0_sda_ptb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_FULL_NAME "i2c0_sda_ptb3"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_ORD 73

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_SUPPORTS_ORDS \
	74, /* /soc/i2c@40066000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_EXISTS 1
#define DT_N_NODELABEL_i2c0_sda_ptb3 DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_drive_open_drain 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40066000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40066000
 *
 * Binding (compatible = nxp,kinetis-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,kinetis-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40066000_PATH "/soc/i2c@40066000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40066000_FULL_NAME "i2c@40066000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40066000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c)
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c) 
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40066000_ORD 74

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40066000_REQUIRES_ORDS \
	9, /* /soc */ \
	10, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/sim@40047000 */ \
	72, /* /soc/pinmux@4004a000/i2c0_scl_ptb2 */ \
	73, /* /soc/pinmux@4004a000/i2c0_sda_ptb3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40066000_SUPPORTS_ORDS \
	75, /* /soc/i2c@40066000/fxos8700@1c */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40066000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_i2c DT_N_S_soc_S_i2c_40066000
#define DT_N_NODELABEL_i2c0         DT_N_S_soc_S_i2c_40066000
#define DT_N_NODELABEL_arduino_i2c  DT_N_S_soc_S_i2c_40066000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40066000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40066000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_REG_IDX_0_VAL_ADDRESS 1074159616 /* 0x40066000 */
#define DT_N_S_soc_S_i2c_40066000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40066000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40066000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40066000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_COMPAT_MATCHES_nxp_kinetis_i2c 1
#define DT_N_S_soc_S_i2c_40066000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40066000_P_reg {1074159616 /* 0x40066000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40066000_P_reg_IDX_0 1074159616
#define DT_N_S_soc_S_i2c_40066000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40066000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, reg, 0) \
	fn(DT_N_S_soc_S_i2c_40066000, reg, 1)
#define DT_N_S_soc_S_i2c_40066000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_interrupts {24 /* 0x18 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_40066000, interrupts, 1)
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb2
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb3
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_i2c_40066000, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40066000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_label "I2C_0"
#define DT_N_S_soc_S_i2c_40066000_P_label_STRING_TOKEN I2C_0
#define DT_N_S_soc_S_i2c_40066000_P_label_STRING_UPPER_TOKEN I2C_0
#define DT_N_S_soc_S_i2c_40066000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, label, 0) \
	fn(DT_N_S_soc_S_i2c_40066000, label, 1) \
	fn(DT_N_S_soc_S_i2c_40066000, label, 2) \
	fn(DT_N_S_soc_S_i2c_40066000, label, 3) \
	fn(DT_N_S_soc_S_i2c_40066000, label, 4)
#define DT_N_S_soc_S_i2c_40066000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_status "okay"
#define DT_N_S_soc_S_i2c_40066000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_40066000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40066000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40066000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_i2c_40066000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40066000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, status, 0) \
	fn(DT_N_S_soc_S_i2c_40066000, status, 1) \
	fn(DT_N_S_soc_S_i2c_40066000, status, 2) \
	fn(DT_N_S_soc_S_i2c_40066000, status, 3)
#define DT_N_S_soc_S_i2c_40066000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_compatible {"nxp,kinetis-i2c"}
#define DT_N_S_soc_S_i2c_40066000_P_compatible_IDX_0 "nxp,kinetis-i2c"
#define DT_N_S_soc_S_i2c_40066000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, compatible, 0)
#define DT_N_S_soc_S_i2c_40066000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40066000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_bits 6
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, clocks, 0)
#define DT_N_S_soc_S_i2c_40066000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40066000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40066000/fxos8700@1c
 *
 * Node identifier: DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c
 *
 * Binding (compatible = nxp,fxos8700):
 *   $ZEPHYR_BASE/dts/bindings/sensor/nxp,fxos8700.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_PATH "/soc/i2c@40066000/fxos8700@1c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_FULL_NAME "fxos8700@1c"

/* Node parent (/soc/i2c@40066000) identifier: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_PARENT DT_N_S_soc_S_i2c_40066000
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_ORD 75

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_REQUIRES_ORDS \
	24, /* /soc/gpio@400ff0c0 */ \
	74, /* /soc/i2c@40066000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_EXISTS 1
#define DT_N_INST_0_nxp_fxos8700 DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c

/* Bus info (controller: '/soc/i2c@40066000', type: 'i2c') */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_BUS_i2c 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_BUS DT_N_S_soc_S_i2c_40066000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_REG_NUM 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_REG_IDX_0_VAL_ADDRESS 28 /* 0x1c */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_COMPAT_MATCHES_nxp_fxos8700 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int1_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int1_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff0c0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int1_gpios_IDX_0_VAL_pin 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int1_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int1_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int1_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int1_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, int1_gpios, 0)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int1_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, int1_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int1_gpios_LEN 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int1_gpios_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int2_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int2_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff0c0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int2_gpios_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int2_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int2_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int2_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int2_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, int2_gpios, 0)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int2_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, int2_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int2_gpios_LEN 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_int2_gpios_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_range 8
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_range_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_range_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_power_mode 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_power_mode_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_power_mode_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_cfg 63
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_cfg_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_thsx 32
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_thsx_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_thsy 32
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_thsy_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_thsz 64
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_thsz_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_tmlt 24
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_tmlt_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_ltcy 40
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_ltcy_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_wind 60
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_pulse_wind_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_mag_vecm_cfg 78
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_mag_vecm_cfg_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_mag_vecm_ths_msb 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_mag_vecm_ths_msb_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_mag_vecm_ths_lsb 90
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_mag_vecm_ths_lsb_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_reg {28 /* 0x1c */}
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_reg_IDX_0 28
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, reg, 0)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, reg, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_label "FXOS8700"
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_label_STRING_TOKEN FXOS8700
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_label_STRING_UPPER_TOKEN FXOS8700
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 0) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 1) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 2) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 3) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 4) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 5) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 6) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 7)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, label, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_compatible {"nxp,fxos8700"}
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_compatible_IDX_0 "nxp,fxos8700"
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, compatible, 0)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/extal0_pta18
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_PATH "/soc/pinmux@40049000/extal0_pta18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_FULL_NAME "extal0_pta18"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_ORD 76

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_EXISTS 1
#define DT_N_NODELABEL_extal0_pta18 DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_nxp_kinetis_port_pins {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_nxp_kinetis_port_pins_IDX_0 18
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_extal0_pta18_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm0_ch0_pta3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_PATH "/soc/pinmux@40049000/ftm0_ch0_pta3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_FULL_NAME "ftm0_ch0_pta3"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_ORD 77

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch0_pta3 DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch0_pta3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm0_ch1_pta4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_PATH "/soc/pinmux@40049000/ftm0_ch1_pta4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_FULL_NAME "ftm0_ch1_pta4"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_ORD 78

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch1_pta4 DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch1_pta4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm0_ch2_pta5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_PATH "/soc/pinmux@40049000/ftm0_ch2_pta5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_FULL_NAME "ftm0_ch2_pta5"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_ORD 79

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch2_pta5 DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch2_pta5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm0_ch5_pta0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_PATH "/soc/pinmux@40049000/ftm0_ch5_pta0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_FULL_NAME "ftm0_ch5_pta0"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_ORD 80

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch5_pta0 DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_ch5_pta0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm0_flt2_pta18
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_PATH "/soc/pinmux@40049000/ftm0_flt2_pta18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_FULL_NAME "ftm0_flt2_pta18"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_ORD 81

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_EXISTS 1
#define DT_N_NODELABEL_ftm0_flt2_pta18 DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_nxp_kinetis_port_pins {18 /* 0x12 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_nxp_kinetis_port_pins_IDX_0 18
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm0_flt2_pta18_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm1_ch0_pta12
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_PATH "/soc/pinmux@40049000/ftm1_ch0_pta12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_FULL_NAME "ftm1_ch0_pta12"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_ORD 82

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_EXISTS 1
#define DT_N_NODELABEL_ftm1_ch0_pta12 DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_nxp_kinetis_port_pins {12 /* 0xc */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_nxp_kinetis_port_pins_IDX_0 12
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch0_pta12_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm1_ch1_pta13
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_PATH "/soc/pinmux@40049000/ftm1_ch1_pta13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_FULL_NAME "ftm1_ch1_pta13"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_ORD 83

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_EXISTS 1
#define DT_N_NODELABEL_ftm1_ch1_pta13 DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_nxp_kinetis_port_pins {13 /* 0xd */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_nxp_kinetis_port_pins_IDX_0 13
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_ch1_pta13_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm1_flt0_pta19
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_PATH "/soc/pinmux@40049000/ftm1_flt0_pta19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_FULL_NAME "ftm1_flt0_pta19"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_ORD 84

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_EXISTS 1
#define DT_N_NODELABEL_ftm1_flt0_pta19 DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_nxp_kinetis_port_pins {19 /* 0x13 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_nxp_kinetis_port_pins_IDX_0 19
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_flt0_pta19_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm1_qd_pha_pta12
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_PATH "/soc/pinmux@40049000/ftm1_qd_pha_pta12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_FULL_NAME "ftm1_qd_pha_pta12"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_ORD 85

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_EXISTS 1
#define DT_N_NODELABEL_ftm1_qd_pha_pta12 DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_nxp_kinetis_port_pins {12 /* 0xc */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_nxp_kinetis_port_pins_IDX_0 12
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_pha_pta12_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm1_qd_phb_pta13
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_PATH "/soc/pinmux@40049000/ftm1_qd_phb_pta13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_FULL_NAME "ftm1_qd_phb_pta13"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_ORD 86

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_EXISTS 1
#define DT_N_NODELABEL_ftm1_qd_phb_pta13 DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_nxp_kinetis_port_pins {13 /* 0xd */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_nxp_kinetis_port_pins_IDX_0 13
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm1_qd_phb_pta13_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm_clkin0_pta18
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_PATH "/soc/pinmux@40049000/ftm_clkin0_pta18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_FULL_NAME "ftm_clkin0_pta18"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_ORD 87

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_EXISTS 1
#define DT_N_NODELABEL_ftm_clkin0_pta18 DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_nxp_kinetis_port_pins {18 /* 0x12 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_nxp_kinetis_port_pins_IDX_0 18
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin0_pta18_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/ftm_clkin1_pta19
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_PATH "/soc/pinmux@40049000/ftm_clkin1_pta19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_FULL_NAME "ftm_clkin1_pta19"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_ORD 88

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_EXISTS 1
#define DT_N_NODELABEL_ftm_clkin1_pta19 DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_nxp_kinetis_port_pins {19 /* 0x13 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_nxp_kinetis_port_pins_IDX_0 19
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_ftm_clkin1_pta19_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/gpioa_pta0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_PATH "/soc/pinmux@40049000/gpioa_pta0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_FULL_NAME "gpioa_pta0"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_ORD 89

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_EXISTS 1
#define DT_N_NODELABEL_pta0       DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0
#define DT_N_NODELABEL_gpioa_pta0 DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/gpioa_pta1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_PATH "/soc/pinmux@40049000/gpioa_pta1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_FULL_NAME "gpioa_pta1"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_ORD 90

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_EXISTS 1
#define DT_N_NODELABEL_pta1       DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1
#define DT_N_NODELABEL_gpioa_pta1 DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/gpioa_pta12
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_PATH "/soc/pinmux@40049000/gpioa_pta12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_FULL_NAME "gpioa_pta12"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_ORD 91

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_EXISTS 1
#define DT_N_NODELABEL_pta12       DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12
#define DT_N_NODELABEL_gpioa_pta12 DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_nxp_kinetis_port_pins {12 /* 0xc */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_nxp_kinetis_port_pins_IDX_0 12
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta12_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/gpioa_pta13
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_PATH "/soc/pinmux@40049000/gpioa_pta13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_FULL_NAME "gpioa_pta13"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_ORD 92

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_EXISTS 1
#define DT_N_NODELABEL_pta13         DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13
#define DT_N_NODELABEL_gpioa_pta13   DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13
#define DT_N_NODELABEL_llwu_p4_pta13 DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_nxp_kinetis_port_pins {13 /* 0xd */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_nxp_kinetis_port_pins_IDX_0 13
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta13_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/gpioa_pta18
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_PATH "/soc/pinmux@40049000/gpioa_pta18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_FULL_NAME "gpioa_pta18"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_ORD 93

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_EXISTS 1
#define DT_N_NODELABEL_pta18       DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18
#define DT_N_NODELABEL_gpioa_pta18 DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_nxp_kinetis_port_pins {18 /* 0x12 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_nxp_kinetis_port_pins_IDX_0 18
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta18_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/gpioa_pta19
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_PATH "/soc/pinmux@40049000/gpioa_pta19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_FULL_NAME "gpioa_pta19"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_ORD 94

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_EXISTS 1
#define DT_N_NODELABEL_pta19       DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19
#define DT_N_NODELABEL_gpioa_pta19 DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_nxp_kinetis_port_pins {19 /* 0x13 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_nxp_kinetis_port_pins_IDX_0 19
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta19_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/gpioa_pta2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_PATH "/soc/pinmux@40049000/gpioa_pta2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_FULL_NAME "gpioa_pta2"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_ORD 95

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_EXISTS 1
#define DT_N_NODELABEL_pta2       DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2
#define DT_N_NODELABEL_gpioa_pta2 DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/gpioa_pta3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_PATH "/soc/pinmux@40049000/gpioa_pta3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_FULL_NAME "gpioa_pta3"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_ORD 96

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_EXISTS 1
#define DT_N_NODELABEL_pta3       DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3
#define DT_N_NODELABEL_gpioa_pta3 DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/gpioa_pta4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_PATH "/soc/pinmux@40049000/gpioa_pta4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_FULL_NAME "gpioa_pta4"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_ORD 97

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_EXISTS 1
#define DT_N_NODELABEL_pta4         DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4
#define DT_N_NODELABEL_gpioa_pta4   DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4
#define DT_N_NODELABEL_llwu_p3_pta4 DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/gpioa_pta5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_PATH "/soc/pinmux@40049000/gpioa_pta5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_FULL_NAME "gpioa_pta5"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_ORD 98

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_EXISTS 1
#define DT_N_NODELABEL_pta5       DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5
#define DT_N_NODELABEL_gpioa_pta5 DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_gpioa_pta5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/i2s0_tx_bclk_pta5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_PATH "/soc/pinmux@40049000/i2s0_tx_bclk_pta5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_FULL_NAME "i2s0_tx_bclk_pta5"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_ORD 99

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_EXISTS 1
#define DT_N_NODELABEL_i2s0_tx_bclk_pta5 DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_bclk_pta5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/i2s0_tx_fs_pta13
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_PATH "/soc/pinmux@40049000/i2s0_tx_fs_pta13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_FULL_NAME "i2s0_tx_fs_pta13"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_ORD 100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_EXISTS 1
#define DT_N_NODELABEL_i2s0_tx_fs_pta13 DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_nxp_kinetis_port_pins {13 /* 0xd */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_nxp_kinetis_port_pins_IDX_0 13
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_tx_fs_pta13_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/i2s0_txd0_pta12
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_PATH "/soc/pinmux@40049000/i2s0_txd0_pta12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_FULL_NAME "i2s0_txd0_pta12"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_ORD 101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_EXISTS 1
#define DT_N_NODELABEL_i2s0_txd0_pta12 DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_nxp_kinetis_port_pins {12 /* 0xc */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_nxp_kinetis_port_pins_IDX_0 12
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_i2s0_txd0_pta12_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/jtag_tclk_pta0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_PATH "/soc/pinmux@40049000/jtag_tclk_pta0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_FULL_NAME "jtag_tclk_pta0"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_ORD 102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_EXISTS 1
#define DT_N_NODELABEL_jtag_tclk_pta0 DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tclk_pta0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/jtag_tdi_pta1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_PATH "/soc/pinmux@40049000/jtag_tdi_pta1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_FULL_NAME "jtag_tdi_pta1"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_ORD 103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_EXISTS 1
#define DT_N_NODELABEL_jtag_tdi_pta1 DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdi_pta1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/jtag_tdo_pta2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_PATH "/soc/pinmux@40049000/jtag_tdo_pta2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_FULL_NAME "jtag_tdo_pta2"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_ORD 104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_EXISTS 1
#define DT_N_NODELABEL_jtag_tdo_pta2  DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2
#define DT_N_NODELABEL_trace_swo_pta2 DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tdo_pta2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/jtag_tms_pta3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_PATH "/soc/pinmux@40049000/jtag_tms_pta3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_FULL_NAME "jtag_tms_pta3"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_ORD 105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_EXISTS 1
#define DT_N_NODELABEL_jtag_tms_pta3 DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_tms_pta3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/jtag_trst_b_pta5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_PATH "/soc/pinmux@40049000/jtag_trst_b_pta5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_FULL_NAME "jtag_trst_b_pta5"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_ORD 106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_EXISTS 1
#define DT_N_NODELABEL_jtag_trst_b_pta5 DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_jtag_trst_b_pta5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/lptmr0_alt1_pta19
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_PATH "/soc/pinmux@40049000/lptmr0_alt1_pta19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_FULL_NAME "lptmr0_alt1_pta19"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_ORD 107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_EXISTS 1
#define DT_N_NODELABEL_lptmr0_alt1_pta19 DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_nxp_kinetis_port_pins {19 /* 0x13 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_nxp_kinetis_port_pins_IDX_0 19
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_lptmr0_alt1_pta19_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/nmi_b_pta4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_PATH "/soc/pinmux@40049000/nmi_b_pta4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_FULL_NAME "nmi_b_pta4"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_ORD 108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_EXISTS 1
#define DT_N_NODELABEL_nmi_b_pta4 DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_nmi_b_pta4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/uart0_cts_b_pta0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_PATH "/soc/pinmux@40049000/uart0_cts_b_pta0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_FULL_NAME "uart0_cts_b_pta0"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_ORD 109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_EXISTS 1
#define DT_N_NODELABEL_uart0_cts_b_pta0 DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_cts_b_pta0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/uart0_rts_b_pta3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_PATH "/soc/pinmux@40049000/uart0_rts_b_pta3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_FULL_NAME "uart0_rts_b_pta3"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_ORD 110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_EXISTS 1
#define DT_N_NODELABEL_uart0_rts_b_pta3 DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rts_b_pta3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/uart0_rx_pta1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_PATH "/soc/pinmux@40049000/uart0_rx_pta1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_FULL_NAME "uart0_rx_pta1"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_ORD 111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_EXISTS 1
#define DT_N_NODELABEL_uart0_rx_pta1 DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_rx_pta1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/uart0_tx_pta2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_PATH "/soc/pinmux@40049000/uart0_tx_pta2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_FULL_NAME "uart0_tx_pta2"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_ORD 112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_EXISTS 1
#define DT_N_NODELABEL_uart0_tx_pta2 DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_uart0_tx_pta2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/usb_clkin_pta5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_PATH "/soc/pinmux@40049000/usb_clkin_pta5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_FULL_NAME "usb_clkin_pta5"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_ORD 113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_EXISTS 1
#define DT_N_NODELABEL_usb_clkin_pta5 DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_usb_clkin_pta5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000/xtal0_pta19
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_PATH "/soc/pinmux@40049000/xtal0_pta19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_FULL_NAME "xtal0_pta19"

/* Node parent (/soc/pinmux@40049000) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_PARENT DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_ORD 114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_REQUIRES_ORDS \
	19, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_EXISTS 1
#define DT_N_NODELABEL_xtal0_pta19 DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_REG_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_nxp_kinetis_port_pins {19 /* 0x13 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_nxp_kinetis_port_pins_IDX_0 19
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_input_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_input_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_output_disable 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_output_enable 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_output_low 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_output_high 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_40049000_S_xtal0_pta19_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/adc0_se12_ptb2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_PATH "/soc/pinmux@4004a000/adc0_se12_ptb2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_FULL_NAME "adc0_se12_ptb2"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_ORD 115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_EXISTS 1
#define DT_N_NODELABEL_adc0_se12_ptb2 DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se12_ptb2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/adc0_se13_ptb3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_PATH "/soc/pinmux@4004a000/adc0_se13_ptb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_FULL_NAME "adc0_se13_ptb3"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_ORD 116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_EXISTS 1
#define DT_N_NODELABEL_adc0_se13_ptb3 DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se13_ptb3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/adc0_se8_ptb0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_PATH "/soc/pinmux@4004a000/adc0_se8_ptb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_FULL_NAME "adc0_se8_ptb0"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_ORD 117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_EXISTS 1
#define DT_N_NODELABEL_adc0_se8_ptb0 DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0
#define DT_N_NODELABEL_adc1_se8_ptb0 DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se8_ptb0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/adc0_se9_ptb1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_PATH "/soc/pinmux@4004a000/adc0_se9_ptb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_FULL_NAME "adc0_se9_ptb1"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_ORD 118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_EXISTS 1
#define DT_N_NODELABEL_adc0_se9_ptb1 DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1
#define DT_N_NODELABEL_adc1_se9_ptb1 DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_adc0_se9_ptb1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ewm_in_ptb16
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_PATH "/soc/pinmux@4004a000/ewm_in_ptb16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_FULL_NAME "ewm_in_ptb16"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_ORD 119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_EXISTS 1
#define DT_N_NODELABEL_ewm_in_ptb16 DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_nxp_kinetis_port_pins {16 /* 0x10 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_nxp_kinetis_port_pins_IDX_0 16
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_in_ptb16_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ewm_out_b_ptb17
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_PATH "/soc/pinmux@4004a000/ewm_out_b_ptb17"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_FULL_NAME "ewm_out_b_ptb17"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_ORD 120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_EXISTS 1
#define DT_N_NODELABEL_ewm_out_b_ptb17 DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_nxp_kinetis_port_pins {17 /* 0x11 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_nxp_kinetis_port_pins_IDX_0 17
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ewm_out_b_ptb17_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm0_flt0_ptb3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_PATH "/soc/pinmux@4004a000/ftm0_flt0_ptb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_FULL_NAME "ftm0_flt0_ptb3"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_ORD 121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_EXISTS 1
#define DT_N_NODELABEL_ftm0_flt0_ptb3 DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt0_ptb3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm0_flt3_ptb2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_PATH "/soc/pinmux@4004a000/ftm0_flt3_ptb2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_FULL_NAME "ftm0_flt3_ptb2"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_ORD 122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_EXISTS 1
#define DT_N_NODELABEL_ftm0_flt3_ptb2 DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm0_flt3_ptb2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm1_ch0_ptb0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_PATH "/soc/pinmux@4004a000/ftm1_ch0_ptb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_FULL_NAME "ftm1_ch0_ptb0"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_ORD 123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_EXISTS 1
#define DT_N_NODELABEL_ftm1_ch0_ptb0 DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch0_ptb0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm1_ch1_ptb1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_PATH "/soc/pinmux@4004a000/ftm1_ch1_ptb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_FULL_NAME "ftm1_ch1_ptb1"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_ORD 124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_EXISTS 1
#define DT_N_NODELABEL_ftm1_ch1_ptb1 DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_ch1_ptb1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm1_qd_pha_ptb0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_PATH "/soc/pinmux@4004a000/ftm1_qd_pha_ptb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_FULL_NAME "ftm1_qd_pha_ptb0"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_ORD 125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_EXISTS 1
#define DT_N_NODELABEL_ftm1_qd_pha_ptb0 DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_pha_ptb0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm1_qd_phb_ptb1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_PATH "/soc/pinmux@4004a000/ftm1_qd_phb_ptb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_FULL_NAME "ftm1_qd_phb_ptb1"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_ORD 126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_EXISTS 1
#define DT_N_NODELABEL_ftm1_qd_phb_ptb1 DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm1_qd_phb_ptb1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm2_ch0_ptb18
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_PATH "/soc/pinmux@4004a000/ftm2_ch0_ptb18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_FULL_NAME "ftm2_ch0_ptb18"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_ORD 127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_EXISTS 1
#define DT_N_NODELABEL_ftm2_ch0_ptb18 DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_nxp_kinetis_port_pins {18 /* 0x12 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_nxp_kinetis_port_pins_IDX_0 18
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch0_ptb18_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm2_ch1_ptb19
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_PATH "/soc/pinmux@4004a000/ftm2_ch1_ptb19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_FULL_NAME "ftm2_ch1_ptb19"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_ORD 128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_EXISTS 1
#define DT_N_NODELABEL_ftm2_ch1_ptb19 DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_nxp_kinetis_port_pins {19 /* 0x13 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_nxp_kinetis_port_pins_IDX_0 19
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_ch1_ptb19_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm2_qd_pha_ptb18
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_PATH "/soc/pinmux@4004a000/ftm2_qd_pha_ptb18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_FULL_NAME "ftm2_qd_pha_ptb18"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_ORD 129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_EXISTS 1
#define DT_N_NODELABEL_ftm2_qd_pha_ptb18 DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_nxp_kinetis_port_pins {18 /* 0x12 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_nxp_kinetis_port_pins_IDX_0 18
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_pha_ptb18_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm2_qd_phb_ptb19
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_PATH "/soc/pinmux@4004a000/ftm2_qd_phb_ptb19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_FULL_NAME "ftm2_qd_phb_ptb19"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_ORD 130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_EXISTS 1
#define DT_N_NODELABEL_ftm2_qd_phb_ptb19 DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_nxp_kinetis_port_pins {19 /* 0x13 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_nxp_kinetis_port_pins_IDX_0 19
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm2_qd_phb_ptb19_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm_clkin0_ptb16
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_PATH "/soc/pinmux@4004a000/ftm_clkin0_ptb16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_FULL_NAME "ftm_clkin0_ptb16"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_ORD 131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_EXISTS 1
#define DT_N_NODELABEL_ftm_clkin0_ptb16 DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_nxp_kinetis_port_pins {16 /* 0x10 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_nxp_kinetis_port_pins_IDX_0 16
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin0_ptb16_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/ftm_clkin1_ptb17
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_PATH "/soc/pinmux@4004a000/ftm_clkin1_ptb17"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_FULL_NAME "ftm_clkin1_ptb17"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_ORD 132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_EXISTS 1
#define DT_N_NODELABEL_ftm_clkin1_ptb17 DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_nxp_kinetis_port_pins {17 /* 0x11 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_nxp_kinetis_port_pins_IDX_0 17
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_ftm_clkin1_ptb17_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/gpiob_ptb0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_PATH "/soc/pinmux@4004a000/gpiob_ptb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_FULL_NAME "gpiob_ptb0"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_ORD 133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_EXISTS 1
#define DT_N_NODELABEL_ptb0         DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0
#define DT_N_NODELABEL_gpiob_ptb0   DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0
#define DT_N_NODELABEL_llwu_p5_ptb0 DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/gpiob_ptb1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_PATH "/soc/pinmux@4004a000/gpiob_ptb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_FULL_NAME "gpiob_ptb1"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_ORD 134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_EXISTS 1
#define DT_N_NODELABEL_ptb1       DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1
#define DT_N_NODELABEL_gpiob_ptb1 DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/gpiob_ptb16
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_PATH "/soc/pinmux@4004a000/gpiob_ptb16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_FULL_NAME "gpiob_ptb16"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_ORD 135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_EXISTS 1
#define DT_N_NODELABEL_ptb16       DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16
#define DT_N_NODELABEL_gpiob_ptb16 DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_nxp_kinetis_port_pins {16 /* 0x10 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_nxp_kinetis_port_pins_IDX_0 16
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb16_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/gpiob_ptb17
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_PATH "/soc/pinmux@4004a000/gpiob_ptb17"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_FULL_NAME "gpiob_ptb17"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_ORD 136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_EXISTS 1
#define DT_N_NODELABEL_ptb17       DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17
#define DT_N_NODELABEL_gpiob_ptb17 DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_nxp_kinetis_port_pins {17 /* 0x11 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_nxp_kinetis_port_pins_IDX_0 17
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb17_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/gpiob_ptb18
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_PATH "/soc/pinmux@4004a000/gpiob_ptb18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_FULL_NAME "gpiob_ptb18"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_ORD 137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_EXISTS 1
#define DT_N_NODELABEL_ptb18       DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18
#define DT_N_NODELABEL_gpiob_ptb18 DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_nxp_kinetis_port_pins {18 /* 0x12 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_nxp_kinetis_port_pins_IDX_0 18
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb18_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/gpiob_ptb19
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_PATH "/soc/pinmux@4004a000/gpiob_ptb19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_FULL_NAME "gpiob_ptb19"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_ORD 138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_EXISTS 1
#define DT_N_NODELABEL_ptb19       DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19
#define DT_N_NODELABEL_gpiob_ptb19 DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_nxp_kinetis_port_pins {19 /* 0x13 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_nxp_kinetis_port_pins_IDX_0 19
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb19_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/gpiob_ptb2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_PATH "/soc/pinmux@4004a000/gpiob_ptb2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_FULL_NAME "gpiob_ptb2"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_ORD 139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_EXISTS 1
#define DT_N_NODELABEL_ptb2       DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2
#define DT_N_NODELABEL_gpiob_ptb2 DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/gpiob_ptb3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_PATH "/soc/pinmux@4004a000/gpiob_ptb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_FULL_NAME "gpiob_ptb3"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_ORD 140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_EXISTS 1
#define DT_N_NODELABEL_ptb3       DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3
#define DT_N_NODELABEL_gpiob_ptb3 DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_gpiob_ptb3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/i2c0_scl_ptb0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_PATH "/soc/pinmux@4004a000/i2c0_scl_ptb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_FULL_NAME "i2c0_scl_ptb0"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_ORD 141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_EXISTS 1
#define DT_N_NODELABEL_i2c0_scl_ptb0 DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_scl_ptb0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/i2c0_sda_ptb1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_PATH "/soc/pinmux@4004a000/i2c0_sda_ptb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_FULL_NAME "i2c0_sda_ptb1"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_ORD 142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_EXISTS 1
#define DT_N_NODELABEL_i2c0_sda_ptb1 DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2c0_sda_ptb1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/i2s0_tx_bclk_ptb18
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_PATH "/soc/pinmux@4004a000/i2s0_tx_bclk_ptb18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_FULL_NAME "i2s0_tx_bclk_ptb18"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_ORD 143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_EXISTS 1
#define DT_N_NODELABEL_i2s0_tx_bclk_ptb18 DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_nxp_kinetis_port_pins {18 /* 0x12 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_nxp_kinetis_port_pins_IDX_0 18
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_bclk_ptb18_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/i2s0_tx_fs_ptb19
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_PATH "/soc/pinmux@4004a000/i2s0_tx_fs_ptb19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_FULL_NAME "i2s0_tx_fs_ptb19"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_ORD 144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_EXISTS 1
#define DT_N_NODELABEL_i2s0_tx_fs_ptb19 DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_nxp_kinetis_port_pins {19 /* 0x13 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_nxp_kinetis_port_pins_IDX_0 19
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_i2s0_tx_fs_ptb19_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/spi1_sin_ptb17
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_PATH "/soc/pinmux@4004a000/spi1_sin_ptb17"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_FULL_NAME "spi1_sin_ptb17"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_ORD 145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_EXISTS 1
#define DT_N_NODELABEL_spi1_sin_ptb17 DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_nxp_kinetis_port_pins {17 /* 0x11 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_nxp_kinetis_port_pins_IDX_0 17
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sin_ptb17_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/spi1_sout_ptb16
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_PATH "/soc/pinmux@4004a000/spi1_sout_ptb16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_FULL_NAME "spi1_sout_ptb16"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_ORD 146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_EXISTS 1
#define DT_N_NODELABEL_spi1_sout_ptb16 DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_nxp_kinetis_port_pins {16 /* 0x10 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_nxp_kinetis_port_pins_IDX_0 16
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_spi1_sout_ptb16_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/uart0_cts_b_ptb3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_PATH "/soc/pinmux@4004a000/uart0_cts_b_ptb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_FULL_NAME "uart0_cts_b_ptb3"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_ORD 147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_EXISTS 1
#define DT_N_NODELABEL_uart0_cts_b_ptb3 DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_cts_b_ptb3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/uart0_rts_b_ptb2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_PATH "/soc/pinmux@4004a000/uart0_rts_b_ptb2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_FULL_NAME "uart0_rts_b_ptb2"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_ORD 148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_EXISTS 1
#define DT_N_NODELABEL_uart0_rts_b_ptb2 DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rts_b_ptb2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/uart0_rx_ptb16
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_PATH "/soc/pinmux@4004a000/uart0_rx_ptb16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_FULL_NAME "uart0_rx_ptb16"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_ORD 149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_EXISTS 1
#define DT_N_NODELABEL_uart0_rx_ptb16 DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_nxp_kinetis_port_pins {16 /* 0x10 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_nxp_kinetis_port_pins_IDX_0 16
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_rx_ptb16_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000/uart0_tx_ptb17
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_PATH "/soc/pinmux@4004a000/uart0_tx_ptb17"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_FULL_NAME "uart0_tx_ptb17"

/* Node parent (/soc/pinmux@4004a000) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_PARENT DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_ORD 150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_REQUIRES_ORDS \
	15, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_EXISTS 1
#define DT_N_NODELABEL_uart0_tx_ptb17 DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_nxp_kinetis_port_pins {17 /* 0x11 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_nxp_kinetis_port_pins_IDX_0 17
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004a000_S_uart0_tx_ptb17_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/adc0_se14_ptc0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_PATH "/soc/pinmux@4004b000/adc0_se14_ptc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_FULL_NAME "adc0_se14_ptc0"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_ORD 151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_EXISTS 1
#define DT_N_NODELABEL_adc0_se14_ptc0 DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se14_ptc0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/adc0_se15_ptc1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_PATH "/soc/pinmux@4004b000/adc0_se15_ptc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_FULL_NAME "adc0_se15_ptc1"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_ORD 152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_EXISTS 1
#define DT_N_NODELABEL_adc0_se15_ptc1 DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se15_ptc1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/adc0_se4b_ptc2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_PATH "/soc/pinmux@4004b000/adc0_se4b_ptc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_FULL_NAME "adc0_se4b_ptc2"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_ORD 153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_EXISTS 1
#define DT_N_NODELABEL_adc0_se4b_ptc2 DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2
#define DT_N_NODELABEL_cmp1_in0_ptc2  DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc0_se4b_ptc2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/adc1_se4b_ptc8
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_PATH "/soc/pinmux@4004b000/adc1_se4b_ptc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_FULL_NAME "adc1_se4b_ptc8"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_ORD 154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_EXISTS 1
#define DT_N_NODELABEL_adc1_se4b_ptc8 DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8
#define DT_N_NODELABEL_cmp0_in2_ptc8  DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_nxp_kinetis_port_pins {8 /* 0x8 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_nxp_kinetis_port_pins_IDX_0 8
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se4b_ptc8_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/adc1_se5b_ptc9
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_PATH "/soc/pinmux@4004b000/adc1_se5b_ptc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_FULL_NAME "adc1_se5b_ptc9"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_ORD 155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_EXISTS 1
#define DT_N_NODELABEL_adc1_se5b_ptc9 DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9
#define DT_N_NODELABEL_cmp0_in3_ptc9  DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_nxp_kinetis_port_pins {9 /* 0x9 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_nxp_kinetis_port_pins_IDX_0 9
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se5b_ptc9_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/adc1_se6b_ptc10
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_PATH "/soc/pinmux@4004b000/adc1_se6b_ptc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_FULL_NAME "adc1_se6b_ptc10"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_ORD 156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_EXISTS 1
#define DT_N_NODELABEL_adc1_se6b_ptc10 DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_nxp_kinetis_port_pins {10 /* 0xa */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_nxp_kinetis_port_pins_IDX_0 10
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se6b_ptc10_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/adc1_se7b_ptc11
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_PATH "/soc/pinmux@4004b000/adc1_se7b_ptc11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_FULL_NAME "adc1_se7b_ptc11"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_ORD 157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_EXISTS 1
#define DT_N_NODELABEL_adc1_se7b_ptc11 DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_nxp_kinetis_port_pins {11 /* 0xb */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_nxp_kinetis_port_pins_IDX_0 11
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_adc1_se7b_ptc11_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/clkout_ptc3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_PATH "/soc/pinmux@4004b000/clkout_ptc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_FULL_NAME "clkout_ptc3"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_ORD 158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_EXISTS 1
#define DT_N_NODELABEL_clkout_ptc3 DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 5 /* 0x5 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_nxp_kinetis_port_pins_IDX_1 5
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_clkout_ptc3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/cmp0_in0_ptc6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_PATH "/soc/pinmux@4004b000/cmp0_in0_ptc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_FULL_NAME "cmp0_in0_ptc6"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_ORD 159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_EXISTS 1
#define DT_N_NODELABEL_cmp0_in0_ptc6 DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in0_ptc6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/cmp0_in1_ptc7
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_PATH "/soc/pinmux@4004b000/cmp0_in1_ptc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_FULL_NAME "cmp0_in1_ptc7"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_ORD 160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_EXISTS 1
#define DT_N_NODELABEL_cmp0_in1_ptc7 DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_nxp_kinetis_port_pins {7 /* 0x7 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_nxp_kinetis_port_pins_IDX_0 7
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_in1_ptc7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/cmp0_out_ptc5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_PATH "/soc/pinmux@4004b000/cmp0_out_ptc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_FULL_NAME "cmp0_out_ptc5"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_ORD 161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_EXISTS 1
#define DT_N_NODELABEL_cmp0_out_ptc5 DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp0_out_ptc5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/cmp1_in1_ptc3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_PATH "/soc/pinmux@4004b000/cmp1_in1_ptc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_FULL_NAME "cmp1_in1_ptc3"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_ORD 162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_EXISTS 1
#define DT_N_NODELABEL_cmp1_in1_ptc3 DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_in1_ptc3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/cmp1_out_ptc4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_PATH "/soc/pinmux@4004b000/cmp1_out_ptc4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_FULL_NAME "cmp1_out_ptc4"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_ORD 163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_EXISTS 1
#define DT_N_NODELABEL_cmp1_out_ptc4 DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_cmp1_out_ptc4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/ftm0_ch0_ptc1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_PATH "/soc/pinmux@4004b000/ftm0_ch0_ptc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_FULL_NAME "ftm0_ch0_ptc1"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_ORD 164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch0_ptc1 DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch0_ptc1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/ftm0_ch1_ptc2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_PATH "/soc/pinmux@4004b000/ftm0_ch1_ptc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_FULL_NAME "ftm0_ch1_ptc2"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_ORD 165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch1_ptc2 DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch1_ptc2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/ftm0_ch2_ptc3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_PATH "/soc/pinmux@4004b000/ftm0_ch2_ptc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_FULL_NAME "ftm0_ch2_ptc3"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_ORD 166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch2_ptc3 DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/ftm0_ch2_ptc5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_PATH "/soc/pinmux@4004b000/ftm0_ch2_ptc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_FULL_NAME "ftm0_ch2_ptc5"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_ORD 167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch2_ptc5 DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch2_ptc5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/ftm0_ch3_ptc4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_PATH "/soc/pinmux@4004b000/ftm0_ch3_ptc4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_FULL_NAME "ftm0_ch3_ptc4"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_ORD 168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch3_ptc4 DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm0_ch3_ptc4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/ftm2_flt0_ptc9
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_PATH "/soc/pinmux@4004b000/ftm2_flt0_ptc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_FULL_NAME "ftm2_flt0_ptc9"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_ORD 169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_EXISTS 1
#define DT_N_NODELABEL_ftm2_flt0_ptc9 DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_nxp_kinetis_port_pins {9 /* 0x9 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_nxp_kinetis_port_pins_IDX_0 9
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm2_flt0_ptc9_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/ftm3_ch4_ptc8
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_PATH "/soc/pinmux@4004b000/ftm3_ch4_ptc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_FULL_NAME "ftm3_ch4_ptc8"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_ORD 170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_EXISTS 1
#define DT_N_NODELABEL_ftm3_ch4_ptc8 DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_nxp_kinetis_port_pins {8 /* 0x8 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_nxp_kinetis_port_pins_IDX_0 8
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch4_ptc8_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/ftm3_ch5_ptc9
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_PATH "/soc/pinmux@4004b000/ftm3_ch5_ptc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_FULL_NAME "ftm3_ch5_ptc9"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_ORD 171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_EXISTS 1
#define DT_N_NODELABEL_ftm3_ch5_ptc9 DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_nxp_kinetis_port_pins {9 /* 0x9 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_nxp_kinetis_port_pins_IDX_0 9
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch5_ptc9_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/ftm3_ch6_ptc10
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_PATH "/soc/pinmux@4004b000/ftm3_ch6_ptc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_FULL_NAME "ftm3_ch6_ptc10"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_ORD 172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_EXISTS 1
#define DT_N_NODELABEL_ftm3_ch6_ptc10 DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_nxp_kinetis_port_pins {10 /* 0xa */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_nxp_kinetis_port_pins_IDX_0 10
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch6_ptc10_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/ftm3_ch7_ptc11
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_PATH "/soc/pinmux@4004b000/ftm3_ch7_ptc11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_FULL_NAME "ftm3_ch7_ptc11"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_ORD 173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_EXISTS 1
#define DT_N_NODELABEL_ftm3_ch7_ptc11 DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_nxp_kinetis_port_pins {11 /* 0xb */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_nxp_kinetis_port_pins_IDX_0 11
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_ftm3_ch7_ptc11_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_PATH "/soc/pinmux@4004b000/gpioc_ptc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_FULL_NAME "gpioc_ptc0"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_ORD 174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_EXISTS 1
#define DT_N_NODELABEL_ptc0       DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0
#define DT_N_NODELABEL_gpioc_ptc0 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_PATH "/soc/pinmux@4004b000/gpioc_ptc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_FULL_NAME "gpioc_ptc1"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_ORD 175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_EXISTS 1
#define DT_N_NODELABEL_ptc1         DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1
#define DT_N_NODELABEL_gpioc_ptc1   DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1
#define DT_N_NODELABEL_llwu_p6_ptc1 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc10
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_PATH "/soc/pinmux@4004b000/gpioc_ptc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_FULL_NAME "gpioc_ptc10"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_ORD 176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_EXISTS 1
#define DT_N_NODELABEL_ptc10       DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10
#define DT_N_NODELABEL_gpioc_ptc10 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_nxp_kinetis_port_pins {10 /* 0xa */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_nxp_kinetis_port_pins_IDX_0 10
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc10_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc11
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_PATH "/soc/pinmux@4004b000/gpioc_ptc11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_FULL_NAME "gpioc_ptc11"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_ORD 177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_EXISTS 1
#define DT_N_NODELABEL_ptc11          DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11
#define DT_N_NODELABEL_gpioc_ptc11    DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11
#define DT_N_NODELABEL_llwu_p11_ptc11 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_nxp_kinetis_port_pins {11 /* 0xb */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_nxp_kinetis_port_pins_IDX_0 11
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc11_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_PATH "/soc/pinmux@4004b000/gpioc_ptc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_FULL_NAME "gpioc_ptc2"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_ORD 178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_EXISTS 1
#define DT_N_NODELABEL_ptc2       DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2
#define DT_N_NODELABEL_gpioc_ptc2 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_PATH "/soc/pinmux@4004b000/gpioc_ptc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_FULL_NAME "gpioc_ptc3"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_ORD 179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_EXISTS 1
#define DT_N_NODELABEL_ptc3         DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3
#define DT_N_NODELABEL_gpioc_ptc3   DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3
#define DT_N_NODELABEL_llwu_p7_ptc3 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_PATH "/soc/pinmux@4004b000/gpioc_ptc4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_FULL_NAME "gpioc_ptc4"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_ORD 180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_EXISTS 1
#define DT_N_NODELABEL_ptc4         DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4
#define DT_N_NODELABEL_gpioc_ptc4   DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4
#define DT_N_NODELABEL_llwu_p8_ptc4 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_PATH "/soc/pinmux@4004b000/gpioc_ptc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_FULL_NAME "gpioc_ptc5"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_ORD 181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_EXISTS 1
#define DT_N_NODELABEL_ptc5         DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5
#define DT_N_NODELABEL_gpioc_ptc5   DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5
#define DT_N_NODELABEL_llwu_p9_ptc5 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_PATH "/soc/pinmux@4004b000/gpioc_ptc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_FULL_NAME "gpioc_ptc6"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_ORD 182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_EXISTS 1
#define DT_N_NODELABEL_ptc6          DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6
#define DT_N_NODELABEL_gpioc_ptc6    DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6
#define DT_N_NODELABEL_llwu_p10_ptc6 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc7
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_PATH "/soc/pinmux@4004b000/gpioc_ptc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_FULL_NAME "gpioc_ptc7"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_ORD 183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_EXISTS 1
#define DT_N_NODELABEL_ptc7       DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7
#define DT_N_NODELABEL_gpioc_ptc7 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_nxp_kinetis_port_pins {7 /* 0x7 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_nxp_kinetis_port_pins_IDX_0 7
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc8
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_PATH "/soc/pinmux@4004b000/gpioc_ptc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_FULL_NAME "gpioc_ptc8"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_ORD 184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_EXISTS 1
#define DT_N_NODELABEL_ptc8       DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8
#define DT_N_NODELABEL_gpioc_ptc8 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_nxp_kinetis_port_pins {8 /* 0x8 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_nxp_kinetis_port_pins_IDX_0 8
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc8_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/gpioc_ptc9
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_PATH "/soc/pinmux@4004b000/gpioc_ptc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_FULL_NAME "gpioc_ptc9"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_ORD 185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_EXISTS 1
#define DT_N_NODELABEL_ptc9       DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9
#define DT_N_NODELABEL_gpioc_ptc9 DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_nxp_kinetis_port_pins {9 /* 0x9 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_nxp_kinetis_port_pins_IDX_0 9
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_gpioc_ptc9_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2c1_scl_ptc10
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_PATH "/soc/pinmux@4004b000/i2c1_scl_ptc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_FULL_NAME "i2c1_scl_ptc10"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_ORD 186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_EXISTS 1
#define DT_N_NODELABEL_i2c1_scl_ptc10 DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_nxp_kinetis_port_pins {10 /* 0xa */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_nxp_kinetis_port_pins_IDX_0 10
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_scl_ptc10_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2c1_sda_ptc11
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_PATH "/soc/pinmux@4004b000/i2c1_sda_ptc11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_FULL_NAME "i2c1_sda_ptc11"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_ORD 187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_EXISTS 1
#define DT_N_NODELABEL_i2c1_sda_ptc11 DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_nxp_kinetis_port_pins {11 /* 0xb */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_nxp_kinetis_port_pins_IDX_0 11
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2c1_sda_ptc11_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2s0_mclk_ptc6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_PATH "/soc/pinmux@4004b000/i2s0_mclk_ptc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_FULL_NAME "i2s0_mclk_ptc6"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_ORD 188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_EXISTS 1
#define DT_N_NODELABEL_i2s0_mclk_ptc6 DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2s0_mclk_ptc8
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_PATH "/soc/pinmux@4004b000/i2s0_mclk_ptc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_FULL_NAME "i2s0_mclk_ptc8"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_ORD 189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_EXISTS 1
#define DT_N_NODELABEL_i2s0_mclk_ptc8 DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_nxp_kinetis_port_pins {8 /* 0x8 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_nxp_kinetis_port_pins_IDX_0 8
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_mclk_ptc8_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2s0_rx_bclk_ptc6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_PATH "/soc/pinmux@4004b000/i2s0_rx_bclk_ptc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_FULL_NAME "i2s0_rx_bclk_ptc6"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_ORD 190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_EXISTS 1
#define DT_N_NODELABEL_i2s0_rx_bclk_ptc6 DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2s0_rx_bclk_ptc9
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_PATH "/soc/pinmux@4004b000/i2s0_rx_bclk_ptc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_FULL_NAME "i2s0_rx_bclk_ptc9"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_ORD 191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_EXISTS 1
#define DT_N_NODELABEL_i2s0_rx_bclk_ptc9 DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_nxp_kinetis_port_pins {9 /* 0x9 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_nxp_kinetis_port_pins_IDX_0 9
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_bclk_ptc9_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2s0_rx_fs_ptc10
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_PATH "/soc/pinmux@4004b000/i2s0_rx_fs_ptc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_FULL_NAME "i2s0_rx_fs_ptc10"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_ORD 192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_EXISTS 1
#define DT_N_NODELABEL_i2s0_rx_fs_ptc10 DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_nxp_kinetis_port_pins {10 /* 0xa */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_nxp_kinetis_port_pins_IDX_0 10
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc10_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2s0_rx_fs_ptc7
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_PATH "/soc/pinmux@4004b000/i2s0_rx_fs_ptc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_FULL_NAME "i2s0_rx_fs_ptc7"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_ORD 193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_EXISTS 1
#define DT_N_NODELABEL_i2s0_rx_fs_ptc7 DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_nxp_kinetis_port_pins {7 /* 0x7 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_nxp_kinetis_port_pins_IDX_0 7
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rx_fs_ptc7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2s0_rxd0_ptc5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_PATH "/soc/pinmux@4004b000/i2s0_rxd0_ptc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_FULL_NAME "i2s0_rxd0_ptc5"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_ORD 194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_EXISTS 1
#define DT_N_NODELABEL_i2s0_rxd0_ptc5 DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_rxd0_ptc5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2s0_tx_bclk_ptc3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_PATH "/soc/pinmux@4004b000/i2s0_tx_bclk_ptc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_FULL_NAME "i2s0_tx_bclk_ptc3"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_ORD 195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_EXISTS 1
#define DT_N_NODELABEL_i2s0_tx_bclk_ptc3 DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_bclk_ptc3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2s0_tx_fs_ptc2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_PATH "/soc/pinmux@4004b000/i2s0_tx_fs_ptc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_FULL_NAME "i2s0_tx_fs_ptc2"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_ORD 196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_EXISTS 1
#define DT_N_NODELABEL_i2s0_tx_fs_ptc2 DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_tx_fs_ptc2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/i2s0_txd0_ptc1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_PATH "/soc/pinmux@4004b000/i2s0_txd0_ptc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_FULL_NAME "i2s0_txd0_ptc1"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_ORD 197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_EXISTS 1
#define DT_N_NODELABEL_i2s0_txd0_ptc1 DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_i2s0_txd0_ptc1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/lptmr0_alt2_ptc5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_PATH "/soc/pinmux@4004b000/lptmr0_alt2_ptc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_FULL_NAME "lptmr0_alt2_ptc5"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_ORD 198

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_EXISTS 1
#define DT_N_NODELABEL_lptmr0_alt2_ptc5 DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lptmr0_alt2_ptc5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/lpuart0_cts_b_ptc2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_PATH "/soc/pinmux@4004b000/lpuart0_cts_b_ptc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_FULL_NAME "lpuart0_cts_b_ptc2"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_ORD 199

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_EXISTS 1
#define DT_N_NODELABEL_lpuart0_cts_b_ptc2 DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_cts_b_ptc2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/lpuart0_rts_b_ptc1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_PATH "/soc/pinmux@4004b000/lpuart0_rts_b_ptc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_FULL_NAME "lpuart0_rts_b_ptc1"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_ORD 200

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_EXISTS 1
#define DT_N_NODELABEL_lpuart0_rts_b_ptc1 DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rts_b_ptc1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/lpuart0_rx_ptc3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_PATH "/soc/pinmux@4004b000/lpuart0_rx_ptc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_FULL_NAME "lpuart0_rx_ptc3"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_ORD 201

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_EXISTS 1
#define DT_N_NODELABEL_lpuart0_rx_ptc3 DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_rx_ptc3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/lpuart0_tx_ptc4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_PATH "/soc/pinmux@4004b000/lpuart0_tx_ptc4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_FULL_NAME "lpuart0_tx_ptc4"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_ORD 202

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_EXISTS 1
#define DT_N_NODELABEL_lpuart0_tx_ptc4 DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_lpuart0_tx_ptc4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/pdb0_extrg_ptc0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_PATH "/soc/pinmux@4004b000/pdb0_extrg_ptc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_FULL_NAME "pdb0_extrg_ptc0"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_ORD 203

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_EXISTS 1
#define DT_N_NODELABEL_pdb0_extrg_ptc0 DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/pdb0_extrg_ptc6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_PATH "/soc/pinmux@4004b000/pdb0_extrg_ptc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_FULL_NAME "pdb0_extrg_ptc6"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_ORD 204

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_EXISTS 1
#define DT_N_NODELABEL_pdb0_extrg_ptc6 DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_pdb0_extrg_ptc6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/spi0_pcs0_ptc4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_PATH "/soc/pinmux@4004b000/spi0_pcs0_ptc4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_FULL_NAME "spi0_pcs0_ptc4"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_ORD 205

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_EXISTS 1
#define DT_N_NODELABEL_spi0_pcs0_ptc4 DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs0_ptc4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/spi0_pcs1_ptc3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_PATH "/soc/pinmux@4004b000/spi0_pcs1_ptc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_FULL_NAME "spi0_pcs1_ptc3"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_ORD 206

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_EXISTS 1
#define DT_N_NODELABEL_spi0_pcs1_ptc3 DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs1_ptc3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/spi0_pcs2_ptc2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_PATH "/soc/pinmux@4004b000/spi0_pcs2_ptc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_FULL_NAME "spi0_pcs2_ptc2"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_ORD 207

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_EXISTS 1
#define DT_N_NODELABEL_spi0_pcs2_ptc2 DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs2_ptc2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/spi0_pcs3_ptc1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_PATH "/soc/pinmux@4004b000/spi0_pcs3_ptc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_FULL_NAME "spi0_pcs3_ptc1"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_ORD 208

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_EXISTS 1
#define DT_N_NODELABEL_spi0_pcs3_ptc1 DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_pcs3_ptc1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/spi0_sck_ptc5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_PATH "/soc/pinmux@4004b000/spi0_sck_ptc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_FULL_NAME "spi0_sck_ptc5"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_ORD 209

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_EXISTS 1
#define DT_N_NODELABEL_spi0_sck_ptc5 DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sck_ptc5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/spi0_sin_ptc7
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_PATH "/soc/pinmux@4004b000/spi0_sin_ptc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_FULL_NAME "spi0_sin_ptc7"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_ORD 210

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_EXISTS 1
#define DT_N_NODELABEL_spi0_sin_ptc7 DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_nxp_kinetis_port_pins {7 /* 0x7 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_nxp_kinetis_port_pins_IDX_0 7
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sin_ptc7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/spi0_sout_ptc6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_PATH "/soc/pinmux@4004b000/spi0_sout_ptc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_FULL_NAME "spi0_sout_ptc6"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_ORD 211

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_EXISTS 1
#define DT_N_NODELABEL_spi0_sout_ptc6 DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_spi0_sout_ptc6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/uart1_cts_b_ptc2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_PATH "/soc/pinmux@4004b000/uart1_cts_b_ptc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_FULL_NAME "uart1_cts_b_ptc2"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_ORD 212

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_EXISTS 1
#define DT_N_NODELABEL_uart1_cts_b_ptc2 DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_cts_b_ptc2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/uart1_rts_b_ptc1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_PATH "/soc/pinmux@4004b000/uart1_rts_b_ptc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_FULL_NAME "uart1_rts_b_ptc1"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_ORD 213

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_EXISTS 1
#define DT_N_NODELABEL_uart1_rts_b_ptc1 DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rts_b_ptc1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/uart1_rx_ptc3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_PATH "/soc/pinmux@4004b000/uart1_rx_ptc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_FULL_NAME "uart1_rx_ptc3"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_ORD 214

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_EXISTS 1
#define DT_N_NODELABEL_uart1_rx_ptc3 DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_rx_ptc3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/uart1_tx_ptc4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_PATH "/soc/pinmux@4004b000/uart1_tx_ptc4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_FULL_NAME "uart1_tx_ptc4"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_ORD 215

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_EXISTS 1
#define DT_N_NODELABEL_uart1_tx_ptc4 DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_uart1_tx_ptc4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/usb_sof_out_ptc0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_PATH "/soc/pinmux@4004b000/usb_sof_out_ptc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_FULL_NAME "usb_sof_out_ptc0"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_ORD 216

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_EXISTS 1
#define DT_N_NODELABEL_usb_sof_out_ptc0 DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000/usb_sof_out_ptc7
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_PATH "/soc/pinmux@4004b000/usb_sof_out_ptc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_FULL_NAME "usb_sof_out_ptc7"

/* Node parent (/soc/pinmux@4004b000) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_PARENT DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_ORD 217

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_REQUIRES_ORDS \
	12, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_EXISTS 1
#define DT_N_NODELABEL_usb_sof_out_ptc7 DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_nxp_kinetis_port_pins {7 /* 0x7 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_nxp_kinetis_port_pins_IDX_0 7
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004b000_S_usb_sof_out_ptc7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/adc0_se5b_ptd1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_PATH "/soc/pinmux@4004c000/adc0_se5b_ptd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_FULL_NAME "adc0_se5b_ptd1"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_ORD 218

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_EXISTS 1
#define DT_N_NODELABEL_adc0_se5b_ptd1 DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se5b_ptd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/adc0_se6b_ptd5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_PATH "/soc/pinmux@4004c000/adc0_se6b_ptd5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_FULL_NAME "adc0_se6b_ptd5"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_ORD 219

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_EXISTS 1
#define DT_N_NODELABEL_adc0_se6b_ptd5 DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se6b_ptd5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/adc0_se7b_ptd6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_PATH "/soc/pinmux@4004c000/adc0_se7b_ptd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_FULL_NAME "adc0_se7b_ptd6"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_ORD 220

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_EXISTS 1
#define DT_N_NODELABEL_adc0_se7b_ptd6 DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_adc0_se7b_ptd6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ewm_in_ptd4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_PATH "/soc/pinmux@4004c000/ewm_in_ptd4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_FULL_NAME "ewm_in_ptd4"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_ORD 221

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_EXISTS 1
#define DT_N_NODELABEL_ewm_in_ptd4 DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_in_ptd4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ewm_out_b_ptd5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_PATH "/soc/pinmux@4004c000/ewm_out_b_ptd5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_FULL_NAME "ewm_out_b_ptd5"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_ORD 222

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_EXISTS 1
#define DT_N_NODELABEL_ewm_out_b_ptd5 DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ewm_out_b_ptd5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ftm0_ch4_ptd4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_PATH "/soc/pinmux@4004c000/ftm0_ch4_ptd4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_FULL_NAME "ftm0_ch4_ptd4"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_ORD 223

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch4_ptd4 DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch4_ptd4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ftm0_ch6_ptd6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_PATH "/soc/pinmux@4004c000/ftm0_ch6_ptd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_FULL_NAME "ftm0_ch6_ptd6"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_ORD 224

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch6_ptd6 DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch6_ptd6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ftm0_ch7_ptd7
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_PATH "/soc/pinmux@4004c000/ftm0_ch7_ptd7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_FULL_NAME "ftm0_ch7_ptd7"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_ORD 225

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_EXISTS 1
#define DT_N_NODELABEL_ftm0_ch7_ptd7 DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_nxp_kinetis_port_pins {7 /* 0x7 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_nxp_kinetis_port_pins_IDX_0 7
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_ch7_ptd7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ftm0_flt0_ptd6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_PATH "/soc/pinmux@4004c000/ftm0_flt0_ptd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_FULL_NAME "ftm0_flt0_ptd6"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_ORD 226

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_EXISTS 1
#define DT_N_NODELABEL_ftm0_flt0_ptd6 DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt0_ptd6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ftm0_flt1_ptd7
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_PATH "/soc/pinmux@4004c000/ftm0_flt1_ptd7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_FULL_NAME "ftm0_flt1_ptd7"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_ORD 227

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_EXISTS 1
#define DT_N_NODELABEL_ftm0_flt1_ptd7 DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_nxp_kinetis_port_pins {7 /* 0x7 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_nxp_kinetis_port_pins_IDX_0 7
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm0_flt1_ptd7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ftm3_ch0_ptd0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_PATH "/soc/pinmux@4004c000/ftm3_ch0_ptd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_FULL_NAME "ftm3_ch0_ptd0"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_ORD 228

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_EXISTS 1
#define DT_N_NODELABEL_ftm3_ch0_ptd0 DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch0_ptd0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ftm3_ch1_ptd1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_PATH "/soc/pinmux@4004c000/ftm3_ch1_ptd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_FULL_NAME "ftm3_ch1_ptd1"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_ORD 229

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_EXISTS 1
#define DT_N_NODELABEL_ftm3_ch1_ptd1 DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch1_ptd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ftm3_ch2_ptd2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_PATH "/soc/pinmux@4004c000/ftm3_ch2_ptd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_FULL_NAME "ftm3_ch2_ptd2"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_ORD 230

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_EXISTS 1
#define DT_N_NODELABEL_ftm3_ch2_ptd2 DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch2_ptd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/ftm3_ch3_ptd3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_PATH "/soc/pinmux@4004c000/ftm3_ch3_ptd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_FULL_NAME "ftm3_ch3_ptd3"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_ORD 231

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_EXISTS 1
#define DT_N_NODELABEL_ftm3_ch3_ptd3 DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_nxp_kinetis_port_pins_IDX_1 4
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_ftm3_ch3_ptd3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/gpiod_ptd0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_PATH "/soc/pinmux@4004c000/gpiod_ptd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_FULL_NAME "gpiod_ptd0"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_ORD 232

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_EXISTS 1
#define DT_N_NODELABEL_ptd0          DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0
#define DT_N_NODELABEL_gpiod_ptd0    DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0
#define DT_N_NODELABEL_llwu_p12_ptd0 DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/gpiod_ptd1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_PATH "/soc/pinmux@4004c000/gpiod_ptd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_FULL_NAME "gpiod_ptd1"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_ORD 233

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_EXISTS 1
#define DT_N_NODELABEL_ptd1       DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1
#define DT_N_NODELABEL_gpiod_ptd1 DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/gpiod_ptd2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_PATH "/soc/pinmux@4004c000/gpiod_ptd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_FULL_NAME "gpiod_ptd2"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_ORD 234

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_EXISTS 1
#define DT_N_NODELABEL_ptd2          DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2
#define DT_N_NODELABEL_gpiod_ptd2    DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2
#define DT_N_NODELABEL_llwu_p13_ptd2 DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/gpiod_ptd3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_PATH "/soc/pinmux@4004c000/gpiod_ptd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_FULL_NAME "gpiod_ptd3"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_ORD 235

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_EXISTS 1
#define DT_N_NODELABEL_ptd3       DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3
#define DT_N_NODELABEL_gpiod_ptd3 DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/gpiod_ptd4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_PATH "/soc/pinmux@4004c000/gpiod_ptd4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_FULL_NAME "gpiod_ptd4"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_ORD 236

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_EXISTS 1
#define DT_N_NODELABEL_ptd4          DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4
#define DT_N_NODELABEL_gpiod_ptd4    DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4
#define DT_N_NODELABEL_llwu_p14_ptd4 DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/gpiod_ptd5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_PATH "/soc/pinmux@4004c000/gpiod_ptd5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_FULL_NAME "gpiod_ptd5"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_ORD 237

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_EXISTS 1
#define DT_N_NODELABEL_ptd5       DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5
#define DT_N_NODELABEL_gpiod_ptd5 DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/gpiod_ptd6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_PATH "/soc/pinmux@4004c000/gpiod_ptd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_FULL_NAME "gpiod_ptd6"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_ORD 238

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_EXISTS 1
#define DT_N_NODELABEL_ptd6          DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6
#define DT_N_NODELABEL_gpiod_ptd6    DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6
#define DT_N_NODELABEL_llwu_p15_ptd6 DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/gpiod_ptd7
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_PATH "/soc/pinmux@4004c000/gpiod_ptd7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_FULL_NAME "gpiod_ptd7"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_ORD 239

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_EXISTS 1
#define DT_N_NODELABEL_ptd7       DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7
#define DT_N_NODELABEL_gpiod_ptd7 DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_nxp_kinetis_port_pins {7 /* 0x7 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_nxp_kinetis_port_pins_IDX_0 7
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_gpiod_ptd7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/i2c0_scl_ptd2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_PATH "/soc/pinmux@4004c000/i2c0_scl_ptd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_FULL_NAME "i2c0_scl_ptd2"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_ORD 240

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_EXISTS 1
#define DT_N_NODELABEL_i2c0_scl_ptd2 DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_scl_ptd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/i2c0_sda_ptd3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_PATH "/soc/pinmux@4004c000/i2c0_sda_ptd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_FULL_NAME "i2c0_sda_ptd3"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_ORD 241

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_EXISTS 1
#define DT_N_NODELABEL_i2c0_sda_ptd3 DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_i2c0_sda_ptd3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/lpuart0_cts_b_ptd1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_PATH "/soc/pinmux@4004c000/lpuart0_cts_b_ptd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_FULL_NAME "lpuart0_cts_b_ptd1"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_ORD 242

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_EXISTS 1
#define DT_N_NODELABEL_lpuart0_cts_b_ptd1 DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_cts_b_ptd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/lpuart0_rts_b_ptd0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_PATH "/soc/pinmux@4004c000/lpuart0_rts_b_ptd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_FULL_NAME "lpuart0_rts_b_ptd0"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_ORD 243

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_EXISTS 1
#define DT_N_NODELABEL_lpuart0_rts_b_ptd0 DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rts_b_ptd0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/lpuart0_rx_ptd2
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_PATH "/soc/pinmux@4004c000/lpuart0_rx_ptd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_FULL_NAME "lpuart0_rx_ptd2"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_ORD 244

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_EXISTS 1
#define DT_N_NODELABEL_lpuart0_rx_ptd2 DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_nxp_kinetis_port_pins {2 /* 0x2 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_nxp_kinetis_port_pins_IDX_0 2
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_rx_ptd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/lpuart0_tx_ptd3
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_PATH "/soc/pinmux@4004c000/lpuart0_tx_ptd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_FULL_NAME "lpuart0_tx_ptd3"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_ORD 245

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_EXISTS 1
#define DT_N_NODELABEL_lpuart0_tx_ptd3 DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_nxp_kinetis_port_pins {3 /* 0x3 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_nxp_kinetis_port_pins_IDX_0 3
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_lpuart0_tx_ptd3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/spi0_pcs0_ptd0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_PATH "/soc/pinmux@4004c000/spi0_pcs0_ptd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_FULL_NAME "spi0_pcs0_ptd0"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_ORD 246

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_EXISTS 1
#define DT_N_NODELABEL_spi0_pcs0_ptd0 DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs0_ptd0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/spi0_pcs1_ptd4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_PATH "/soc/pinmux@4004c000/spi0_pcs1_ptd4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_FULL_NAME "spi0_pcs1_ptd4"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_ORD 247

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_EXISTS 1
#define DT_N_NODELABEL_spi0_pcs1_ptd4 DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs1_ptd4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/spi0_pcs2_ptd5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_PATH "/soc/pinmux@4004c000/spi0_pcs2_ptd5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_FULL_NAME "spi0_pcs2_ptd5"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_ORD 248

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_EXISTS 1
#define DT_N_NODELABEL_spi0_pcs2_ptd5 DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs2_ptd5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/spi0_pcs3_ptd6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_PATH "/soc/pinmux@4004c000/spi0_pcs3_ptd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_FULL_NAME "spi0_pcs3_ptd6"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_ORD 249

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_EXISTS 1
#define DT_N_NODELABEL_spi0_pcs3_ptd6 DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi0_pcs3_ptd6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/spi1_pcs0_ptd4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_PATH "/soc/pinmux@4004c000/spi1_pcs0_ptd4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_FULL_NAME "spi1_pcs0_ptd4"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_ORD 250

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_EXISTS 1
#define DT_N_NODELABEL_spi1_pcs0_ptd4 DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_pcs0_ptd4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/spi1_sck_ptd5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_PATH "/soc/pinmux@4004c000/spi1_sck_ptd5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_FULL_NAME "spi1_sck_ptd5"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_ORD 251

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_EXISTS 1
#define DT_N_NODELABEL_spi1_sck_ptd5 DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sck_ptd5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/spi1_sin_ptd7
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_PATH "/soc/pinmux@4004c000/spi1_sin_ptd7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_FULL_NAME "spi1_sin_ptd7"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_ORD 252

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_EXISTS 1
#define DT_N_NODELABEL_spi1_sin_ptd7 DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_nxp_kinetis_port_pins {7 /* 0x7 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_nxp_kinetis_port_pins_IDX_0 7
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sin_ptd7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/spi1_sout_ptd6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_PATH "/soc/pinmux@4004c000/spi1_sout_ptd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_FULL_NAME "spi1_sout_ptd6"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_ORD 253

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_EXISTS 1
#define DT_N_NODELABEL_spi1_sout_ptd6 DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_spi1_sout_ptd6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/uart0_cts_b_ptd5
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_PATH "/soc/pinmux@4004c000/uart0_cts_b_ptd5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_FULL_NAME "uart0_cts_b_ptd5"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_ORD 254

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_EXISTS 1
#define DT_N_NODELABEL_uart0_cts_b_ptd5 DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_nxp_kinetis_port_pins {5 /* 0x5 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_nxp_kinetis_port_pins_IDX_0 5
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_cts_b_ptd5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/uart0_rts_b_ptd4
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_PATH "/soc/pinmux@4004c000/uart0_rts_b_ptd4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_FULL_NAME "uart0_rts_b_ptd4"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_ORD 255

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_EXISTS 1
#define DT_N_NODELABEL_uart0_rts_b_ptd4 DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_nxp_kinetis_port_pins {4 /* 0x4 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_nxp_kinetis_port_pins_IDX_0 4
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rts_b_ptd4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/uart0_rx_ptd6
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_PATH "/soc/pinmux@4004c000/uart0_rx_ptd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_FULL_NAME "uart0_rx_ptd6"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_ORD 256

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_EXISTS 1
#define DT_N_NODELABEL_uart0_rx_ptd6 DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_nxp_kinetis_port_pins {6 /* 0x6 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_nxp_kinetis_port_pins_IDX_0 6
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_rx_ptd6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/uart0_tx_ptd7
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_PATH "/soc/pinmux@4004c000/uart0_tx_ptd7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_FULL_NAME "uart0_tx_ptd7"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_ORD 257

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_EXISTS 1
#define DT_N_NODELABEL_uart0_tx_ptd7 DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_nxp_kinetis_port_pins {7 /* 0x7 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_nxp_kinetis_port_pins_IDX_0 7
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart0_tx_ptd7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/uart2_cts_b_ptd1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_PATH "/soc/pinmux@4004c000/uart2_cts_b_ptd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_FULL_NAME "uart2_cts_b_ptd1"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_ORD 258

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_EXISTS 1
#define DT_N_NODELABEL_uart2_cts_b_ptd1 DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_cts_b_ptd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000/uart2_rts_b_ptd0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_PATH "/soc/pinmux@4004c000/uart2_rts_b_ptd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_FULL_NAME "uart2_rts_b_ptd0"

/* Node parent (/soc/pinmux@4004c000) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_PARENT DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_ORD 259

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_REQUIRES_ORDS \
	23, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_EXISTS 1
#define DT_N_NODELABEL_uart2_rts_b_ptd0 DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_nxp_kinetis_port_pins_IDX_1 3
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004c000_S_uart2_rts_b_ptd0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/adc1_se4a_pte0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_PATH "/soc/pinmux@4004d000/adc1_se4a_pte0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_FULL_NAME "adc1_se4a_pte0"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_ORD 260

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_EXISTS 1
#define DT_N_NODELABEL_adc1_se4a_pte0 DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se4a_pte0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/adc1_se5a_pte1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_PATH "/soc/pinmux@4004d000/adc1_se5a_pte1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_FULL_NAME "adc1_se5a_pte1"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_ORD 261

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_EXISTS 1
#define DT_N_NODELABEL_adc1_se5a_pte1 DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_nxp_kinetis_port_pins_IDX_1 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_adc1_se5a_pte1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/gpioe_pte0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_PATH "/soc/pinmux@4004d000/gpioe_pte0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_FULL_NAME "gpioe_pte0"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_ORD 262

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_EXISTS 1
#define DT_N_NODELABEL_pte0           DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0
#define DT_N_NODELABEL_gpioe_pte0     DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0
#define DT_N_NODELABEL_clkout32k_pte0 DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/gpioe_pte1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_PATH "/soc/pinmux@4004d000/gpioe_pte1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_FULL_NAME "gpioe_pte1"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_ORD 263

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_EXISTS 1
#define DT_N_NODELABEL_pte1         DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1
#define DT_N_NODELABEL_gpioe_pte1   DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1
#define DT_N_NODELABEL_llwu_p0_pte1 DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_nxp_kinetis_port_pins_IDX_1 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_gpioe_pte1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/i2c1_scl_pte1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_PATH "/soc/pinmux@4004d000/i2c1_scl_pte1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_FULL_NAME "i2c1_scl_pte1"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_ORD 264

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_EXISTS 1
#define DT_N_NODELABEL_i2c1_scl_pte1 DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_scl_pte1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/i2c1_sda_pte0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_PATH "/soc/pinmux@4004d000/i2c1_sda_pte0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_FULL_NAME "i2c1_sda_pte0"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_ORD 265

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_EXISTS 1
#define DT_N_NODELABEL_i2c1_sda_pte0 DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_nxp_kinetis_port_pins_IDX_1 6
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_i2c1_sda_pte0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/rtc_clkout_pte0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_PATH "/soc/pinmux@4004d000/rtc_clkout_pte0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_FULL_NAME "rtc_clkout_pte0"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_ORD 266

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_EXISTS 1
#define DT_N_NODELABEL_rtc_clkout_pte0 DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_rtc_clkout_pte0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/spi1_pcs1_pte0
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_PATH "/soc/pinmux@4004d000/spi1_pcs1_pte0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_FULL_NAME "spi1_pcs1_pte0"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_ORD 267

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_EXISTS 1
#define DT_N_NODELABEL_spi1_pcs1_pte0 DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_nxp_kinetis_port_pins {0 /* 0x0 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_nxp_kinetis_port_pins_IDX_0 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_pcs1_pte0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/spi1_sin_pte1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_PATH "/soc/pinmux@4004d000/spi1_sin_pte1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_FULL_NAME "spi1_sin_pte1"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_ORD 268

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_EXISTS 1
#define DT_N_NODELABEL_spi1_sin_pte1 DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_nxp_kinetis_port_pins_IDX_1 7
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sin_pte1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000/spi1_sout_pte1
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_PATH "/soc/pinmux@4004d000/spi1_sout_pte1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_FULL_NAME "spi1_sout_pte1"

/* Node parent (/soc/pinmux@4004d000) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_PARENT DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_ORD 269

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_REQUIRES_ORDS \
	42, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_EXISTS 1
#define DT_N_NODELABEL_spi1_sout_pte1 DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_REG_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_nxp_kinetis_port_pins {1 /* 0x1 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_nxp_kinetis_port_pins_IDX_0 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_nxp_kinetis_port_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_nxp_kinetis_port_pins_IDX_1 2
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_nxp_kinetis_port_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1, nxp_kinetis_port_pins, 0) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1, nxp_kinetis_port_pins, 1)
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_nxp_kinetis_port_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1, nxp_kinetis_port_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1, nxp_kinetis_port_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_nxp_kinetis_port_pins_LEN 2
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_nxp_kinetis_port_pins_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_drive_open_source 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_input_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_input_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_low_power_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_low_power_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_output_disable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_output_enable 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_output_low 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_output_high 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinmux_4004d000_S_spi1_sout_pte1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/sim@40047000/bus_clk
 *
 * Node identifier: DT_N_S_soc_S_sim_40047000_S_bus_clk
 *
 * Binding (compatible = fixed-factor-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-factor-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_PATH "/soc/sim@40047000/bus_clk"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FULL_NAME "bus_clk"

/* Node parent (/soc/sim@40047000) identifier: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_PARENT DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_ORD 270

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_REQUIRES_ORDS \
	11, /* /soc/sim@40047000 */ \
	27, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_EXISTS 1
#define DT_N_INST_1_fixed_factor_clock DT_N_S_soc_S_sim_40047000_S_bus_clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_REG_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_RANGES_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_IRQ_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_COMPAT_MATCHES_fixed_factor_clock 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clock_div 2
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clock_div_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_LEN 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/sim@40047000/core_clk
 *
 * Node identifier: DT_N_S_soc_S_sim_40047000_S_core_clk
 *
 * Binding (compatible = fixed-factor-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-factor-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_PATH "/soc/sim@40047000/core_clk"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FULL_NAME "core_clk"

/* Node parent (/soc/sim@40047000) identifier: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_PARENT DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_ORD 271

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_REQUIRES_ORDS \
	11, /* /soc/sim@40047000 */ \
	27, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_EXISTS 1
#define DT_N_INST_0_fixed_factor_clock DT_N_S_soc_S_sim_40047000_S_core_clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_REG_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_core_clk_RANGES_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_IRQ_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_core_clk_COMPAT_MATCHES_fixed_factor_clock 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clock_div 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clock_div_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_LEN 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/sim@40047000/flash_clk
 *
 * Node identifier: DT_N_S_soc_S_sim_40047000_S_flash_clk
 *
 * Binding (compatible = fixed-factor-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-factor-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_PATH "/soc/sim@40047000/flash_clk"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FULL_NAME "flash_clk"

/* Node parent (/soc/sim@40047000) identifier: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_PARENT DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_ORD 272

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_REQUIRES_ORDS \
	11, /* /soc/sim@40047000 */ \
	27, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_EXISTS 1
#define DT_N_INST_3_fixed_factor_clock DT_N_S_soc_S_sim_40047000_S_flash_clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_REG_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_RANGES_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_IRQ_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_COMPAT_MATCHES_fixed_factor_clock 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clock_div 3
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clock_div_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_LEN 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/sim@40047000/flexbus_clk
 *
 * Node identifier: DT_N_S_soc_S_sim_40047000_S_flexbus_clk
 *
 * Binding (compatible = fixed-factor-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-factor-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_PATH "/soc/sim@40047000/flexbus_clk"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FULL_NAME "flexbus_clk"

/* Node parent (/soc/sim@40047000) identifier: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_PARENT DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_ORD 273

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_REQUIRES_ORDS \
	11, /* /soc/sim@40047000 */ \
	27, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_EXISTS 1
#define DT_N_INST_2_fixed_factor_clock DT_N_S_soc_S_sim_40047000_S_flexbus_clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_REG_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_RANGES_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_IRQ_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_COMPAT_MATCHES_fixed_factor_clock 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clock_div 3
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clock_div_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_LEN 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_random_40029000
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_40020000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_40020000_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_uart_4006b000
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_uart_4006b000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_uart_pipe               DT_N_S_soc_S_uart_4006b000
#define DT_CHOSEN_zephyr_uart_pipe_EXISTS        1
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_1 DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_30000
#define DT_COMPAT_fixed_partitions_LABEL_image_1_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_scratch DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_50000
#define DT_COMPAT_fixed_partitions_LABEL_image_scratch_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_60000
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_nxp_mk22f12 1
#define DT_COMPAT_HAS_OKAY_nxp_k22f 1
#define DT_COMPAT_HAS_OKAY_nxp_k2x 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_mcg 1
#define DT_COMPAT_HAS_OKAY_nxp_k22f_osc 1
#define DT_COMPAT_HAS_OKAY_nxp_k22f_rtc 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_sim 1
#define DT_COMPAT_HAS_OKAY_fixed_factor_clock 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_ftfe 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_i2c 1
#define DT_COMPAT_HAS_OKAY_nxp_fxos8700 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_uart 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_pinmux 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_gpio 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_dspi 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_wdog 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_ftm_pwm 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_adc16 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_dac 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_usbd 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_rnga 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m4f 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_pwm_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_nxp_mk22f12_NUM_OKAY 1
#define DT_N_INST_nxp_k22f_NUM_OKAY 1
#define DT_N_INST_nxp_k2x_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_mcg_NUM_OKAY 1
#define DT_N_INST_nxp_k22f_osc_NUM_OKAY 1
#define DT_N_INST_nxp_k22f_rtc_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_sim_NUM_OKAY 1
#define DT_N_INST_fixed_factor_clock_NUM_OKAY 4
#define DT_N_INST_nxp_kinetis_ftfe_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_i2c_NUM_OKAY 1
#define DT_N_INST_nxp_fxos8700_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_uart_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_pinmux_NUM_OKAY 5
#define DT_N_INST_nxp_kinetis_gpio_NUM_OKAY 5
#define DT_N_INST_nxp_kinetis_dspi_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_wdog_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_ftm_pwm_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_adc16_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_dac_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_usbd_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_rnga_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m4f_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 2
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_pwm_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_FOREACH_OKAY_nxp_mk22f12(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp_mk22f12(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mk22f12(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mk22f12(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_k22f(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp_k22f(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_k22f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_k22f(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_k2x(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp_k2x(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_k2x(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_k2x(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v7m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v7m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v7m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_mcg(fn) fn(DT_N_S_soc_S_clock_controller_40064000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_mcg(fn, ...) fn(DT_N_S_soc_S_clock_controller_40064000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_mcg(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_mcg(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_k22f_osc(fn) fn(DT_N_S_soc_S_clock_controller_40065000)
#define DT_FOREACH_OKAY_VARGS_nxp_k22f_osc(fn, ...) fn(DT_N_S_soc_S_clock_controller_40065000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_k22f_osc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_k22f_osc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_k22f_rtc(fn) fn(DT_N_S_soc_S_rtc_4003d000)
#define DT_FOREACH_OKAY_VARGS_nxp_k22f_rtc(fn, ...) fn(DT_N_S_soc_S_rtc_4003d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_k22f_rtc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_k22f_rtc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_sim(fn) fn(DT_N_S_soc_S_sim_40047000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_sim(fn, ...) fn(DT_N_S_soc_S_sim_40047000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_sim(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_sim(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_factor_clock(fn) fn(DT_N_S_soc_S_sim_40047000_S_core_clk) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk)
#define DT_FOREACH_OKAY_VARGS_fixed_factor_clock(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_factor_clock(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_factor_clock(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_ftfe(fn) fn(DT_N_S_soc_S_flash_controller_40020000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_ftfe(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_ftfe(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_ftfe(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_i2c(fn) fn(DT_N_S_soc_S_i2c_40066000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_i2c(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_i2c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_i2c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_fxos8700(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c)
#define DT_FOREACH_OKAY_VARGS_nxp_fxos8700(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1c, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_fxos8700(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_fxos8700(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_uart(fn) fn(DT_N_S_soc_S_uart_4006b000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_uart(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_pinmux(fn) fn(DT_N_S_soc_S_pinmux_40049000) fn(DT_N_S_soc_S_pinmux_4004a000) fn(DT_N_S_soc_S_pinmux_4004b000) fn(DT_N_S_soc_S_pinmux_4004c000) fn(DT_N_S_soc_S_pinmux_4004d000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_pinmux(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_pinmux(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_pinmux(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_gpio(fn) fn(DT_N_S_soc_S_gpio_400ff000) fn(DT_N_S_soc_S_gpio_400ff040) fn(DT_N_S_soc_S_gpio_400ff080) fn(DT_N_S_soc_S_gpio_400ff0c0) fn(DT_N_S_soc_S_gpio_400ff100)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_gpio(fn, ...) fn(DT_N_S_soc_S_gpio_400ff000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff0c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_dspi(fn) fn(DT_N_S_soc_S_spi_4002c000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_dspi(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_dspi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_dspi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_wdog(fn) fn(DT_N_S_soc_S_watchdog_40052000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_wdog(fn, ...) fn(DT_N_S_soc_S_watchdog_40052000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_wdog(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_wdog(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_ftm_pwm(fn) fn(DT_N_S_soc_S_ftm_40038000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_ftm_pwm(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_ftm_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_ftm_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_adc16(fn) fn(DT_N_S_soc_S_adc_4003b000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_adc16(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_adc16(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_adc16(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_dac(fn) fn(DT_N_S_soc_S_dac_4003f000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_dac(fn, ...) fn(DT_N_S_soc_S_dac_4003f000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_dac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_dac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_usbd(fn) fn(DT_N_S_soc_S_usbd_40072000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_usbd(fn, ...) fn(DT_N_S_soc_S_usbd_40072000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_usbd(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_usbd(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_rnga(fn) fn(DT_N_S_soc_S_random_40029000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_rnga(fn, ...) fn(DT_N_S_soc_S_random_40029000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_rnga(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_rnga(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m4f(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m4f(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m4f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m4f(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_1fff0000) fn(DT_N_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_1fff0000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_pwm_leds(fn) fn(DT_N_S_pwmleds)
#define DT_FOREACH_OKAY_VARGS_pwm_leds(fn, ...) fn(DT_N_S_pwmleds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_pwm_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_pwm_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_header_r3(fn) fn(DT_N_S_connector)
#define DT_FOREACH_OKAY_VARGS_arduino_header_r3(fn, ...) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_header_r3(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_nxp_fxos8700_BUS_i2c 1
