# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mips_cpu.srcs/sources_1/new/ALU.v" \
"../../../../../verilog/gates/AND_GATE.v" \
"../../../../../verilog/gates/AND_GATE_10_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_5_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_8_INPUTS.v" \
"../../../../mips_cpu.srcs/sources_1/new/Mux2.v" \
"../../../../mips_cpu.srcs/sources_1/new/Mux4.v" \
"../../../../../verilog/gates/NOT_GATE.v" \
"../../../../../verilog/gates/OR_GATE.v" \
"../../../../../verilog/gates/OR_GATE_10_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_11_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_13_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_19_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_7_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_8_INPUTS.v" \
"../../../../mips_cpu.srcs/sources_1/new/Pri.v" \
"../../../../mips_cpu.srcs/sources_1/new/adder.v" \
"../../../../../verilog/circuit/alu_controller.v" \
"../../../../mips_cpu.srcs/sources_1/new/counter.v" \
"../../../../mips_cpu.srcs/sources_1/new/data_ram.v" \
"../../../../mips_cpu.srcs/sources_1/new/decode3_8.v" \
"../../../../mips_cpu.srcs/sources_1/new/decoder_24.v" \
"../../../../../verilog/circuit/hardwire_controller.v" \
"../../../../mips_cpu.srcs/sources_1/new/inst_rom.v" \
"../../../../mips_cpu.srcs/sources_1/new/pattern.v" \
"../../../../mips_cpu.srcs/sources_1/new/regfile.v" \
"../../../../mips_cpu.srcs/sources_1/new/register.v" \
"../../../../../verilog/circuit/signal_controller.v" \
"../../../../mips_cpu.srcs/sources_1/new/signed_ext.v" \
"../../../../mips_cpu.srcs/sources_1/new/single_cycle.v" \
"../../../../mips_cpu.srcs/sources_1/new/unsigned_ext.v" \
"../../../../mips_cpu.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
