\hypertarget{struct_u_s_a_r_t___type_def}{}\doxysection{U\+S\+A\+R\+T\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___type_def}\index{USART\_TypeDef@{USART\_TypeDef}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{C\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{C\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{C\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{B\+RR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a26f8b74978e03c8a4c99c9395a6a524d}{G\+T\+PR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb}{R\+E\+S\+E\+R\+V\+E\+D2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}{R\+T\+OR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a32411527ec73c2507c16c788e64e47f9}{R\+QR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}{R\+E\+S\+E\+R\+V\+E\+D3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ac3397c07a89d7e7c051e37b6d628fdbb}{R\+DR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa0223808025f5bf9c056185038c9d545}{R\+E\+S\+E\+R\+V\+E\+D4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ad6e9b50601cf364203668775f3f9032b}{T\+DR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_abd36010ac282682d1f3c641b183b1b6f}{R\+E\+S\+E\+R\+V\+E\+D5}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}\label{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}} 
\index{USART\_TypeDef@{USART\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+RR}

U\+S\+A\+RT Baud rate register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+R1}

U\+S\+A\+RT Control register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+R2}

U\+S\+A\+RT Control register 2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}\label{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR3}{CR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+R3}

U\+S\+A\+RT Control register 3, Address offset\+: 0x08 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a26f8b74978e03c8a4c99c9395a6a524d}\label{struct_u_s_a_r_t___type_def_a26f8b74978e03c8a4c99c9395a6a524d}} 
\index{USART\_TypeDef@{USART\_TypeDef}!GTPR@{GTPR}}
\index{GTPR@{GTPR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GTPR}{GTPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t G\+T\+PR}

U\+S\+A\+RT Guard time and prescaler register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{USART\_TypeDef@{USART\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+CR}

U\+S\+A\+RT Interrupt flag Clear register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{USART\_TypeDef@{USART\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+SR}

U\+S\+A\+RT Interrupt and status register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_ac3397c07a89d7e7c051e37b6d628fdbb}\label{struct_u_s_a_r_t___type_def_ac3397c07a89d7e7c051e37b6d628fdbb}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RDR@{RDR}}
\index{RDR@{RDR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDR}{RDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t R\+DR}

U\+S\+A\+RT Receive Data register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb}\label{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x12 ~\newline
 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}\label{struct_u_s_a_r_t___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x1A ~\newline
 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_aa0223808025f5bf9c056185038c9d545}\label{struct_u_s_a_r_t___type_def_aa0223808025f5bf9c056185038c9d545}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x26 ~\newline
 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_abd36010ac282682d1f3c641b183b1b6f}\label{struct_u_s_a_r_t___type_def_abd36010ac282682d1f3c641b183b1b6f}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x2A ~\newline
 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a32411527ec73c2507c16c788e64e47f9}\label{struct_u_s_a_r_t___type_def_a32411527ec73c2507c16c788e64e47f9}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RQR@{RQR}}
\index{RQR@{RQR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RQR}{RQR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t R\+QR}

U\+S\+A\+RT Request register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}\label{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RTOR@{RTOR}}
\index{RTOR@{RTOR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RTOR}{RTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+T\+OR}

U\+S\+A\+RT Receiver Time Out register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_ad6e9b50601cf364203668775f3f9032b}\label{struct_u_s_a_r_t___type_def_ad6e9b50601cf364203668775f3f9032b}} 
\index{USART\_TypeDef@{USART\_TypeDef}!TDR@{TDR}}
\index{TDR@{TDR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TDR}{TDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t T\+DR}

U\+S\+A\+RT Transmit Data register, Address offset\+: 0x28 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
