## Hi there ðŸ‘‹

![header](https://capsule-render.vercel.app/api?type=waving&color=gradient&height=280&section=header&text=Hi%20there%20%F0%9F%91%8B&fontSize=90)

# I'm Ziad Abdelfattah (LogicByZiad)

Electronics Engineer from Ain Shams University, working in Digital Design & Verification, and Layout Design & Automation.

## Projects
You can check out some of my work as samples for how I code.

## ðŸ“« How to reach me

**Email:** ziadahmed.a.elfattah@gmail.com

**Portfolio Website** [LogicByZiad](https://linktr.ee/logicbyziad)

<h2 align="left">Github Overview ðŸ“ˆ</h2>
<p align = "center">
  <img src = "https://github-readme-stats.vercel.app/api?username=logicbyziad&show_icons=true&count_private=true&theme=transparent" alt = "Contribution" height = 140 >
</p>
<br />
