#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 13 12:32:58 2021
# Process ID: 11779
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_2_bram
# Command line: vivado project_2_bram.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_2_bram/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_2_bram/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_2_bram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 6645.879 ; gain = 139.488 ; free physical = 155 ; free virtual = 4047
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci' is already up-to-date
[Wed Jan 13 12:34:09 2021] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/synth_1/runme.log
[Wed Jan 13 12:34:09 2021] Launched impl_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 7486.723 ; gain = 0.000 ; free physical = 2074 ; free virtual = 3360
INFO: [Netlist 29-17] Analyzing 313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8005.461 ; gain = 35.211 ; free physical = 1511 ; free virtual = 2801
Restored from archive | CPU: 2.990000 secs | Memory: 31.560608 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8005.461 ; gain = 35.211 ; free physical = 1511 ; free virtual = 2801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8005.461 ; gain = 0.000 ; free physical = 1517 ; free virtual = 2807
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 266 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 13 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 246 instances

open_run: Time (s): cpu = 00:01:00 ; elapsed = 00:00:54 . Memory (MB): peak = 8356.934 ; gain = 1514.961 ; free physical = 1201 ; free virtual = 2520
open_report: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 8437.074 ; gain = 80.141 ; free physical = 720 ; free virtual = 2067
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_200M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Successfully read diagram <design_1> from BD file </home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 9634.875 ; gain = 7.004 ; free physical = 156 ; free virtual = 801
set_property location {2 400 406} [get_bd_cells axi_smc]
undo
INFO: [Common 17-17] undo 'set_property location {2 400 406} [get_bd_cells axi_smc]'
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci' is already up-to-date
[Wed Jan 13 13:09:19 2021] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/synth_1/runme.log
[Wed Jan 13 13:09:20 2021] Launched impl_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/impl_1/runme.log
