{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697526501777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697526501778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 01:08:21 2023 " "Processing started: Tue Oct 17 01:08:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697526501778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697526501778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697526501778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697526502551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697526502551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablero.sv 1 1 " "Found 1 design units, including 1 entities, in source file tablero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tablero " "Found entity 1: tablero" {  } { { "tablero.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/tablero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697526520904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697526520904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomGenerator " "Found entity 1: RandomGenerator" {  } { { "RandomGenerator.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/RandomGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697526520905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697526520905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minesweeper.sv 1 1 " "Found 1 design units, including 1 entities, in source file minesweeper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minesweeper " "Found entity 1: minesweeper" {  } { { "minesweeper.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/minesweeper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697526520908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697526520908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busca_minas_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file busca_minas_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 busca_minas_tb " "Found entity 1: busca_minas_tb" {  } { { "busca_minas_tb.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697526520909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697526520909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busca_minas.sv 1 1 " "Found 1 design units, including 1 entities, in source file busca_minas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 busca_minas " "Found entity 1: busca_minas" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697526520911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697526520911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/ClockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697526520913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697526520913 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FSM.sv " "Can't analyze file -- file FSM.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1697526520917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697526520918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697526520918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697526520922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697526520922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "minesweeper " "Elaborating entity \"minesweeper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697526521018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:divider " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:divider\"" {  } { { "minesweeper.sv" "divider" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/minesweeper.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697526521023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busca_minas busca_minas:busca_minas_inst " "Elaborating entity \"busca_minas\" for hierarchy \"busca_minas:busca_minas_inst\"" {  } { { "minesweeper.sv" "busca_minas_inst" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/minesweeper.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697526521024 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_board_revealed busca_minas.sv(24) " "Verilog HDL or VHDL warning at busca_minas.sv(24): object \"game_board_revealed\" assigned a value but never read" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697526521034 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_board_adjacent busca_minas.sv(25) " "Verilog HDL or VHDL warning at busca_minas.sv(25): object \"game_board_adjacent\" assigned a value but never read" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697526521034 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x busca_minas.sv(94) " "Verilog HDL Always Construct warning at busca_minas.sv(94): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697526521034 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x busca_minas.sv(98) " "Verilog HDL Always Construct warning at busca_minas.sv(98): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697526521034 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y busca_minas.sv(103) " "Verilog HDL Always Construct warning at busca_minas.sv(103): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697526521034 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y busca_minas.sv(107) " "Verilog HDL Always Construct warning at busca_minas.sv(107): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x busca_minas.sv(91) " "Verilog HDL Always Construct warning at busca_minas.sv(91): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y busca_minas.sv(91) " "Verilog HDL Always Construct warning at busca_minas.sv(91): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] busca_minas.sv(102) " "Inferred latch for \"y\[0\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] busca_minas.sv(102) " "Inferred latch for \"y\[1\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] busca_minas.sv(102) " "Inferred latch for \"y\[2\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] busca_minas.sv(102) " "Inferred latch for \"y\[3\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] busca_minas.sv(102) " "Inferred latch for \"y\[4\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] busca_minas.sv(102) " "Inferred latch for \"y\[5\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] busca_minas.sv(102) " "Inferred latch for \"y\[6\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] busca_minas.sv(102) " "Inferred latch for \"y\[7\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] busca_minas.sv(102) " "Inferred latch for \"y\[8\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] busca_minas.sv(102) " "Inferred latch for \"y\[9\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] busca_minas.sv(102) " "Inferred latch for \"y\[10\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521035 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] busca_minas.sv(102) " "Inferred latch for \"y\[11\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] busca_minas.sv(102) " "Inferred latch for \"y\[12\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] busca_minas.sv(102) " "Inferred latch for \"y\[13\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] busca_minas.sv(102) " "Inferred latch for \"y\[14\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] busca_minas.sv(102) " "Inferred latch for \"y\[15\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] busca_minas.sv(102) " "Inferred latch for \"y\[16\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] busca_minas.sv(102) " "Inferred latch for \"y\[17\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] busca_minas.sv(102) " "Inferred latch for \"y\[18\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] busca_minas.sv(102) " "Inferred latch for \"y\[19\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] busca_minas.sv(102) " "Inferred latch for \"y\[20\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] busca_minas.sv(102) " "Inferred latch for \"y\[21\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] busca_minas.sv(102) " "Inferred latch for \"y\[22\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] busca_minas.sv(102) " "Inferred latch for \"y\[23\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521036 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] busca_minas.sv(102) " "Inferred latch for \"y\[24\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] busca_minas.sv(102) " "Inferred latch for \"y\[25\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] busca_minas.sv(102) " "Inferred latch for \"y\[26\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] busca_minas.sv(102) " "Inferred latch for \"y\[27\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] busca_minas.sv(102) " "Inferred latch for \"y\[28\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] busca_minas.sv(102) " "Inferred latch for \"y\[29\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] busca_minas.sv(102) " "Inferred latch for \"y\[30\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] busca_minas.sv(102) " "Inferred latch for \"y\[31\]\" at busca_minas.sv(102)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] busca_minas.sv(93) " "Inferred latch for \"x\[0\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] busca_minas.sv(93) " "Inferred latch for \"x\[1\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] busca_minas.sv(93) " "Inferred latch for \"x\[2\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] busca_minas.sv(93) " "Inferred latch for \"x\[3\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521037 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] busca_minas.sv(93) " "Inferred latch for \"x\[4\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] busca_minas.sv(93) " "Inferred latch for \"x\[5\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] busca_minas.sv(93) " "Inferred latch for \"x\[6\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] busca_minas.sv(93) " "Inferred latch for \"x\[7\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] busca_minas.sv(93) " "Inferred latch for \"x\[8\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] busca_minas.sv(93) " "Inferred latch for \"x\[9\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] busca_minas.sv(93) " "Inferred latch for \"x\[10\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] busca_minas.sv(93) " "Inferred latch for \"x\[11\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] busca_minas.sv(93) " "Inferred latch for \"x\[12\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] busca_minas.sv(93) " "Inferred latch for \"x\[13\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] busca_minas.sv(93) " "Inferred latch for \"x\[14\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] busca_minas.sv(93) " "Inferred latch for \"x\[15\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\] busca_minas.sv(93) " "Inferred latch for \"x\[16\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\] busca_minas.sv(93) " "Inferred latch for \"x\[17\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\] busca_minas.sv(93) " "Inferred latch for \"x\[18\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521038 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\] busca_minas.sv(93) " "Inferred latch for \"x\[19\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\] busca_minas.sv(93) " "Inferred latch for \"x\[20\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\] busca_minas.sv(93) " "Inferred latch for \"x\[21\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\] busca_minas.sv(93) " "Inferred latch for \"x\[22\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\] busca_minas.sv(93) " "Inferred latch for \"x\[23\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\] busca_minas.sv(93) " "Inferred latch for \"x\[24\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\] busca_minas.sv(93) " "Inferred latch for \"x\[25\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\] busca_minas.sv(93) " "Inferred latch for \"x\[26\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\] busca_minas.sv(93) " "Inferred latch for \"x\[27\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\] busca_minas.sv(93) " "Inferred latch for \"x\[28\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\] busca_minas.sv(93) " "Inferred latch for \"x\[29\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\] busca_minas.sv(93) " "Inferred latch for \"x\[30\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\] busca_minas.sv(93) " "Inferred latch for \"x\[31\]\" at busca_minas.sv(93)" {  } { { "busca_minas.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 "|minesweeper|busca_minas:busca_minas_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_board_adjacent " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_board_adjacent\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697526521039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomGenerator busca_minas:busca_minas_inst\|RandomGenerator:r_inst " "Elaborating entity \"RandomGenerator\" for hierarchy \"busca_minas:busca_minas_inst\|RandomGenerator:r_inst\"" {  } { { "busca_minas.sv" "r_inst" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697526521040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tablero busca_minas:busca_minas_inst\|tablero:tab_ins " "Elaborating entity \"tablero\" for hierarchy \"busca_minas:busca_minas_inst\|tablero:tab_ins\"" {  } { { "busca_minas.sv" "tab_ins" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/busca_minas.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697526521043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 tablero.sv(21) " "Verilog HDL assignment warning at tablero.sv(21): truncated value with size 6 to match size of target (1)" {  } { { "tablero.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/tablero.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697526521092 "|minesweeper|busca_minas:busca_minas_inst|tablero:tab_ins"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "AAAAAAAAAAA: tablero.sv(22) " "Verilog HDL Display System Task info at tablero.sv(22): AAAAAAAAAAA:" {  } { { "tablero.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/tablero.sv" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521093 "|minesweeper|busca_minas:busca_minas_inst|tablero:tab_ins"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1'b. tablero.sv(23) " "Verilog HDL Display System Task info at tablero.sv(23): 1'b." {  } { { "tablero.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/tablero.sv" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521093 "|minesweeper|busca_minas:busca_minas_inst|tablero:tab_ins"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "tablero en blanco!!!!!!!!!!!!!!!!! tablero.sv(31) " "Verilog HDL Display System Task info at tablero.sv(31): tablero en blanco!!!!!!!!!!!!!!!!!" {  } { { "tablero.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/tablero.sv" 31 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697526521093 "|minesweeper|busca_minas:busca_minas_inst|tablero:tab_ins"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "prev_total_mines tablero.sv(20) " "Verilog HDL warning at tablero.sv(20): initial value for variable prev_total_mines should be constant" {  } { { "tablero.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/tablero.sv" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1697526521093 "|minesweeper|busca_minas:busca_minas_inst|tablero:tab_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 tablero.sv(42) " "Verilog HDL assignment warning at tablero.sv(42): truncated value with size 6 to match size of target (1)" {  } { { "tablero.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/tablero.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697526521093 "|minesweeper|busca_minas:busca_minas_inst|tablero:tab_ins"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_board_adjacent " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_board_adjacent\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697526521093 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_board_adjacent " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_board_adjacent\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697526521093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "minesweeper.sv" "vgaCont" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/minesweeper.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697526521097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(27) " "Verilog HDL assignment warning at vgaController.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "vgaController.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vgaController.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697526521101 "|vga|vgaController:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(30) " "Verilog HDL assignment warning at vgaController.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "vgaController.sv" "" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vgaController.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697526521101 "|vga|vgaController:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videogen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videogen\"" {  } { { "minesweeper.sv" "videogen" { Text "C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/minesweeper.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697526521102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697526521804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 01:08:41 2023 " "Processing ended: Tue Oct 17 01:08:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697526521804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697526521804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697526521804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697526521804 ""}
