Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Donovan/Documents/College/USC/EE 457/lab3/ee457_scpu_tb_isim_beh.exe" -prj "C:/Users/Donovan/Documents/College/USC/EE 457/lab3/ee457_scpu_tb_beh.prj" "work.ee457_scpu_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Donovan/Documents/College/USC/EE 457/lab3/ee457_scpu_cu.v" into library work
Analyzing Verilog file "C:/Users/Donovan/Documents/College/USC/EE 457/lab3/ee457_regfile_2r1w.v" into library work
Analyzing Verilog file "C:/Users/Donovan/Documents/College/USC/EE 457/lab3/ee457_alu.v" into library work
Analyzing Verilog file "C:/Users/Donovan/Documents/College/USC/EE 457/lab3/ee457_scpu.v" into library work
Analyzing Verilog file "C:/Users/Donovan/Documents/College/USC/EE 457/lab3/ee457_mem.v" into library work
Analyzing Verilog file "C:/Users/Donovan/Documents/College/USC/EE 457/lab3/ee457_scpu_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ee457_scpu_cu
Compiling module ee457_regfile_2r1w_default
Compiling module ee457_alu
Compiling module ee457_scpu
Compiling module ee457_mem(INIT_FILE="progmem.txt...
Compiling module ee457_mem(INIT_FILE="datamem.txt...
Compiling module ee457_scpu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/Donovan/Documents/College/USC/EE 457/lab3/ee457_scpu_tb_isim_beh.exe
Fuse Memory Usage: 28860 KB
Fuse CPU Usage: 561 ms
