Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/counter_1s.vhd" in Library work.
Architecture behavioral of Entity counter_1s is up to date.
Compiling vhdl file "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/counter_sec.vhd" in Library work.
Architecture behavioral of Entity counter_sec is up to date.
Compiling vhdl file "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/deco.vhd" in Library work.
Architecture behavioral of Entity deco is up to date.
Compiling vhdl file "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/operative.vhd" in Library work.
Entity <operative> compiled.
Entity <operative> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/control.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>) with generics.
	NB_DISPLAY = 8

Analyzing hierarchy for entity <operative> in library <work> (architecture <behavioral>) with generics.
	NB_DISPLAY = 8
	NB_OUTPUT_SIG = 4
	NB_SELECTION = 4

Analyzing hierarchy for entity <control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_1s> in library <work> (architecture <behavioral>) with generics.
	G_MAX = 50000000
	G_SIZE = 26

Analyzing hierarchy for entity <counter_sec> in library <work> (architecture <behavioral>) with generics.
	G_SIZE = 4

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>) with generics.
	NB_OUTPUT_SIG = 4
	NB_SELECTION = 4

Analyzing hierarchy for entity <deco> in library <work> (architecture <behavioral>) with generics.
	NB_DISPLAY = 8
	NB_OUTPUT_SIG = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <top> in library <work> (Architecture <behavioral>).
	NB_DISPLAY = 8
Entity <top> analyzed. Unit <top> generated.

Analyzing generic Entity <operative> in library <work> (Architecture <behavioral>).
	NB_DISPLAY = 8
	NB_OUTPUT_SIG = 4
	NB_SELECTION = 4
Entity <operative> analyzed. Unit <operative> generated.

Analyzing generic Entity <counter_1s> in library <work> (Architecture <behavioral>).
	G_MAX = 50000000
	G_SIZE = 26
Entity <counter_1s> analyzed. Unit <counter_1s> generated.

Analyzing generic Entity <counter_sec> in library <work> (Architecture <behavioral>).
	G_SIZE = 4
Entity <counter_sec> analyzed. Unit <counter_sec> generated.

Analyzing generic Entity <mux> in library <work> (Architecture <behavioral>).
	NB_OUTPUT_SIG = 4
	NB_SELECTION = 4
Entity <mux> analyzed. Unit <mux> generated.

Analyzing generic Entity <deco> in library <work> (Architecture <behavioral>).
	NB_DISPLAY = 8
	NB_OUTPUT_SIG = 4
Entity <deco> analyzed. Unit <deco> generated.

Analyzing Entity <control> in library <work> (Architecture <behavioral>).
Entity <control> analyzed. Unit <control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control>.
    Related source file is "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/control.vhd".
    Found finite state machine <FSM_0> for signal <s_present>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <control> synthesized.


Synthesizing Unit <counter_1s>.
    Related source file is "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/counter_1s.vhd".
    Found 26-bit register for signal <counter_reg>.
    Found 26-bit adder for signal <counter_reg$addsub0000> created at line 29.
    Found 32-bit comparator less for signal <counter_reg$cmp_lt0000> created at line 28.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_1s> synthesized.


Synthesizing Unit <counter_sec>.
    Related source file is "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/counter_sec.vhd".
    Found 4-bit register for signal <counter_reg>.
    Found 4-bit subtractor for signal <counter_reg$addsub0000> created at line 32.
    Found 4-bit comparator lessequal for signal <counter_reg$cmp_le0000> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_sec> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <deco>.
    Related source file is "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/deco.vhd".
Unit <deco> synthesized.


Synthesizing Unit <operative>.
    Related source file is "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/operative.vhd".
Unit <operative> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/orcad/Downloads/carrefour/carrefour.srcs/sources_1/new/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 26-bit adder                                          : 1
 4-bit subtractor                                      : 4
# Registers                                            : 5
 26-bit register                                       : 1
 4-bit register                                        : 4
# Comparators                                          : 5
 32-bit comparator less                                : 1
 4-bit comparator lessequal                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u_control/s_present/FSM> on signal <s_present[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000001
 s1    | 0000010
 s2    | 0000100
 s3    | 0001000
 s4    | 0010000
 s5    | 0100000
 s6    | 1000000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 5
 26-bit adder                                          : 1
 4-bit subtractor                                      : 4
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 5
 32-bit comparator less                                : 1
 4-bit comparator lessequal                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <control> ...

Optimizing unit <counter_1s> ...

Optimizing unit <counter_sec> ...

Optimizing unit <operative> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 226
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 29
#      LUT2                        : 8
#      LUT2_D                      : 1
#      LUT3                        : 38
#      LUT3_D                      : 2
#      LUT3_L                      : 4
#      LUT4                        : 62
#      LUT4_D                      : 4
#      MUXCY                       : 42
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 49
#      FDC                         : 32
#      FDCPE                       : 16
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 2
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       81  out of   1920     4%  
 Number of Slice Flip Flops:             49  out of   3840     1%  
 Number of 4 input LUTs:                152  out of   3840     3%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    173    12%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 49    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                             | Load  |
-----------------------------------+---------------------------------------------+-------+
rst                                | IBUF                                        | 49    |
sim_o_validate_0_OBUF(XST_GND:G)   | NONE(u_operative/u_counter_2s/counter_reg_0)| 16    |
-----------------------------------+---------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.677ns (Maximum Frequency: 130.259MHz)
   Minimum input arrival time before clock: 5.585ns
   Maximum output required time after clock: 18.954ns
   Maximum combinational path delay: 10.686ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.677ns (frequency: 130.259MHz)
  Total number of paths / destination ports: 2019 / 65
-------------------------------------------------------------------------
Delay:               7.677ns (Levels of Logic = 4)
  Source:            u_operative/u_counter_7s/counter_reg_0 (FF)
  Destination:       u_operative/u_counter_7s/counter_reg_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u_operative/u_counter_7s/counter_reg_0 to u_operative/u_counter_7s/counter_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            7   0.720   1.261  u_operative/u_counter_7s/counter_reg_0 (u_operative/u_counter_7s/counter_reg_0)
     LUT4_D:I1->O          4   0.551   1.112  u_operative/u_counter_7s/o_endcount1 (connect_fcv)
     LUT2:I1->O           10   0.551   1.202  u_control/s_present_FSM_FFd3-In11 (connect_enb_lcv)
     LUT3:I2->O            3   0.551   0.975  u_operative/u_counter_7s/counter_reg_mux0003<3>11 (u_operative/u_counter_7s/N01)
     LUT3:I2->O            1   0.551   0.000  u_operative/u_counter_7s/counter_reg_mux0003<1>1 (u_operative/u_counter_7s/counter_reg_mux0003<1>)
     FDCPE:D                   0.203          u_operative/u_counter_7s/counter_reg_1
    ----------------------------------------
    Total                      7.677ns (3.127ns logic, 4.550ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              5.585ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       u_operative/u_counter_9s/counter_reg_1 (FF)
  Destination Clock: clk rising

  Data Path: rst to u_operative/u_counter_9s/counter_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   0.821   2.484  rst_IBUF (rst_IBUF)
     LUT3:I0->O            3   0.551   0.975  u_operative/u_counter_9s/counter_reg_mux0003<3>11 (u_operative/u_counter_9s/N01)
     LUT3:I2->O            1   0.551   0.000  u_operative/u_counter_9s/counter_reg_mux0003<1>1 (u_operative/u_counter_9s/counter_reg_mux0003<1>)
     FDCPE:D                   0.203          u_operative/u_counter_9s/counter_reg_1
    ----------------------------------------
    Total                      5.585ns (2.126ns logic, 3.459ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3328 / 14
-------------------------------------------------------------------------
Offset:              18.954ns (Levels of Logic = 8)
  Source:            u_operative/u_counter_7s/counter_reg_0 (FF)
  Destination:       sim_o_display<3> (PAD)
  Source Clock:      clk rising

  Data Path: u_operative/u_counter_7s/counter_reg_0 to sim_o_display<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            7   0.720   1.261  u_operative/u_counter_7s/counter_reg_0 (u_operative/u_counter_7s/counter_reg_0)
     LUT4_D:I1->O          4   0.551   1.112  u_operative/u_counter_7s/o_endcount1 (connect_fcv)
     LUT2:I1->O           10   0.551   1.473  u_control/s_present_FSM_FFd3-In11 (connect_enb_lcv)
     LUT4:I0->O            1   0.551   0.869  u_operative/u_mux/o_mux<2>15_SW0 (N33)
     LUT4:I2->O            1   0.551   0.827  u_operative/u_mux/o_mux<2>15 (u_operative/u_mux/o_mux<2>15)
     LUT4:I3->O           12   0.551   1.457  u_operative/u_mux/o_mux<2>66 (u_operative/s_mux<2>)
     LUT4:I0->O            3   0.551   0.933  u_operative/u_deco/o_display<3>21 (u_operative/N1)
     LUT4:I3->O            1   0.551   0.801  u_operative/u_deco/o_display<2>1 (sim_o_display_2_OBUF)
     OBUF:I->O                 5.644          sim_o_display_2_OBUF (sim_o_display<2>)
    ----------------------------------------
    Total                     18.954ns (10.221ns logic, 8.733ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               10.686ns (Levels of Logic = 4)
  Source:            i_presence (PAD)
  Destination:       sim_o_led_cr (PAD)

  Data Path: i_presence to sim_o_led_cr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.102  i_presence_IBUF (i_presence_IBUF)
     LUT4:I1->O            2   0.551   1.216  u_control/s_tl_r<2>1 (sim_o_led_rv_OBUF)
     LUT4:I0->O            1   0.551   0.801  u_control/s_tl_c<0>1 (sim_o_led_cr_OBUF)
     OBUF:I->O                 5.644          sim_o_led_cr_OBUF (sim_o_led_cr)
    ----------------------------------------
    Total                     10.686ns (7.567ns logic, 3.119ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.43 secs
 
--> 

Total memory usage is 261888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

