
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend.
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_icache.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_icache.v' to AST representation.
Generating RTLIL representation for module `\ibex_icache'.
Warning: Replacing memory \fill_data_q with list of registers. See /openLANE_flow/designs/ibex_wrapper/src/ibex_icache.v:509
Warning: Replacing memory \fill_way_q with list of registers. See /openLANE_flow/designs/ibex_wrapper/src/ibex_icache.v:496
Warning: Replacing memory \fill_addr_q with list of registers. See /openLANE_flow/designs/ibex_wrapper/src/ibex_icache.v:493
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v' to AST representation.
Generating RTLIL representation for module `\ibex_controller'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_slow.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_slow.v' to AST representation.
Generating RTLIL representation for module `\ibex_multdiv_slow'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_core.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v' to AST representation.
Generating RTLIL representation for module `\ibex_core'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_latch.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_latch.v' to AST representation.
Generating RTLIL representation for module `\ibex_register_file_latch'.
Warning: Replacing memory \mem with list of registers. See /openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_latch.v:111, /openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_latch.v:87
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v' to AST representation.
Generating RTLIL representation for module `\ibex_fetch_fifo'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v' to AST representation.
Generating RTLIL representation for module `\ibex_decoder'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_core_tracing.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_core_tracing.v' to AST representation.
Generating RTLIL representation for module `\ibex_core_tracing'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v' to AST representation.
Generating RTLIL representation for module `\ibex_wrapper'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v' to AST representation.
Generating RTLIL representation for module `\ibex_prefetch_buffer'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v' to AST representation.
Generating RTLIL representation for module `\ibex_register_file_ff'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_branch_predict.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_branch_predict.v' to AST representation.
Generating RTLIL representation for module `\ibex_branch_predict'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v' to AST representation.
Generating RTLIL representation for module `\ibex_csr'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_wb_stage.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_wb_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_wb_stage'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v' to AST representation.
Generating RTLIL representation for module `\ibex_multdiv_fast'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v' to AST representation.
Generating RTLIL representation for module `\ibex_load_store_unit'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v' to AST representation.
Generating RTLIL representation for module `\ibex_alu'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_pmp.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_pmp.v' to AST representation.
Generating RTLIL representation for module `\ibex_pmp'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/prim_clock_gating.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/prim_clock_gating.v' to AST representation.
Generating RTLIL representation for module `\prim_clock_gating'.
/openLANE_flow/designs/ibex_wrapper/src/prim_clock_gating.v:7: Warning: Identifier `\en_latch' is implicitly declared.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v' to AST representation.
Generating RTLIL representation for module `\ibex_cs_registers'.
Warning: Replacing memory \mhpmevent with list of registers. See /openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1122
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_compressed_decoder.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_compressed_decoder.v' to AST representation.
Generating RTLIL representation for module `\ibex_compressed_decoder'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_if_stage'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_dummy_instr.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_dummy_instr.v' to AST representation.
Generating RTLIL representation for module `\ibex_dummy_instr'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_id_stage'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_ex_block.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_ex_block.v' to AST representation.
Generating RTLIL representation for module `\ibex_ex_block'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v
Parsing SystemVerilog input from `/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v' to AST representation.
Generating RTLIL representation for module `\ibex_counter'.
Successfully finished Verilog frontend.

28. Generating Graphviz representation of design.
Writing dot description to `/openLANE_flow/designs/ibex_wrapper/runs/18-12_18-19/tmp/synthesis/hierarchy.dot'.
Dumping module ibex_wrapper to page 1.

29. Executing HIERARCHY pass (managing design hierarchy).

29.1. Analyzing design hierarchy..
Top module:  \ibex_wrapper
Used module:     \ibex_core
Used module:         \ibex_register_file_ff
Used module:         \ibex_cs_registers
Used module:             \ibex_counter
Used module:             \ibex_csr
Used module:         \ibex_wb_stage
Used module:         \ibex_load_store_unit
Used module:         \ibex_ex_block
Used module:             \ibex_multdiv_fast
Used module:             \ibex_alu
Used module:         \ibex_id_stage
Used module:             \ibex_controller
Used module:             \ibex_decoder
Used module:         \ibex_if_stage
Used module:             \ibex_prefetch_buffer
Used module:                 \ibex_fetch_fifo
Used module:             \ibex_compressed_decoder
Used module:         \prim_clock_gating
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0

29.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_register_file_ff'.
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Generating RTLIL representation for module `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2

29.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers'.
Warning: Replacing memory \mhpmevent with list of registers. See /openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1122
Parameter \WritebackStage = 1'0

29.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
Parameter \WritebackStage = 1'0
Generating RTLIL representation for module `$paramod\ibex_wb_stage\WritebackStage=1'0'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

29.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \SpecBranch = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0

29.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \SpecBranch = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \PCIncrCheck = 1'0
Parameter \BranchPredictor = 1'0

29.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \PCIncrCheck = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage'.
Parameter \BranchPredictor = 1'0

29.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0

29.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

29.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0'.
Parameter \RV32M = 2

29.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_fast'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=2'.
Parameter \RV32B = 0

29.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_alu\RV32B=0'.
Parameter \CounterWidth = 40

29.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

29.14. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \CounterWidth = 64

29.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

29.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100

29.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Generating RTLIL representation for module `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827

29.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Generating RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1

29.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Generating RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

29.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000

29.21. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Generating RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000'.
Parameter \NUM_REQS = 2

29.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
Parameter \NUM_REQS = 2
Generating RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=2'.

29.23. Analyzing design hierarchy..
Top module:  \ibex_wrapper
Used module:     \ibex_core
Used module:         $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:         $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:             \ibex_csr
Used module:             \ibex_counter
Used module:         $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:         \ibex_load_store_unit
Used module:         $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:             \ibex_multdiv_fast
Used module:             \ibex_alu
Used module:         $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:             \ibex_controller
Used module:             \ibex_decoder
Used module:         $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:             \ibex_prefetch_buffer
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:             \ibex_compressed_decoder
Used module:         \prim_clock_gating
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000'.
Parameter \RV32M = 2
Found cached RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=2'.
Parameter \RV32B = 0
Found cached RTLIL representation for module `$paramod\ibex_alu\RV32B=0'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Found cached RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Found cached RTLIL representation for module `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0'.
Parameter \BranchPredictor = 1'0
Found cached RTLIL representation for module `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0'.

29.24. Analyzing design hierarchy..
Top module:  \ibex_wrapper
Used module:     \ibex_core
Used module:         $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:         $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_counter\CounterWidth=64
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:             $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:         $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:         \ibex_load_store_unit
Used module:         $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:             $paramod\ibex_multdiv_fast\RV32M=2
Used module:             $paramod\ibex_alu\RV32B=0
Used module:         $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:             $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:         $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                 \ibex_fetch_fifo
Used module:             \ibex_compressed_decoder
Used module:         \prim_clock_gating
Parameter \NUM_REQS = 2
Found cached RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=2'.

29.25. Analyzing design hierarchy..
Top module:  \ibex_wrapper
Used module:     \ibex_core
Used module:         $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:         $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_counter\CounterWidth=64
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:             $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:         $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:         \ibex_load_store_unit
Used module:         $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:             $paramod\ibex_multdiv_fast\RV32M=2
Used module:             $paramod\ibex_alu\RV32B=0
Used module:         $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:             $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:         $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:             \ibex_compressed_decoder
Used module:         \prim_clock_gating

29.26. Analyzing design hierarchy..
Top module:  \ibex_wrapper
Used module:     \ibex_core
Used module:         $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:         $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_counter\CounterWidth=64
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:             $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:         $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:         \ibex_load_store_unit
Used module:         $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:             $paramod\ibex_multdiv_fast\RV32M=2
Used module:             $paramod\ibex_alu\RV32B=0
Used module:         $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:             $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:         $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:             \ibex_compressed_decoder
Used module:         \prim_clock_gating
Removing unused module `$paramod\ibex_counter\CounterWidth=40'.
Removing unused module `\ibex_counter'.
Removing unused module `\ibex_ex_block'.
Removing unused module `\ibex_id_stage'.
Removing unused module `\ibex_dummy_instr'.
Removing unused module `\ibex_if_stage'.
Removing unused module `\ibex_cs_registers'.
Removing unused module `\ibex_pmp'.
Removing unused module `\ibex_alu'.
Removing unused module `\ibex_multdiv_fast'.
Removing unused module `\ibex_wb_stage'.
Removing unused module `\ibex_csr'.
Removing unused module `\ibex_branch_predict'.
Removing unused module `\ibex_register_file_ff'.
Removing unused module `\ibex_prefetch_buffer'.
Removing unused module `\ibex_core_tracing'.
Removing unused module `\ibex_decoder'.
Removing unused module `\ibex_fetch_fifo'.
Removing unused module `\ibex_register_file_latch'.
Removing unused module `\ibex_multdiv_slow'.
Removing unused module `\ibex_controller'.
Removing unused module `\ibex_icache'.
Removed 22 unused modules.

30. Executing TRIBUF pass.

31. Executing SYNTH pass.

31.1. Executing HIERARCHY pass (managing design hierarchy).

31.1.1. Analyzing design hierarchy..
Top module:  \ibex_wrapper
Used module:     \ibex_core
Used module:         $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:         $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_counter\CounterWidth=64
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:             $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:         $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:         \ibex_load_store_unit
Used module:         $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:             $paramod\ibex_multdiv_fast\RV32M=2
Used module:             $paramod\ibex_alu\RV32B=0
Used module:         $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:             $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:         $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:             \ibex_compressed_decoder
Used module:         \prim_clock_gating

31.1.2. Analyzing design hierarchy..
Top module:  \ibex_wrapper
Used module:     \ibex_core
Used module:         $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:         $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_counter\CounterWidth=64
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:             $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:         $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:         \ibex_load_store_unit
Used module:         $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:             $paramod\ibex_multdiv_fast\RV32M=2
Used module:             $paramod\ibex_alu\RV32B=0
Used module:         $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:             $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:         $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:             \ibex_compressed_decoder
Used module:         \prim_clock_gating
Removed 0 unused modules.

31.2. Executing PROC pass (convert processes to netlists).

31.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:445$4620'.
Found and cleaned up 35 empty switches in `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
Found and cleaned up 2 empty switches in `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
Found and cleaned up 2 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
Found and cleaned up 2 empty switches in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4090'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4089'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4088'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4087'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4086'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4085'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4084'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4083'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4082'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4081'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4080'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4079'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4078'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4077'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4076'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4075'.
Cleaned up 42 empty switches.

31.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4669 in module $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4667 in module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4665 in module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4663 in module $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.
Removed 6 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_compressed_decoder.v:320$3322 in module ibex_compressed_decoder.
Marked 17 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_compressed_decoder.v:320$3322 in module ibex_compressed_decoder.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4661 in module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:40$4659 in module $paramod\ibex_counter\CounterWidth=64.
Marked 3 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:23$4656 in module $paramod\ibex_counter\CounterWidth=64.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4654 in module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:311$2133 in module ibex_load_store_unit.
Marked 8 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:218$2104 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:218$2104 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:194$2099 in module ibex_load_store_unit.
Marked 5 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:194$2099 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:170$2094 in module ibex_load_store_unit.
Marked 5 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:170$2094 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:162$2093 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:162$2093 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:157$2091 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:144$2089 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:139$2087 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:131$2086 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:131$2086 in module ibex_load_store_unit.
Removed 5 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:91$2083 in module ibex_load_store_unit.
Marked 7 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:91$2083 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:122$4721 in module $paramod\ibex_fetch_fifo\NUM_REQS=2.
Marked 2 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:70$4701 in module $paramod\ibex_fetch_fifo\NUM_REQS=2.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:917$4638 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:484$4637 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:472$4626 in module $paramod\ibex_alu\RV32B=0.
Marked 2 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:429$4618 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:423$4612 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:383$4604 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:377$4599 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:370$4597 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:358$4595 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:348$4592 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:585$4558 in module $paramod\ibex_multdiv_fast\RV32M=2.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 3 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 4 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:598$4510 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:392$4500 in module $paramod\ibex_multdiv_fast\RV32M=2.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480 in module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 14 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480 in module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462 in module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 29 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462 in module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:461$4456 in module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 6 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:517$4450 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:833$4448 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 32 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 14 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:543$4392 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:170$4317 in module $paramod\ibex_prefetch_buffer\BranchPredictor=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:189$1677 in module ibex_wrapper.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:176$1676 in module ibex_wrapper.
Marked 5 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:135$1651 in module ibex_wrapper.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:127$1649 in module ibex_wrapper.
Marked 2 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:65$1647 in module ibex_wrapper.
Marked 2 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:58$1644 in module ibex_wrapper.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:586$4265 in module $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:449$4251 in module $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:439$4246 in module $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:439$4246 in module $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:863$4225 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4223 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4221 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:661$4219 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 6 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:889$4185 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 4 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:689$4124 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:689$4124 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:616$4118 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:616$4118 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:552$1299 in module ibex_core.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:546$1297 in module ibex_core.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1190$4037 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1089$4029 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:783$4016 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:783$4016 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:775$4013 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 9 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Removed 3 dead cases from process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 4 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3756 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3754 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3752 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3750 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3748 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3746 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3744 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3742 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3740 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3738 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3736 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3734 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3732 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3730 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3728 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3726 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3724 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3722 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3720 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3718 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3716 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3714 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3712 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3710 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3708 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3706 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3704 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3702 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3700 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3698 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3696 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4671 in module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.
Removed a total of 27 dead cases.

31.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 473 assignments to connections.

31.2.4. Executing PROC_INIT pass (extract init attributes).

31.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4669'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4667'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4665'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4663'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4661'.
Found async reset \rst_ni in `$paramod\ibex_counter\CounterWidth=64.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:40$4659'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4654'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:311$2133'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:157$2091'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:144$2089'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:139$2087'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:122$4721'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:585$4558'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:392$4500'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:833$4448'.
Found async reset \rst_ni in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:170$4317'.
Found async reset \HRESETn in `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:127$1649'.
Found async reset \HRESETn in `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:65$1647'.
Found async reset \HRESETn in `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:58$1644'.
Found async reset \rst_ni in `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:586$4265'.
Found async reset \rst_ni in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:863$4225'.
Found async reset \rst_ni in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4223'.
Found async reset \rst_ni in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4221'.
Found async reset \rst_ni in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:889$4185'.
Found async reset \rst_ni in `\ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:552$1299'.
Found async reset \rst_ni in `\ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:546$1297'.
Found async reset \rst_ni in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1190$4037'.
Found async reset \rst_ni in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:775$4013'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3756'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3754'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3752'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3750'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3748'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3746'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3744'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3742'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3740'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3738'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3736'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3734'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3732'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3730'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3728'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3726'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3724'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3722'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3720'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3718'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3716'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3714'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3712'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3710'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3708'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3706'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3704'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3702'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3700'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3698'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3696'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4671'.

31.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4669'.
     1/1: $0\rdata_q[17:0]
Creating decoders for process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4667'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4665'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4663'.
     1/1: $0\rdata_q[2:0]
Creating decoders for process `\ibex_compressed_decoder.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_compressed_decoder.v:320$3322'.
     1/25: $11\instr_o[31:0]
     2/25: $10\instr_o[31:0]
     3/25: $14\illegal_instr_o[0:0]
     4/25: $9\instr_o[31:0]
     5/25: $13\illegal_instr_o[0:0]
     6/25: $12\illegal_instr_o[0:0]
     7/25: $8\instr_o[31:0]
     8/25: $11\illegal_instr_o[0:0]
     9/25: $10\illegal_instr_o[0:0]
    10/25: $9\illegal_instr_o[0:0]
    11/25: $7\instr_o[31:0]
    12/25: $6\instr_o[31:0]
    13/25: $8\illegal_instr_o[0:0]
    14/25: $7\illegal_instr_o[0:0]
    15/25: $6\illegal_instr_o[0:0]
    16/25: $5\instr_o[31:0]
    17/25: $5\illegal_instr_o[0:0]
    18/25: $4\instr_o[31:0]
    19/25: $3\instr_o[31:0]
    20/25: $4\illegal_instr_o[0:0]
    21/25: $3\illegal_instr_o[0:0]
    22/25: $2\illegal_instr_o[0:0]
    23/25: $2\instr_o[31:0]
    24/25: $1\illegal_instr_o[0:0]
    25/25: $1\instr_o[31:0]
Creating decoders for process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4661'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=64.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:40$4659'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=64.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:23$4656'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4654'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:311$2133'.
     1/4: $0\lsu_err_q[0:0]
     2/4: $0\pmp_err_q[0:0]
     3/4: $0\handle_misaligned_q[0:0]
     4/4: $0\ls_fsm_cs[2:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
     1/45: $8\ls_fsm_ns[2:0]
     2/45: $3\rdata_update[0:0]
     3/45: $7\addr_update[0:0]
     4/45: $4\lsu_err_d[0:0]
     5/45: $4\pmp_err_d[0:0]
     6/45: $7\handle_misaligned_d[0:0]
     7/45: $7\ls_fsm_ns[2:0]
     8/45: $6\addr_update[0:0]
     9/45: $5\ctrl_update[0:0]
    10/45: $6\handle_misaligned_d[0:0]
    11/45: $6\ls_fsm_ns[2:0]
    12/45: $5\handle_misaligned_d[0:0]
    13/45: $5\addr_update[0:0]
    14/45: $5\ls_fsm_ns[2:0]
    15/45: $2\rdata_update[0:0]
    16/45: $3\lsu_err_d[0:0]
    17/45: $3\pmp_err_d[0:0]
    18/45: $4\ls_fsm_ns[2:0]
    19/45: $4\handle_misaligned_d[0:0]
    20/45: $4\ctrl_update[0:0]
    21/45: $4\addr_update[0:0]
    22/45: $3\ls_fsm_ns[2:0]
    23/45: $3\handle_misaligned_d[0:0]
    24/45: $3\addr_update[0:0]
    25/45: $3\ctrl_update[0:0]
    26/45: $2\ls_fsm_ns[2:0]
    27/45: $2\handle_misaligned_d[0:0]
    28/45: $2\ctrl_update[0:0]
    29/45: $2\addr_update[0:0]
    30/45: $2\perf_store_o[0:0]
    31/45: $2\perf_load_o[0:0]
    32/45: $2\lsu_err_d[0:0]
    33/45: $2\pmp_err_d[0:0]
    34/45: $2\data_req_o[0:0]
    35/45: $1\ls_fsm_ns[2:0]
    36/45: $1\lsu_err_d[0:0]
    37/45: $1\pmp_err_d[0:0]
    38/45: $1\handle_misaligned_d[0:0]
    39/45: $1\ctrl_update[0:0]
    40/45: $1\addr_update[0:0]
    41/45: $1\perf_store_o[0:0]
    42/45: $1\perf_load_o[0:0]
    43/45: $1\data_req_o[0:0]
    44/45: $1\rdata_update[0:0]
    45/45: $1\addr_incr_req_o[0:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:218$2104'.
     1/1: $1\data_rdata_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:194$2099'.
     1/5: $5\rdata_b_ext[31:0]
     2/5: $4\rdata_b_ext[31:0]
     3/5: $3\rdata_b_ext[31:0]
     4/5: $2\rdata_b_ext[31:0]
     5/5: $1\rdata_b_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:170$2094'.
     1/5: $5\rdata_h_ext[31:0]
     2/5: $4\rdata_h_ext[31:0]
     3/5: $3\rdata_h_ext[31:0]
     4/5: $2\rdata_h_ext[31:0]
     5/5: $1\rdata_h_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:162$2093'.
     1/1: $1\rdata_w_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:157$2091'.
     1/1: $0\addr_last_q[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:144$2089'.
     1/4: $0\data_we_q[0:0]
     2/4: $0\data_sign_ext_q[0:0]
     3/4: $0\data_type_q[1:0]
     4/4: $0\rdata_offset_q[1:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:139$2087'.
     1/1: $0\rdata_q[23:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:131$2086'.
     1/1: $1\data_wdata[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:91$2083'.
     1/7: $7\data_be[3:0]
     2/7: $6\data_be[3:0]
     3/7: $5\data_be[3:0]
     4/7: $4\data_be[3:0]
     5/7: $3\data_be[3:0]
     6/7: $2\data_be[3:0]
     7/7: $1\data_be[3:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4752'.
     1/2: $0\err_q[2:2]
     2/2: $0\rdata_q[95:64]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4751'.
     1/2: $0\err_q[1:1]
     2/2: $0\rdata_q[63:32]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4750'.
     1/2: $0\err_q[0:0]
     2/2: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:122$4721'.
     1/1: $0\valid_q[2:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:90$4708'.
     1/1: $0\instr_addr_q[30:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:70$4701'.
     1/5: $2\out_valid_o[0:0]
     2/5: $1\out_valid_o[0:0]
     3/5: $1\out_err_plus2_o[0:0]
     4/5: $1\out_err_o[0:0]
     5/5: $1\out_rdata_o[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4648'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4647'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4646'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4645'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4644'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4643'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4642'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4641'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4640'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4639'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:917$4638'.
     1/1: $1\result_o[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:484$4637'.
     1/1: $1\bwlogic_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:472$4626'.
     1/1: $1\bwlogic_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:445$4620'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:429$4618'.
     1/2: $2\shift_left[0:0]
     2/2: $1\shift_left[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:423$4612'.
     1/1: $1\shift_amt[4:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:421$4609'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:383$4604'.
     1/1: $1\cmp_result[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:377$4599'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:370$4597'.
     1/1: $1\cmp_signed[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:358$4595'.
     1/1: $1\adder_in_b[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:348$4592'.
     1/1: $1\adder_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:585$4558'.
     1/1: $0\gen_mult_fast.mult_state_q[1:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
     1/16: $1\accum[33:0] [33:18]
     2/16: $1\accum[33:0] [17:0]
     3/16: $2\gen_mult_fast.mult_state_d[1:0]
     4/16: $2\mult_valid[0:0]
     5/16: $3\mac_res_d[33:0]
     6/16: $2\accum[33:0]
     7/16: $2\mac_res_d[33:0]
     8/16: $1\gen_mult_fast.mult_state_d[1:0]
     9/16: $1\mac_res_d[33:0]
    10/16: $2\mult_hold[0:0]
    11/16: $1\sign_b[0:0]
    12/16: $1\sign_a[0:0]
    13/16: $1\gen_mult_fast.mult_op_b[15:0]
    14/16: $1\gen_mult_fast.mult_op_a[15:0]
    15/16: $1\mult_hold[0:0]
    16/16: $1\mult_valid[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
     1/16: $4\op_remainder_d[33:0]
     2/16: $3\op_remainder_d[33:0]
     3/16: $2\div_by_zero_d[0:0]
     4/16: $2\md_state_d[2:0]
     5/16: $2\op_remainder_d[33:0]
     6/16: $1\div_counter_d[4:0]
     7/16: $1\alu_operand_b_o[32:0]
     8/16: $1\alu_operand_a_o[32:0]
     9/16: $1\op_remainder_d[33:0]
    10/16: $1\div_by_zero_d[0:0]
    11/16: $1\md_state_d[2:0]
    12/16: $1\div_hold[0:0]
    13/16: $1\div_valid[0:0]
    14/16: $1\op_quotient_d[31:0]
    15/16: $1\op_denominator_d[31:0]
    16/16: $1\op_numerator_d[31:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:598$4510'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:392$4500'.
     1/5: $0\div_counter_q[4:0]
     2/5: $0\op_quotient_q[31:0]
     3/5: $0\div_by_zero_q[0:0]
     4/5: $0\op_numerator_q[31:0]
     5/5: $0\md_state_q[2:0]
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:443$4495'.
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
     1/46: $8\alu_op_a_mux_sel_o[1:0]
     2/46: $8\alu_op_b_mux_sel_o[0:0]
     3/46: $7\alu_op_a_mux_sel_o[1:0]
     4/46: $8\imm_b_mux_sel_o[2:0]
     5/46: $2\imm_a_mux_sel_o[0:0]
     6/46: $14\alu_operator_o[5:0]
     7/46: $7\imm_b_mux_sel_o[2:0]
     8/46: $7\alu_op_b_mux_sel_o[0:0]
     9/46: $6\alu_op_a_mux_sel_o[1:0]
    10/46: $6\alu_op_b_mux_sel_o[0:0]
    11/46: $5\alu_op_a_mux_sel_o[1:0]
    12/46: $13\alu_operator_o[5:0]
    13/46: $6\imm_b_mux_sel_o[2:0]
    14/46: $12\alu_operator_o[5:0]
    15/46: $3\div_sel_o[0:0]
    16/46: $3\mult_sel_o[0:0]
    17/46: $2\div_sel_o[0:0]
    18/46: $2\mult_sel_o[0:0]
    19/46: $11\alu_operator_o[5:0]
    20/46: $10\alu_operator_o[5:0]
    21/46: $9\alu_operator_o[5:0]
    22/46: $8\alu_operator_o[5:0]
    23/46: $7\alu_operator_o[5:0]
    24/46: $6\alu_operator_o[5:0]
    25/46: $5\alu_op_b_mux_sel_o[0:0]
    26/46: $5\imm_b_mux_sel_o[2:0]
    27/46: $4\alu_op_b_mux_sel_o[0:0]
    28/46: $4\alu_op_a_mux_sel_o[1:0]
    29/46: $5\alu_operator_o[5:0]
    30/46: $4\imm_b_mux_sel_o[2:0]
    31/46: $4\alu_operator_o[5:0]
    32/46: $3\alu_operator_o[5:0]
    33/46: $3\imm_b_mux_sel_o[2:0]
    34/46: $3\alu_op_b_mux_sel_o[0:0]
    35/46: $3\alu_op_a_mux_sel_o[1:0]
    36/46: $2\alu_operator_o[5:0]
    37/46: $2\imm_b_mux_sel_o[2:0]
    38/46: $2\alu_op_b_mux_sel_o[0:0]
    39/46: $2\alu_op_a_mux_sel_o[1:0]
    40/46: $1\alu_op_b_mux_sel_o[0:0]
    41/46: $1\alu_op_a_mux_sel_o[1:0]
    42/46: $1\alu_operator_o[5:0]
    43/46: $1\imm_b_mux_sel_o[2:0]
    44/46: $1\div_sel_o[0:0]
    45/46: $1\mult_sel_o[0:0]
    46/46: $1\imm_a_mux_sel_o[0:0]
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
     1/89: $3\csr_access_o[0:0]
     2/89: $2\branch_in_dec_o[0:0]
     3/89: $6\jump_set_o[0:0]
     4/89: $3\jump_in_dec_o[0:0]
     5/89: $2\data_we_o[0:0]
     6/89: $2\data_req_o[0:0]
     7/89: $6\rf_we[0:0]
     8/89: $25\illegal_insn[0:0]
     9/89: $3\csr_op[1:0]
    10/89: $3\csr_illegal[0:0]
    11/89: $3\rf_ren_a_o[0:0]
    12/89: $24\illegal_insn[0:0]
    13/89: $3\ecall_insn_o[0:0]
    14/89: $23\illegal_insn[0:0]
    15/89: $3\wfi_insn_o[0:0]
    16/89: $3\dret_insn_o[0:0]
    17/89: $3\mret_insn_o[0:0]
    18/89: $3\ebrk_insn_o[0:0]
    19/89: $22\illegal_insn[0:0]
    20/89: $2\wfi_insn_o[0:0]
    21/89: $2\ecall_insn_o[0:0]
    22/89: $2\dret_insn_o[0:0]
    23/89: $2\mret_insn_o[0:0]
    24/89: $2\ebrk_insn_o[0:0]
    25/89: $5\rf_we[0:0]
    26/89: $2\csr_illegal[0:0]
    27/89: $2\rf_wdata_sel_o[0:0]
    28/89: $2\rf_ren_a_o[0:0]
    29/89: $2\csr_access_o[0:0]
    30/89: $2\csr_op[1:0]
    31/89: $3\icache_inval_o[0:0]
    32/89: $5\jump_set_o[0:0]
    33/89: $4\rf_we[0:0]
    34/89: $21\illegal_insn[0:0]
    35/89: $2\jump_in_dec_o[0:0]
    36/89: $4\jump_set_o[0:0]
    37/89: $2\icache_inval_o[0:0]
    38/89: $20\illegal_insn[0:0]
    39/89: $3\multdiv_signed_mode_o[1:0]
    40/89: $3\multdiv_operator_o[1:0]
    41/89: $19\illegal_insn[0:0]
    42/89: $2\multdiv_signed_mode_o[1:0]
    43/89: $2\multdiv_operator_o[1:0]
    44/89: $18\illegal_insn[0:0]
    45/89: $17\illegal_insn[0:0]
    46/89: $16\illegal_insn[0:0]
    47/89: $15\illegal_insn[0:0]
    48/89: $14\illegal_insn[0:0]
    49/89: $13\illegal_insn[0:0]
    50/89: $12\illegal_insn[0:0]
    51/89: $11\illegal_insn[0:0]
    52/89: $10\illegal_insn[0:0]
    53/89: $9\illegal_insn[0:0]
    54/89: $8\illegal_insn[0:0]
    55/89: $7\illegal_insn[0:0]
    56/89: $3\data_type_o[1:0]
    57/89: $6\illegal_insn[0:0]
    58/89: $2\data_type_o[1:0]
    59/89: $5\illegal_insn[0:0]
    60/89: $4\illegal_insn[0:0]
    61/89: $3\illegal_insn[0:0]
    62/89: $2\illegal_insn[0:0]
    63/89: $3\jump_set_o[0:0]
    64/89: $3\rf_we[0:0]
    65/89: $2\jump_set_o[0:0]
    66/89: $2\rf_we[0:0]
    67/89: $1\rf_we[0:0]
    68/89: $1\jump_set_o[0:0]
    69/89: $1\jump_in_dec_o[0:0]
    70/89: $1\csr_illegal[0:0]
    71/89: $1\illegal_insn[0:0]
    72/89: $1\branch_in_dec_o[0:0]
    73/89: $1\data_sign_extension_o[0:0]
    74/89: $1\data_type_o[1:0]
    75/89: $1\multdiv_signed_mode_o[1:0]
    76/89: $1\multdiv_operator_o[1:0]
    77/89: $1\rf_wdata_sel_o[0:0]
    78/89: $1\wfi_insn_o[0:0]
    79/89: $1\ecall_insn_o[0:0]
    80/89: $1\dret_insn_o[0:0]
    81/89: $1\mret_insn_o[0:0]
    82/89: $1\ebrk_insn_o[0:0]
    83/89: $1\rf_ren_b_o[0:0]
    84/89: $1\rf_ren_a_o[0:0]
    85/89: $1\csr_access_o[0:0]
    86/89: $1\icache_inval_o[0:0]
    87/89: $1\csr_op[1:0]
    88/89: $1\data_we_o[0:0]
    89/89: $1\data_req_o[0:0]
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:461$4456'.
     1/1: $1\csr_op_o[1:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:517$4450'.
     1/21: $6\load_err_prio[0:0]
     2/21: $5\store_err_prio[0:0]
     3/21: $5\load_err_prio[0:0]
     4/21: $4\ebrk_insn_prio[0:0]
     5/21: $4\load_err_prio[0:0]
     6/21: $4\store_err_prio[0:0]
     7/21: $3\ecall_insn_prio[0:0]
     8/21: $3\load_err_prio[0:0]
     9/21: $3\store_err_prio[0:0]
    10/21: $3\ebrk_insn_prio[0:0]
    11/21: $2\illegal_insn_prio[0:0]
    12/21: $2\load_err_prio[0:0]
    13/21: $2\store_err_prio[0:0]
    14/21: $2\ebrk_insn_prio[0:0]
    15/21: $2\ecall_insn_prio[0:0]
    16/21: $1\instr_fetch_err_prio[0:0]
    17/21: $1\load_err_prio[0:0]
    18/21: $1\store_err_prio[0:0]
    19/21: $1\ebrk_insn_prio[0:0]
    20/21: $1\ecall_insn_prio[0:0]
    21/21: $1\illegal_insn_prio[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:833$4448'.
     1/7: $0\illegal_insn_q[0:0]
     2/7: $0\exc_req_q[0:0]
     3/7: $0\store_err_q[0:0]
     4/7: $0\load_err_q[0:0]
     5/7: $0\debug_mode_q[0:0]
     6/7: $0\nmi_mode_q[0:0]
     7/7: $0\ctrl_fsm_cs[3:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
     1/129: $18\ctrl_fsm_ns[3:0]
     2/129: $17\ctrl_fsm_ns[3:0]
     3/129: $16\ctrl_fsm_ns[3:0]
     4/129: $4\csr_restore_dret_id_o[0:0]
     5/129: $5\debug_mode_d[0:0]
     6/129: $9\pc_set_spec_o[0:0]
     7/129: $10\pc_set_o[0:0]
     8/129: $4\pc_mux_o[2:0]
     9/129: $15\ctrl_fsm_ns[3:0]
    10/129: $6\nmi_mode_d[0:0]
    11/129: $5\nmi_mode_d[0:0]
    12/129: $3\csr_restore_mret_id_o[0:0]
    13/129: $8\pc_set_spec_o[0:0]
    14/129: $9\pc_set_o[0:0]
    15/129: $3\pc_mux_o[2:0]
    16/129: $4\debug_mode_d[0:0]
    17/129: $14\ctrl_fsm_ns[3:0]
    18/129: $3\csr_restore_dret_id_o[0:0]
    19/129: $5\flush_id[0:0]
    20/129: $13\ctrl_fsm_ns[3:0]
    21/129: $7\csr_save_cause_o[0:0]
    22/129: $6\csr_save_id_o[0:0]
    23/129: $7\pc_set_spec_o[0:0]
    24/129: $8\pc_set_o[0:0]
    25/129: $9\exc_cause_o[5:0]
    26/129: $3\csr_mtval_o[31:0]
    27/129: $8\exc_cause_o[5:0]
    28/129: $4\flush_id[0:0]
    29/129: $12\ctrl_fsm_ns[3:0]
    30/129: $6\csr_save_cause_o[0:0]
    31/129: $5\csr_save_id_o[0:0]
    32/129: $6\pc_set_spec_o[0:0]
    33/129: $7\pc_set_o[0:0]
    34/129: $4\csr_save_id_o[0:0]
    35/129: $3\flush_id[0:0]
    36/129: $11\ctrl_fsm_ns[3:0]
    37/129: $2\csr_mtval_o[31:0]
    38/129: $5\csr_save_cause_o[0:0]
    39/129: $3\csr_save_id_o[0:0]
    40/129: $7\exc_cause_o[5:0]
    41/129: $5\pc_set_spec_o[0:0]
    42/129: $6\pc_set_o[0:0]
    43/129: $2\exc_pc_mux_o[1:0]
    44/129: $2\pc_mux_o[2:0]
    45/129: $3\debug_mode_d[0:0]
    46/129: $4\nmi_mode_d[0:0]
    47/129: $2\csr_restore_dret_id_o[0:0]
    48/129: $2\csr_restore_mret_id_o[0:0]
    49/129: $5\debug_cause_o[2:0]
    50/129: $3\debug_csr_save_o[0:0]
    51/129: $2\csr_save_id_o[0:0]
    52/129: $4\csr_save_cause_o[0:0]
    53/129: $4\debug_cause_o[2:0]
    54/129: $3\debug_cause_o[2:0]
    55/129: $2\debug_mode_d[0:0]
    56/129: $2\debug_cause_o[2:0]
    57/129: $3\csr_save_cause_o[0:0]
    58/129: $2\debug_csr_save_o[0:0]
    59/129: $3\csr_save_if_o[0:0]
    60/129: $4\pc_set_spec_o[0:0]
    61/129: $5\pc_set_o[0:0]
    62/129: $2\flush_id[0:0]
    63/129: $6\exc_cause_o[5:0]
    64/129: $5\exc_cause_o[5:0]
    65/129: $4\exc_cause_o[5:0]
    66/129: $4$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:704$4346$\sv2v_cast_6[5:0]$4420
    67/129: $4$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:704$4346$\inp[5:0]$4421
    68/129: $3\nmi_mode_d[0:0]
    69/129: $3\exc_cause_o[5:0]
    70/129: $3$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:704$4346$\inp[5:0]$4418
    71/129: $3$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:704$4346$\sv2v_cast_6[5:0]$4417
    72/129: $2$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:704$4346$\inp[5:0]$4414
    73/129: $2$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:704$4346$\sv2v_cast_6[5:0]$4413
    74/129: $2\nmi_mode_d[0:0]
    75/129: $2\exc_cause_o[5:0]
    76/129: $2\csr_save_cause_o[0:0]
    77/129: $2\csr_save_if_o[0:0]
    78/129: $3\pc_set_spec_o[0:0]
    79/129: $4\pc_set_o[0:0]
    80/129: $7\halt_if[0:0]
    81/129: $10\ctrl_fsm_ns[3:0]
    82/129: $6\halt_if[0:0]
    83/129: $9\ctrl_fsm_ns[3:0]
    84/129: $5\halt_if[0:0]
    85/129: $8\ctrl_fsm_ns[3:0]
    86/129: $4\halt_if[0:0]
    87/129: $2\pc_set_spec_o[0:0]
    88/129: $3\perf_jump_o[0:0]
    89/129: $3\perf_tbranch_o[0:0]
    90/129: $3\pc_set_o[0:0]
    91/129: $2\perf_tbranch_o[0:0]
    92/129: $2\perf_jump_o[0:0]
    93/129: $2\pc_set_o[0:0]
    94/129: $7\ctrl_fsm_ns[3:0]
    95/129: $6\ctrl_fsm_ns[3:0]
    96/129: $2\retain_id[0:0]
    97/129: $3\halt_if[0:0]
    98/129: $5\ctrl_fsm_ns[3:0]
    99/129: $2\halt_if[0:0]
   100/129: $4\ctrl_fsm_ns[3:0]
   101/129: $3\ctrl_fsm_ns[3:0]
   102/129: $2\ctrl_fsm_ns[3:0]
   103/129: $2\ctrl_busy_o[0:0]
   104/129: $1\ctrl_fsm_ns[3:0]
   105/129: $1\pc_set_spec_o[0:0]
   106/129: $1\pc_set_o[0:0]
   107/129: $1\pc_mux_o[2:0]
   108/129: $1\instr_req_o[0:0]
   109/129: $1$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:704$4346$\inp[5:0]$4397
   110/129: $1$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:704$4346$\sv2v_cast_6[5:0]$4396
   111/129: $1\flush_id[0:0]
   112/129: $1\retain_id[0:0]
   113/129: $1\halt_if[0:0]
   114/129: $1\debug_mode_d[0:0]
   115/129: $1\nmi_mode_d[0:0]
   116/129: $1\perf_tbranch_o[0:0]
   117/129: $1\perf_jump_o[0:0]
   118/129: $1\csr_mtval_o[31:0]
   119/129: $1\csr_save_cause_o[0:0]
   120/129: $1\csr_restore_dret_id_o[0:0]
   121/129: $1\csr_restore_mret_id_o[0:0]
   122/129: $1\csr_save_id_o[0:0]
   123/129: $1\csr_save_if_o[0:0]
   124/129: $1\debug_csr_save_o[0:0]
   125/129: $1\debug_cause_o[2:0]
   126/129: $1\exc_cause_o[5:0]
   127/129: $1\exc_pc_mux_o[1:0]
   128/129: $1\controller_run_o[0:0]
   129/129: $1\ctrl_busy_o[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:543$4392'.
     1/14: $14\mfip_id[3:0]
     2/14: $13\mfip_id[3:0]
     3/14: $12\mfip_id[3:0]
     4/14: $11\mfip_id[3:0]
     5/14: $10\mfip_id[3:0]
     6/14: $9\mfip_id[3:0]
     7/14: $8\mfip_id[3:0]
     8/14: $7\mfip_id[3:0]
     9/14: $6\mfip_id[3:0]
    10/14: $5\mfip_id[3:0]
    11/14: $4\mfip_id[3:0]
    12/14: $3\mfip_id[3:0]
    13/14: $2\mfip_id[3:0]
    14/14: $1\mfip_id[3:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:170$4317'.
     1/5: $0\rdata_pmp_err_q[1:0]
     2/5: $0\branch_discard_q[1:0]
     3/5: $0\rdata_outstanding_q[1:0]
     4/5: $0\discard_req_q[0:0]
     5/5: $0\valid_req_q[0:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:146$4307'.
     1/1: $0\fetch_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:123$4298'.
     1/1: $0\stored_addr_q[31:0]
Creating decoders for process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:189$1677'.
     1/1: $1\data_addr_off[1:0]
Creating decoders for process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:176$1676'.
     1/1: $1\data_hsize[2:0]
Creating decoders for process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:135$1651'.
     1/5: $5\nstate[4:0]
     2/5: $4\nstate[4:0]
     3/5: $3\nstate[4:0]
     4/5: $2\nstate[4:0]
     5/5: $1\nstate[4:0]
Creating decoders for process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:127$1649'.
     1/1: $0\state[4:0]
Creating decoders for process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:65$1647'.
     1/1: $0\systickclk[0:0]
Creating decoders for process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:58$1644'.
     1/1: $0\clkdiv[7:0]
Creating decoders for process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:0$4270'.
Creating decoders for process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:598$4267'.
     1/8: $0\pc_id_o[31:0]
     2/8: $0\illegal_c_insn_id_o[0:0]
     3/8: $0\instr_fetch_err_plus2_o[0:0]
     4/8: $0\instr_fetch_err_o[0:0]
     5/8: $0\instr_is_compressed_id_o[0:0]
     6/8: $0\instr_rdata_c_id_o[15:0]
     7/8: $0\instr_rdata_alu_id_o[31:0]
     8/8: $0\instr_rdata_id_o[31:0]
Creating decoders for process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:586$4265'.
     1/2: $0\instr_new_id_q[0:0]
     2/2: $0\instr_valid_id_q[0:0]
Creating decoders for process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:449$4251'.
     1/1: $1\fetch_addr_n[31:0]
Creating decoders for process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:439$4246'.
     1/1: $1\exc_pc[31:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:0$4245'.
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:0$4244'.
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:863$4225'.
     1/1: $0\g_branch_set_flop.branch_set_q[0:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4223'.
     1/1: $0\imd_val_q[33:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4221'.
     1/1: $0\imd_val_q[67:34]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:661$4219'.
     1/1: $1\imm_b[31:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
     1/39: $6\id_fsm_d[0:0]
     2/39: $4\stall_jump[0:0]
     3/39: $4\stall_branch[0:0]
     4/39: $5\stall_multdiv[0:0]
     5/39: $5\rf_we_raw[0:0]
     6/39: $4\stall_multdiv[0:0]
     7/39: $4\rf_we_raw[0:0]
     8/39: $5\id_fsm_d[0:0]
     9/39: $4\id_fsm_d[0:0]
    10/39: $3\id_fsm_d[0:0]
    11/39: $3\stall_alu[0:0]
    12/39: $3\rf_we_raw[0:0]
    13/39: $3\stall_jump[0:0]
    14/39: $3\stall_branch[0:0]
    15/39: $3\stall_multdiv[0:0]
    16/39: $3\jump_set[0:0]
    17/39: $3\branch_set_d[0:0]
    18/39: $3\branch_spec[0:0]
    19/39: $3\perf_branch_o[0:0]
    20/39: $2\id_fsm_d[0:0]
    21/39: $2\stall_alu[0:0]
    22/39: $2\rf_we_raw[0:0]
    23/39: $2\stall_jump[0:0]
    24/39: $2\stall_branch[0:0]
    25/39: $2\stall_multdiv[0:0]
    26/39: $2\jump_set[0:0]
    27/39: $2\branch_set_d[0:0]
    28/39: $2\branch_spec[0:0]
    29/39: $2\perf_branch_o[0:0]
    30/39: $1\id_fsm_d[0:0]
    31/39: $1\stall_alu[0:0]
    32/39: $1\rf_we_raw[0:0]
    33/39: $1\stall_jump[0:0]
    34/39: $1\stall_branch[0:0]
    35/39: $1\stall_multdiv[0:0]
    36/39: $1\jump_set[0:0]
    37/39: $1\branch_set_d[0:0]
    38/39: $1\branch_spec[0:0]
    39/39: $1\perf_branch_o[0:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:889$4185'.
     1/1: $0\id_fsm_q[0:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
     1/24: $4\csr_pipe_flush[0:0]
     2/24: $3\csr_pipe_flush[0:0]
     3/24: $2$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4112$\sv2v_cast_12[11:0]$4167
     4/24: $2$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4112$\inp[11:0]$4168
     5/24: $2$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4111$\sv2v_cast_12[11:0]$4165
     6/24: $2$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4111$\inp[11:0]$4166
     7/24: $2$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4110$\sv2v_cast_12[11:0]$4163
     8/24: $2$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4110$\inp[11:0]$4164
     9/24: $2$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4109$\sv2v_cast_12[11:0]$4161
    10/24: $2$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4109$\inp[11:0]$4162
    11/24: $2\csr_pipe_flush[0:0]
    12/24: $1\csr_pipe_flush[0:0]
    13/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:760$4108$\sv2v_cast_12[11:0]$4145
    14/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:760$4108$\inp[11:0]$4146
    15/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:760$4107$\sv2v_cast_12[11:0]$4143
    16/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:760$4107$\inp[11:0]$4144
    17/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4112$\inp[11:0]$4154
    18/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4112$\sv2v_cast_12[11:0]$4153
    19/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4111$\inp[11:0]$4152
    20/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4111$\sv2v_cast_12[11:0]$4151
    21/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4110$\inp[11:0]$4150
    22/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4110$\sv2v_cast_12[11:0]$4149
    23/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4109$\inp[11:0]$4148
    24/24: $1$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4109$\sv2v_cast_12[11:0]$4147
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:689$4124'.
     1/1: $1\rf_wdata_id_o[31:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:616$4118'.
     1/1: $1\alu_operand_a[31:0]
Creating decoders for process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wb_stage.v:0$4098'.
Creating decoders for process `\ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:0$1315'.
Creating decoders for process `\ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:552$1299'.
     1/1: $0\fetch_enable_q[0:0]
Creating decoders for process `\ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:546$1297'.
     1/1: $0\core_busy_q[0:0]
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4054'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4051'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4048'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4045'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4042'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1190$4037'.
     1/1: $0\mcountinhibit_q[2:0]
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1095$4031'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1089$4029'.
     1/1: $1\mcountinhibit_d[2:0]
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:783$4016'.
     1/1: $1\csr_wdata_int[31:0]
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:775$4013'.
     1/1: $0\priv_lvl_q[1:0]
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
     1/131: $4\mstatus_d[5:2] [3]
     2/131: $6\mcause_en[0:0]
     3/131: $4\mepc_d[31:0]
     4/131: $6\mepc_en[0:0]
     5/131: $7\mstatus_d[4:2] [1:0]
     6/131: $7\mstatus_d[4:2] [2]
     7/131: $4\mstatus_d[5:2] [2:0]
     8/131: $4\mcause_d[5:0]
     9/131: $3\mcause_d[5:0]
    10/131: $5\mcause_en[0:0]
    11/131: $3\mepc_d[31:0]
    12/131: $5\mepc_en[0:0]
    13/131: $3\mstack_en[0:0]
    14/131: $6\mstatus_d[5:2] [1:0]
    15/131: $6\mstatus_d[5:2] [2]
    16/131: $5\mstatus_en[0:0]
    17/131: $3\mtval_d[31:0]
    18/131: $5\mtval_en[0:0]
    19/131: $4\depc_en[0:0]
    20/131: $2\depc_d[31:0]
    21/131: $4\dcsr_en[0:0]
    22/131: $7\dcsr_d[8:6]
    23/131: $6\dcsr_d[1:0]
    24/131: $2\mstack_en[0:0]
    25/131: $4\mtval_en[0:0]
    26/131: $2\mtval_d[31:0]
    27/131: $4\mcause_en[0:0]
    28/131: $2\mcause_d[5:0]
    29/131: $4\mepc_en[0:0]
    30/131: $2\mepc_d[31:0]
    31/131: $4\mstatus_en[0:0]
    32/131: $5\mstatus_d[5:2]
    33/131: $2\exception_pc[31:0]
    34/131: $1\mstack_en[0:0]
    35/131: $3\depc_en[0:0]
    36/131: $1\depc_d[31:0]
    37/131: $3\dcsr_en[0:0]
    38/131: $5\dcsr_d[8:6]
    39/131: $4\dcsr_d[1:0]
    40/131: $3\mtval_en[0:0]
    41/131: $1\mtval_d[31:0]
    42/131: $3\mcause_en[0:0]
    43/131: $1\mcause_d[5:0]
    44/131: $3\mepc_en[0:0]
    45/131: $1\mepc_d[31:0]
    46/131: $3\mstatus_en[0:0]
    47/131: $6\mstatus_d[5:2] [3]
    48/131: $1\priv_lvl_d[1:0]
    49/131: $1\exception_pc[31:0]
    50/131: $2\dcsr_d[31:0] [31:28]
    51/131: $2\mstatus_d[5:0] [5:4]
    52/131: $2\mstatus_d[5:0] [3:2]
    53/131: $2\dcsr_d[31:0] [15]
    54/131: $2\dcsr_d[31:0] [14]
    55/131: $2\mstatus_d[5:0] [1:0]
    56/131: $2\dcsr_d[31:0] [27:16]
    57/131: $2\dcsr_d[31:0] [4]
    58/131: $2\dcsr_d[31:0] [3]
    59/131: $2\dcsr_d[31:0] [2]
    60/131: $2\dcsr_d[31:0] [1:0]
    61/131: $2\dcsr_d[31:0] [5]
    62/131: $2\dcsr_d[31:0] [13:11]
    63/131: $2\dcsr_d[31:0] [10]
    64/131: $3\dcsr_d[1:0]
    65/131: $2\dcsr_d[31:0] [8:6]
    66/131: $3\mstatus_d[3:2]
    67/131: $2$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3773$\sv2v_cast_1[0:0]$3990
    68/131: $2$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3773$\inp[0:0]$3991
    69/131: $2$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3772$\sv2v_cast_1[0:0]$3988
    70/131: $2$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3772$\inp[0:0]$3989
    71/131: $2$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3771$\sv2v_cast_2[1:0]$3986
    72/131: $2$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3771$\inp[1:0]$3987
    73/131: $2$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3770$\sv2v_cast_2[1:0]$3984
    74/131: $2$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3770$\inp[1:0]$3985
    75/131: $2$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3769$\sv2v_cast_1[0:0]$3982
    76/131: $2$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3769$\inp[0:0]$3983
    77/131: $2$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3768$\sv2v_cast_1[0:0]$3980
    78/131: $2$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3768$\inp[0:0]$3981
    79/131: $2\mstatus_en[0:0]
    80/131: $2$bitselwrite$data$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:717$3777[31:0]$3995
    81/131: $2$bitselwrite$mask$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:717$3776[31:0]$3994
    82/131: $2$bitselwrite$data$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:716$3775[31:0]$3993
    83/131: $2$bitselwrite$mask$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:716$3774[31:0]$3992
    84/131: $2\cpuctrl_we[0:0]
    85/131: $2\mhpmcounterh_we[31:0]
    86/131: $2\mhpmcounter_we[31:0]
    87/131: $2\mcountinhibit_we[0:0]
    88/131: $2\dscratch1_en[0:0]
    89/131: $2\dscratch0_en[0:0]
    90/131: $2\depc_en[0:0]
    91/131: $2\dcsr_en[0:0]
    92/131: $2\dcsr_d[31:0] [9]
    93/131: $2\mtvec_en[0:0]
    94/131: $2\mtval_en[0:0]
    95/131: $2\mcause_en[0:0]
    96/131: $2\mepc_en[0:0]
    97/131: $2\mscratch_en[0:0]
    98/131: $2\mie_en[0:0]
    99/131: $1$bitselwrite$data$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:717$3777[31:0]$3979
   100/131: $1$bitselwrite$mask$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:717$3776[31:0]$3978
   101/131: $1$bitselwrite$data$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:716$3775[31:0]$3977
   102/131: $1$bitselwrite$mask$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:716$3774[31:0]$3976
   103/131: $1$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3773$\inp[0:0]$3975
   104/131: $1$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3773$\sv2v_cast_1[0:0]$3974
   105/131: $1$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3772$\inp[0:0]$3973
   106/131: $1$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3772$\sv2v_cast_1[0:0]$3972
   107/131: $1$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3771$\inp[1:0]$3971
   108/131: $1$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3771$\sv2v_cast_2[1:0]$3970
   109/131: $1$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3770$\inp[1:0]$3969
   110/131: $1$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3770$\sv2v_cast_2[1:0]$3968
   111/131: $1$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3769$\inp[0:0]$3967
   112/131: $1$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3769$\sv2v_cast_1[0:0]$3966
   113/131: $1$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3768$\inp[0:0]$3965
   114/131: $1$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3768$\sv2v_cast_1[0:0]$3964
   115/131: $1\cpuctrl_we[0:0]
   116/131: $1\mhpmcounterh_we[31:0]
   117/131: $1\mhpmcounter_we[31:0]
   118/131: $1\mcountinhibit_we[0:0]
   119/131: $1\dscratch1_en[0:0]
   120/131: $1\dscratch0_en[0:0]
   121/131: $1\depc_en[0:0]
   122/131: $1\dcsr_en[0:0]
   123/131: $1\dcsr_d[31:0]
   124/131: $1\mtvec_en[0:0]
   125/131: $1\mtval_en[0:0]
   126/131: $1\mcause_en[0:0]
   127/131: $1\mepc_en[0:0]
   128/131: $1\mscratch_en[0:0]
   129/131: $1\mie_en[0:0]
   130/131: $1\mstatus_en[0:0]
   131/131: $1\mstatus_d[5:0]
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
     1/26: $1\csr_rdata_int[31:0] [31]
     2/26: $1\csr_rdata_int[31:0] [10:8]
     3/26: $1\csr_rdata_int[31:0] [7]
     4/26: $1\csr_rdata_int[31:0] [6:4]
     5/26: $1\csr_rdata_int[31:0] [12]
     6/26: $1\csr_rdata_int[31:0] [3]
     7/26: $1\csr_rdata_int[31:0] [17]
     8/26: $2$mem2reg_rd$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:615$3883_DATA[63:0]$3945
     9/26: $1\csr_rdata_int[31:0] [11]
    10/26: $2$mem2reg_rd$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:614$3882_DATA[63:0]$3944
    11/26: $1\csr_rdata_int[31:0] [2:0]
    12/26: $1\csr_rdata_int[31:0] [21]
    13/26: $1\csr_rdata_int[31:0] [30:22]
    14/26: $1\csr_rdata_int[31:0] [16]
    15/26: $1\csr_rdata_int[31:0] [20:18]
    16/26: $2$mem2reg_rd$\mhpmevent$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:613$3881_DATA[31:0]$3943
    17/26: $1\csr_rdata_int[31:0] [15:13]
    18/26: $1$mem2reg_rd$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:615$3883_DATA[63:0]$3922
    19/26: $1$mem2reg_rd$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:615$3883_ADDR[4:0]$3921
    20/26: $1$mem2reg_rd$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:614$3882_DATA[63:0]$3920
    21/26: $1$mem2reg_rd$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:614$3882_ADDR[4:0]$3919
    22/26: $1$mem2reg_rd$\mhpmevent$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:613$3881_DATA[31:0]$3918
    23/26: $1$mem2reg_rd$\mhpmevent$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:613$3881_ADDR[4:0]$3917
    24/26: $1$mem2bits$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:615$3767[63:0]$3916
    25/26: $1$mem2bits$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:614$3766[63:0]$3915
    26/26: $1\illegal_csr[0:0]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3756'.
     1/1: $0\rf_reg_q[991:960]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3754'.
     1/1: $0\rf_reg_q[959:928]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3752'.
     1/1: $0\rf_reg_q[927:896]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3750'.
     1/1: $0\rf_reg_q[895:864]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3748'.
     1/1: $0\rf_reg_q[863:832]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3746'.
     1/1: $0\rf_reg_q[831:800]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3744'.
     1/1: $0\rf_reg_q[799:768]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3742'.
     1/1: $0\rf_reg_q[767:736]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3740'.
     1/1: $0\rf_reg_q[735:704]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3738'.
     1/1: $0\rf_reg_q[703:672]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3736'.
     1/1: $0\rf_reg_q[671:640]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3734'.
     1/1: $0\rf_reg_q[639:608]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3732'.
     1/1: $0\rf_reg_q[607:576]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3730'.
     1/1: $0\rf_reg_q[575:544]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3728'.
     1/1: $0\rf_reg_q[543:512]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3726'.
     1/1: $0\rf_reg_q[511:480]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3724'.
     1/1: $0\rf_reg_q[479:448]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3722'.
     1/1: $0\rf_reg_q[447:416]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3720'.
     1/1: $0\rf_reg_q[415:384]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3718'.
     1/1: $0\rf_reg_q[383:352]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3716'.
     1/1: $0\rf_reg_q[351:320]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3714'.
     1/1: $0\rf_reg_q[319:288]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3712'.
     1/1: $0\rf_reg_q[287:256]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3710'.
     1/1: $0\rf_reg_q[255:224]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3708'.
     1/1: $0\rf_reg_q[223:192]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3706'.
     1/1: $0\rf_reg_q[191:160]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3704'.
     1/1: $0\rf_reg_q[159:128]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3702'.
     1/1: $0\rf_reg_q[127:96]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3700'.
     1/1: $0\rf_reg_q[95:64]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3698'.
     1/1: $0\rf_reg_q[63:32]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3696'.
     1/1: $0\rf_reg_q[31:0]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
Creating decoders for process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4671'.
     1/1: $0\rdata_q[5:0]

31.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ibex_compressed_decoder.\instr_o' from process `\ibex_compressed_decoder.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_compressed_decoder.v:320$3322'.
No latch inferred for signal `\ibex_compressed_decoder.\illegal_instr_o' from process `\ibex_compressed_decoder.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_compressed_decoder.v:320$3322'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\counter_upd' from process `$paramod\ibex_counter\CounterWidth=64.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:23$4656'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\counter_load' from process `$paramod\ibex_counter\CounterWidth=64.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:23$4656'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\we' from process `$paramod\ibex_counter\CounterWidth=64.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:23$4656'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\counter_d' from process `$paramod\ibex_counter\CounterWidth=64.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:23$4656'.
No latch inferred for signal `\ibex_load_store_unit.\data_req_o' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
No latch inferred for signal `\ibex_load_store_unit.\addr_incr_req_o' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
No latch inferred for signal `\ibex_load_store_unit.\perf_load_o' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
No latch inferred for signal `\ibex_load_store_unit.\perf_store_o' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
No latch inferred for signal `\ibex_load_store_unit.\addr_update' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
No latch inferred for signal `\ibex_load_store_unit.\ctrl_update' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_update' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
No latch inferred for signal `\ibex_load_store_unit.\handle_misaligned_d' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
No latch inferred for signal `\ibex_load_store_unit.\pmp_err_d' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
No latch inferred for signal `\ibex_load_store_unit.\lsu_err_d' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
No latch inferred for signal `\ibex_load_store_unit.\ls_fsm_ns' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
No latch inferred for signal `\ibex_load_store_unit.\data_rdata_ext' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:218$2104'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_b_ext' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:194$2099'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_h_ext' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:170$2094'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_w_ext' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:162$2093'.
No latch inferred for signal `\ibex_load_store_unit.\data_wdata' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:131$2086'.
No latch inferred for signal `\ibex_load_store_unit.\data_be' from process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:91$2083'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_valid_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:70$4701'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_rdata_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:70$4701'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_err_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:70$4701'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_err_plus2_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:70$4701'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\imd_val_we_o' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4648'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\imd_val_d_o' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4647'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\multicycle_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4646'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\clmul_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4645'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\invbutterfly_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4644'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\butterfly_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4643'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shuffle_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4642'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\rev_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4641'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\singlebit_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4640'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\pack_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4639'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\result_o' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:917$4638'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\bwlogic_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:484$4637'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\bwlogic_op_b_negate' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:472$4626'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\sv2v_autoblock_6.i' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:445$4620'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_operand' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:445$4620'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_result_ext' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:445$4620'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\unused_shift_result_ext' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:445$4620'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:445$4620'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_result_rev' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:445$4620'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_left' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:429$4618'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_amt [4:0]' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:423$4612'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_amt [5]' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:421$4609'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\cmp_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:383$4604'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\is_greater_equal' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:377$4599'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\cmp_signed' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:370$4597'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\adder_in_b' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:358$4595'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\adder_op_b_negate' from process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:348$4592'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\sign_a' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\sign_b' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\accum' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\mult_valid' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\mac_res_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\mult_hold' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_op_a' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_op_b' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\alu_operand_a_o' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\alu_operand_b_o' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\md_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_numerator_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_by_zero_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_remainder_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_denominator_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_quotient_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_valid' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_counter_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_hold' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\is_greater_equal' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:598$4510'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\use_rs3_q' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:443$4495'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\imm_a_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\imm_b_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\bt_a_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\bt_b_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_operator_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_op_a_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_op_b_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_multicycle_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\mult_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\div_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\use_rs3_d' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\opcode_alu' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$func$\sv2v_cast_7$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:728$4452$\sv2v_cast_7' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$func$\sv2v_cast_7$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:728$4452$\inp' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_req_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_we_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_op' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\icache_inval_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_access_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_ren_a_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_ren_b_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\ebrk_insn_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\mret_insn_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\dret_insn_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\ecall_insn_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\wfi_insn_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\jump_set_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_wdata_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\multdiv_operator_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\multdiv_signed_mode_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_type_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_sign_extension_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\jump_in_dec_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\branch_in_dec_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\illegal_insn' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_illegal' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_we' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\opcode' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$func$\sv2v_cast_7$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:494$4451$\sv2v_cast_7' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$func$\sv2v_cast_7$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:494$4451$\inp' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_op_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:461$4456'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\instr_fetch_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:517$4450'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\illegal_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:517$4450'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ecall_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:517$4450'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ebrk_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:517$4450'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\store_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:517$4450'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\load_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:517$4450'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\instr_req_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_busy_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\controller_run_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_set_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_set_spec_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nt_branch_mispredict_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_csr_save_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_if_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_wb_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_restore_mret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_restore_dret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_mtval_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\perf_jump_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\perf_tbranch_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_fsm_ns' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nmi_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\halt_if' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\retain_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\flush_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:704$4346$\sv2v_cast_6' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:704$4346$\inp' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\mfip_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:543$4392'.
No latch inferred for signal `\ibex_wrapper.\data_addr_off' from process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:189$1677'.
No latch inferred for signal `\ibex_wrapper.\data_hsize' from process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:176$1676'.
No latch inferred for signal `\ibex_wrapper.\nstate' from process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:135$1651'.
No latch inferred for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\dummy_instr_id_o' from process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:0$4270'.
No latch inferred for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\fetch_addr_n' from process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:449$4251'.
No latch inferred for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\exc_pc' from process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:439$4246'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\bt_b_operand_o' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:0$4245'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\bt_a_operand_o' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:0$4244'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\imm_b' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:661$4219'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\perf_branch_o' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\branch_spec' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\branch_set_d' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\branch_not_set' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\jump_set' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\stall_multdiv' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\stall_branch' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\stall_jump' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\rf_we_raw' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\stall_alu' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\id_fsm_d' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\csr_pipe_flush' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:760$4107$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:760$4107$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:760$4108$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:760$4108$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4109$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4109$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4110$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4110$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4111$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4111$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4112$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4112$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\rf_wdata_id_o' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:689$4124'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\alu_operand_a' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:616$4118'.
No latch inferred for signal `$paramod\ibex_wb_stage\WritebackStage=1'0.\rf_wdata_wb_mux[0]' from process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wb_stage.v:0$4098'.
No latch inferred for signal `$paramod\ibex_wb_stage\WritebackStage=1'0.\rf_wdata_wb_mux[1]' from process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wb_stage.v:0$4098'.
No latch inferred for signal `\ibex_core.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:951$1293$\sv2v_cast_12' from process `\ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:0$1315'.
No latch inferred for signal `\ibex_core.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:951$1294$\sv2v_cast_12' from process `\ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:0$1315'.
No latch inferred for signal `\ibex_core.$func$\sv2v_cast_12$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:951$1294$\inp' from process `\ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:0$1315'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[0]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[1]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[2]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[3]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[4]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[5]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[6]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[7]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[8]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[9]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[10]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[11]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[12]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[13]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[14]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[15]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[1]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[3]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[4]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[5]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[6]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[7]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[8]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[9]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[10]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[11]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[12]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[13]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[14]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[15]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[16]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[17]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[18]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[19]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[20]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[21]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[22]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[23]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[24]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[25]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[26]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[27]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[28]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[29]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[30]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[31]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1275$3875$\sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4054'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1275$3880$\sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4054'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1275$3880$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4054'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[3].sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1083$3781$\g_no_pmp_tieoffs.g_outputs[3].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4051'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[3].sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1083$3879$\g_no_pmp_tieoffs.g_outputs[3].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4051'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[2].sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1083$3780$\g_no_pmp_tieoffs.g_outputs[2].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4048'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[2].sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1083$3878$\g_no_pmp_tieoffs.g_outputs[2].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4048'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[1].sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1083$3779$\g_no_pmp_tieoffs.g_outputs[1].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4045'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[1].sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1083$3877$\g_no_pmp_tieoffs.g_outputs[1].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4045'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[0].sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1083$3778$\g_no_pmp_tieoffs.g_outputs[0].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4042'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[0].sv2v_cast_6$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1083$3876$\g_no_pmp_tieoffs.g_outputs[0].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4042'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_8.i' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_9.i' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[0]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[1]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[2]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[3]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[4]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[5]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[6]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[7]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[8]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[9]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[10]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[11]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[12]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[13]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[14]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[15]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[16]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[17]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[18]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[19]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[20]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[21]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[22]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[23]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[24]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[25]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[26]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[27]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[28]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[29]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[30]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[31]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter_incr' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1095$4031'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\gen_mhpmcounter_incr.sv2v_autoblock_7.i' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1095$4031'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mcountinhibit_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1089$4029'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\csr_wdata_int' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:783$4016'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\exception_pc' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\priv_lvl_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstatus_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstatus_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mie_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mscratch_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mepc_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mepc_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mcause_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mcause_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mtval_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mtval_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mtvec_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mtvec_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\dcsr_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\dcsr_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\depc_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\depc_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\dscratch0_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\dscratch1_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstack_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstack_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstack_epc_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstack_cause_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mcountinhibit_we' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter_we' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounterh_we' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\cpuctrl_we' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3768$\sv2v_cast_1' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3768$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3769$\sv2v_cast_1' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3769$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3770$\sv2v_cast_2' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3770$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3771$\sv2v_cast_2' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_2$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3771$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3772$\sv2v_cast_1' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3772$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3773$\sv2v_cast_1' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:687$3773$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$bitselwrite$mask$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:716$3774' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$bitselwrite$data$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:716$3775' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$bitselwrite$mask$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:717$3776' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$bitselwrite$data$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:717$3777' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\csr_rdata_int' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\illegal_csr' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2bits$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:614$3766' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2bits$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:615$3767' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmevent$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:613$3881_ADDR' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmevent$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:613$3881_DATA' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:614$3882_ADDR' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:614$3882_DATA' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:615$3883_ADDR' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:615$3883_DATA' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\we_a_dec' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\we_a_decoder.sv2v_autoblock_2.i' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3565$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3566$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3567$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3568$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3569$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3570$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3571$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3572$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3573$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3574$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3575$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3576$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3577$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3578$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3579$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3580$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3581$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3582$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3583$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3584$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3585$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3586$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3587$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3588$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3589$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3590$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3591$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3592$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3593$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3594$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3595$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.

31.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.\rdata_q' using process `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4669'.
  created $adff cell `$procdff$11830' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.\rdata_q' using process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4667'.
  created $adff cell `$procdff$11831' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.\rdata_q' using process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4665'.
  created $adff cell `$procdff$11832' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.\rdata_q' using process `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4663'.
  created $adff cell `$procdff$11833' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.\rdata_q' using process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4661'.
  created $adff cell `$procdff$11834' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_counter\CounterWidth=64.\counter_q' using process `$paramod\ibex_counter\CounterWidth=64.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:40$4659'.
  created $adff cell `$procdff$11835' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.\rdata_q' using process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4654'.
  created $adff cell `$procdff$11836' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\handle_misaligned_q' using process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:311$2133'.
  created $adff cell `$procdff$11837' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\pmp_err_q' using process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:311$2133'.
  created $adff cell `$procdff$11838' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\lsu_err_q' using process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:311$2133'.
  created $adff cell `$procdff$11839' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\ls_fsm_cs' using process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:311$2133'.
  created $adff cell `$procdff$11840' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\addr_last_q' using process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:157$2091'.
  created $adff cell `$procdff$11841' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\rdata_offset_q' using process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:144$2089'.
  created $adff cell `$procdff$11842' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_type_q' using process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:144$2089'.
  created $adff cell `$procdff$11843' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_sign_ext_q' using process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:144$2089'.
  created $adff cell `$procdff$11844' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_we_q' using process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:144$2089'.
  created $adff cell `$procdff$11845' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\rdata_q' using process `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:139$2087'.
  created $adff cell `$procdff$11846' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\rdata_q [95:64]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4752'.
  created $dff cell `$procdff$11847' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\err_q [2]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4752'.
  created $dff cell `$procdff$11848' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\rdata_q [63:32]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4751'.
  created $dff cell `$procdff$11849' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\err_q [1]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4751'.
  created $dff cell `$procdff$11850' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\rdata_q [31:0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4750'.
  created $dff cell `$procdff$11851' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\err_q [0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4750'.
  created $dff cell `$procdff$11852' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\valid_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:122$4721'.
  created $adff cell `$procdff$11853' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\instr_addr_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:90$4708'.
  created $dff cell `$procdff$11854' with positive edge clock.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:585$4558'.
  created $adff cell `$procdff$11855' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\md_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:392$4500'.
  created $adff cell `$procdff$11856' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_numerator_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:392$4500'.
  created $adff cell `$procdff$11857' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_by_zero_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:392$4500'.
  created $adff cell `$procdff$11858' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_quotient_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:392$4500'.
  created $adff cell `$procdff$11859' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_counter_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:392$4500'.
  created $adff cell `$procdff$11860' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_fsm_cs' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:833$4448'.
  created $adff cell `$procdff$11861' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nmi_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:833$4448'.
  created $adff cell `$procdff$11862' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:833$4448'.
  created $adff cell `$procdff$11863' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\load_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:833$4448'.
  created $adff cell `$procdff$11864' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\store_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:833$4448'.
  created $adff cell `$procdff$11865' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_req_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:833$4448'.
  created $adff cell `$procdff$11866' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\illegal_insn_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:833$4448'.
  created $adff cell `$procdff$11867' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\valid_req_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:170$4317'.
  created $adff cell `$procdff$11868' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\discard_req_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:170$4317'.
  created $adff cell `$procdff$11869' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\rdata_outstanding_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:170$4317'.
  created $adff cell `$procdff$11870' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\branch_discard_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:170$4317'.
  created $adff cell `$procdff$11871' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\rdata_pmp_err_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:170$4317'.
  created $adff cell `$procdff$11872' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\fetch_addr_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:146$4307'.
  created $dff cell `$procdff$11873' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\stored_addr_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:123$4298'.
  created $dff cell `$procdff$11874' with positive edge clock.
Creating register for signal `\ibex_wrapper.\state' using process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:127$1649'.
  created $adff cell `$procdff$11875' with positive edge clock and negative level reset.
Creating register for signal `\ibex_wrapper.\systickclk' using process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:65$1647'.
  created $adff cell `$procdff$11876' with positive edge clock and negative level reset.
Creating register for signal `\ibex_wrapper.\clkdiv' using process `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:58$1644'.
  created $adff cell `$procdff$11877' with positive edge clock and negative level reset.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_rdata_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:598$4267'.
  created $dff cell `$procdff$11878' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_rdata_alu_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:598$4267'.
  created $dff cell `$procdff$11879' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_rdata_c_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:598$4267'.
  created $dff cell `$procdff$11880' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_is_compressed_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:598$4267'.
  created $dff cell `$procdff$11881' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_fetch_err_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:598$4267'.
  created $dff cell `$procdff$11882' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_fetch_err_plus2_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:598$4267'.
  created $dff cell `$procdff$11883' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\illegal_c_insn_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:598$4267'.
  created $dff cell `$procdff$11884' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\pc_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:598$4267'.
  created $dff cell `$procdff$11885' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_valid_id_q' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:586$4265'.
  created $adff cell `$procdff$11886' with positive edge clock and negative level reset.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_new_id_q' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:586$4265'.
  created $adff cell `$procdff$11887' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\g_branch_set_flop.branch_set_q' using process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:863$4225'.
  created $adff cell `$procdff$11888' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\imd_val_q [33:0]' using process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4223'.
  created $adff cell `$procdff$11889' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\imd_val_q [67:34]' using process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4221'.
  created $adff cell `$procdff$11890' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\id_fsm_q' using process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:889$4185'.
  created $adff cell `$procdff$11891' with positive edge clock and negative level reset.
Creating register for signal `\ibex_core.\fetch_enable_q' using process `\ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:552$1299'.
  created $adff cell `$procdff$11892' with positive edge clock and negative level reset.
Creating register for signal `\ibex_core.\core_busy_q' using process `\ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:546$1297'.
  created $adff cell `$procdff$11893' with positive edge clock and negative level reset.
Creating register for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mcountinhibit_q' using process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1190$4037'.
  created $adff cell `$procdff$11894' with positive edge clock and negative level reset.
Creating register for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\priv_lvl_q' using process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:775$4013'.
  created $adff cell `$procdff$11895' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [991:960]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3756'.
  created $adff cell `$procdff$11896' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [959:928]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3754'.
  created $adff cell `$procdff$11897' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [927:896]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3752'.
  created $adff cell `$procdff$11898' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [895:864]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3750'.
  created $adff cell `$procdff$11899' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [863:832]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3748'.
  created $adff cell `$procdff$11900' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [831:800]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3746'.
  created $adff cell `$procdff$11901' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [799:768]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3744'.
  created $adff cell `$procdff$11902' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [767:736]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3742'.
  created $adff cell `$procdff$11903' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [735:704]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3740'.
  created $adff cell `$procdff$11904' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [703:672]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3738'.
  created $adff cell `$procdff$11905' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [671:640]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3736'.
  created $adff cell `$procdff$11906' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [639:608]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3734'.
  created $adff cell `$procdff$11907' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [607:576]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3732'.
  created $adff cell `$procdff$11908' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [575:544]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3730'.
  created $adff cell `$procdff$11909' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [543:512]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3728'.
  created $adff cell `$procdff$11910' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [511:480]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3726'.
  created $adff cell `$procdff$11911' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [479:448]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3724'.
  created $adff cell `$procdff$11912' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [447:416]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3722'.
  created $adff cell `$procdff$11913' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [415:384]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3720'.
  created $adff cell `$procdff$11914' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [383:352]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3718'.
  created $adff cell `$procdff$11915' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [351:320]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3716'.
  created $adff cell `$procdff$11916' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [319:288]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3714'.
  created $adff cell `$procdff$11917' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [287:256]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3712'.
  created $adff cell `$procdff$11918' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [255:224]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3710'.
  created $adff cell `$procdff$11919' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [223:192]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3708'.
  created $adff cell `$procdff$11920' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [191:160]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3706'.
  created $adff cell `$procdff$11921' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [159:128]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3704'.
  created $adff cell `$procdff$11922' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [127:96]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3702'.
  created $adff cell `$procdff$11923' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [95:64]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3700'.
  created $adff cell `$procdff$11924' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [63:32]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3698'.
  created $adff cell `$procdff$11925' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [31:0]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3696'.
  created $adff cell `$procdff$11926' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.\rdata_q' using process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4671'.
  created $adff cell `$procdff$11927' with positive edge clock and negative level reset.

31.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4669'.
Removing empty process `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4669'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4667'.
Removing empty process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4667'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4665'.
Removing empty process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4665'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4663'.
Removing empty process `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4663'.
Found and cleaned up 17 empty switches in `\ibex_compressed_decoder.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_compressed_decoder.v:320$3322'.
Removing empty process `ibex_compressed_decoder.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_compressed_decoder.v:320$3322'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4661'.
Removing empty process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4661'.
Removing empty process `$paramod\ibex_counter\CounterWidth=64.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:40$4659'.
Found and cleaned up 3 empty switches in `$paramod\ibex_counter\CounterWidth=64.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:23$4656'.
Removing empty process `$paramod\ibex_counter\CounterWidth=64.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:23$4656'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4654'.
Removing empty process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4654'.
Removing empty process `ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:311$2133'.
Found and cleaned up 8 empty switches in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
Removing empty process `ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:231$2112'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:218$2104'.
Removing empty process `ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:218$2104'.
Found and cleaned up 5 empty switches in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:194$2099'.
Removing empty process `ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:194$2099'.
Found and cleaned up 5 empty switches in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:170$2094'.
Removing empty process `ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:170$2094'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:162$2093'.
Removing empty process `ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:162$2093'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:157$2091'.
Removing empty process `ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:157$2091'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:144$2089'.
Removing empty process `ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:144$2089'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:139$2087'.
Removing empty process `ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:139$2087'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:131$2086'.
Removing empty process `ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:131$2086'.
Found and cleaned up 7 empty switches in `\ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:91$2083'.
Removing empty process `ibex_load_store_unit.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:91$2083'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4752'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4752'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4751'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4751'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4750'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:129$4750'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:122$4721'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:90$4708'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:90$4708'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:70$4701'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:70$4701'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4648'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4647'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4646'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4645'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4644'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4643'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4642'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4641'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4640'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:0$4639'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:917$4638'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:917$4638'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:484$4637'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:484$4637'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:472$4626'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:472$4626'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:445$4620'.
Found and cleaned up 2 empty switches in `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:429$4618'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:429$4618'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:423$4612'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:423$4612'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:421$4609'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:383$4604'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:383$4604'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:377$4599'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:377$4599'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:370$4597'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:370$4597'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:358$4595'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:358$4595'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:348$4592'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:348$4592'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:585$4558'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:585$4558'.
Found and cleaned up 3 empty switches in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:520$4548'.
Found and cleaned up 4 empty switches in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:613$4519'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:598$4510'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:598$4510'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:392$4500'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:392$4500'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:443$4495'.
Found and cleaned up 14 empty switches in `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:720$4480'.
Found and cleaned up 29 empty switches in `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:470$4462'.
Found and cleaned up 1 empty switch in `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:461$4456'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:461$4456'.
Found and cleaned up 6 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:517$4450'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:517$4450'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:833$4448'.
Found and cleaned up 32 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:589$4393'.
Found and cleaned up 14 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:543$4392'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:543$4392'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:170$4317'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:146$4307'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:146$4307'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:123$4298'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:123$4298'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:189$1677'.
Removing empty process `ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:189$1677'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:176$1676'.
Removing empty process `ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:176$1676'.
Found and cleaned up 5 empty switches in `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:135$1651'.
Removing empty process `ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:135$1651'.
Removing empty process `ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:127$1649'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:65$1647'.
Removing empty process `ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:65$1647'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:58$1644'.
Removing empty process `ibex_wrapper.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:58$1644'.
Removing empty process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:0$4270'.
Found and cleaned up 1 empty switch in `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:598$4267'.
Removing empty process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:598$4267'.
Removing empty process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:586$4265'.
Found and cleaned up 1 empty switch in `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:449$4251'.
Removing empty process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:449$4251'.
Found and cleaned up 1 empty switch in `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:439$4246'.
Removing empty process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_if_stage.v:439$4246'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:0$4245'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:0$4244'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:863$4225'.
Found and cleaned up 1 empty switch in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4223'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4223'.
Found and cleaned up 1 empty switch in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4221'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:679$4221'.
Found and cleaned up 1 empty switch in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:661$4219'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:661$4219'.
Found and cleaned up 6 empty switches in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:896$4187'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:889$4185'.
Found and cleaned up 4 empty switches in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:757$4125'.
Found and cleaned up 1 empty switch in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:689$4124'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:689$4124'.
Found and cleaned up 1 empty switch in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:616$4118'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:616$4118'.
Removing empty process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_wb_stage.v:0$4098'.
Removing empty process `ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:0$1315'.
Found and cleaned up 1 empty switch in `\ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:552$1299'.
Removing empty process `ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:552$1299'.
Removing empty process `ibex_core.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_core.v:546$1297'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4058'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4054'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4051'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4048'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4045'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4042'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1190$4037'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1117$4032'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1095$4031'.
Found and cleaned up 1 empty switch in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1089$4029'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:1089$4029'.
Found and cleaned up 1 empty switch in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:783$4016'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:783$4016'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:775$4013'.
Found and cleaned up 9 empty switches in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:653$3946'.
Found and cleaned up 4 empty switches in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:543$3906'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3756'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3756'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3754'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3754'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3752'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3752'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3750'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3750'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3748'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3748'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3746'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3746'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3744'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3744'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3742'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3742'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3740'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3740'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3738'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3738'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3736'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3736'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3734'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3734'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3732'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3732'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3730'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3730'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3728'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3728'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3726'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3726'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3724'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3724'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3722'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3722'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3720'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3720'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3718'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3718'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3716'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3716'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3714'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3714'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3712'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3712'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3710'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3710'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3708'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3708'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3706'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3706'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3704'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3704'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3702'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3702'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3700'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3700'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3698'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3698'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3696'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:47$3696'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:37$3596'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4671'.
Removing empty process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$/openLANE_flow/designs/ibex_wrapper/src/ibex_csr.v:19$4671'.
Cleaned up 257 empty switches.

31.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.
Deleting now unused module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.
Deleting now unused module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.
Deleting now unused module $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.
Deleting now unused module ibex_compressed_decoder.
Deleting now unused module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.
Deleting now unused module prim_clock_gating.
Deleting now unused module $paramod\ibex_counter\CounterWidth=64.
Deleting now unused module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.
Deleting now unused module ibex_load_store_unit.
Deleting now unused module $paramod\ibex_fetch_fifo\NUM_REQS=2.
Deleting now unused module $paramod\ibex_alu\RV32B=0.
Deleting now unused module $paramod\ibex_multdiv_fast\RV32M=2.
Deleting now unused module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Deleting now unused module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Deleting now unused module $paramod\ibex_prefetch_buffer\BranchPredictor=1'0.
Deleting now unused module $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.
Deleting now unused module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Deleting now unused module $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Deleting now unused module $paramod\ibex_wb_stage\WritebackStage=1'0.
Deleting now unused module ibex_core.
Deleting now unused module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Deleting now unused module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Deleting now unused module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.
<suppressed ~33 debug messages>

31.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~530 debug messages>

31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 748 unused cells and 3139 unused wires.
<suppressed ~780 debug messages>

31.6. Executing CHECK pass (checking for obvious problems).
checking module ibex_wrapper..
found and reported 0 problems.

31.7. Executing OPT pass (performing simple optimizations).

31.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

31.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~8583 debug messages>
Removed a total of 2861 cells.

31.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\core.\id_stage_i.$procmux$9151: \core.id_stage_i.id_fsm_q -> 1'1
      Replacing known input bits on port B of cell $flatten\core.\id_stage_i.$procmux$9230: \core.id_stage_i.id_fsm_q -> 1'0
      Replacing known input bits on port A of cell $flatten\core.\id_stage_i.\controller_i.$procmux$7514: \core.id_stage_i.controller_i.nmi_mode_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5788.
    dead port 2/2 on $mux $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5800.
    dead port 2/2 on $mux $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5812.
    dead port 2/2 on $mux $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5696.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$11584.
    dead port 2/2 on $mux $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5776.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9153.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9155.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9161.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9163.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9169.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9171.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9177.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9179.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9185.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9187.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9198.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9200.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9202.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9204.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9215.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9217.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9219.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9221.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9232.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9234.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9236.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9238.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9247.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9249.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9251.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9266.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9268.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9283.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9285.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9300.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9302.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9316.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9318.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9331.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9333.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9345.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9347.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9361.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9363.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9376.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9378.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9414.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9420.
    dead port 2/2 on $mux $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5702.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9426.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9432.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9438.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9444.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9450.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9456.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9504.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9507.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.$procmux$9513.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.$procmux$9567.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7236.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7239.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7242.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7245.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7248.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7254.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7257.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7260.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7263.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7269.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7272.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7275.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7278.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7284.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7287.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7290.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7296.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7299.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7302.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7308.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7311.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7314.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7320.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7323.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7329.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7332.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7338.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7341.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7347.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7350.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7356.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7362.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7368.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7374.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7380.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7404.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7411.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7414.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7417.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7420.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7422.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7429.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7432.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7435.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7437.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7444.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7447.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7449.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7456.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7459.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7461.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7468.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7471.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7473.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7480.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7483.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7485.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7492.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7495.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7497.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7504.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7507.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7509.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7516.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7519.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7521.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7528.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7530.
    dead port 2/2 on $mux $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5708.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7537.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7539.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7546.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7548.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7555.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7557.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7564.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7566.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7573.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7575.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7582.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7584.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7591.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7593.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7603.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7605.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7607.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7609.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7611.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7613.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7623.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7625.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7627.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7629.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7631.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7633.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7643.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7645.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7647.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7649.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7651.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7653.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7683.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7685.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7687.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7689.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7691.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7693.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7703.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7705.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7707.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7709.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7711.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7713.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7723.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7725.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7727.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7729.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7731.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7733.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7750.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7752.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7769.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7771.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7786.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7788.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7803.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7805.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7820.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7822.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7854.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7856.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7871.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7873.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7885.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7891.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7897.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7903.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7915.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7921.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7927.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7933.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7939.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7945.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7951.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7957.
    dead port 2/2 on $mux $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5715.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7963.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7969.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7976.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7990.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$11313.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$7997.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8002.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8004.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8013.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8015.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8023.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8031.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8039.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8047.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8055.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8063.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8071.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$10016.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8079.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10018.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8090.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8093.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8096.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8098.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8100.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8111.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8114.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8116.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8118.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8129.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8131.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8133.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8173.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8175.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8185.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8187.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8238.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8247.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8256.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8265.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8274.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8283.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8295.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8297.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8299.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8311.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8313.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8315.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10043.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8326.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8328.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8339.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8341.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8351.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8361.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10063.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8371.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8381.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8418.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8420.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10083.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8450.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8461.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8463.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8473.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8483.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10096.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8494.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8505.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8516.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8527.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8538.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10109.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8550.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8562.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10129.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10142.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10155.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10168.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10181.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10194.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10207.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10220.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10233.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10247.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10249.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10268.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10289.
    dead port 2/2 on $mux $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5731.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10291.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10551.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10587.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8731.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8734.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8737.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8740.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8743.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8746.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8749.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8752.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8755.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8758.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8761.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8764.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8767.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8773.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8776.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8779.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8782.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8785.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8788.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8791.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8794.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8797.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8800.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8803.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8806.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8812.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8815.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8818.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8821.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8824.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8827.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8830.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8833.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8836.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8839.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8842.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8848.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8851.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8854.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8857.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8860.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8863.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8866.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8869.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8872.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8875.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8881.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8884.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8887.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8890.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8893.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8896.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8899.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8902.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8905.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8911.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8914.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8917.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8920.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8923.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8926.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8929.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8932.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8938.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8941.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8944.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8947.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8950.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8953.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8956.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8962.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8965.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8968.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8971.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8974.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8977.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8983.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8986.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8989.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8992.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$8995.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$9001.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$9004.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$9007.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$9010.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$9016.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$9019.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$9022.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$9028.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$9031.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\controller_i.$procmux$9037.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5910.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5912.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5917.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5923.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5928.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5934.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5939.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5941.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5946.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5948.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5953.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5955.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5960.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5962.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5969.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5977.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5985.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$5992.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6017.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6019.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10594.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6031.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6033.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6049.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6051.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6059.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6067.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6075.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6085.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6087.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6089.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6098.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6100.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6106.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6108.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6115.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6117.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6132.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6145.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6158.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6172.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6186.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6200.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6214.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6233.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6247.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6262.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6276.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6291.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6306.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6322.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6337.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6352.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$11222.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6442.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6444.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10602.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6453.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6455.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6471.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6473.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6484.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6486.
    dead port 2/2 on $mux $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5690.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6497.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6499.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10611.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6506.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6508.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6516.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6518.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10621.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6527.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6529.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10632.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6539.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6541.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6547.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6553.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6559.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6565.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6571.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10644.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6577.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6583.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6595.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6607.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6613.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6631.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6633.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6640.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9637.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9639.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6648.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9641.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6655.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9647.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9649.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6662.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9651.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6686.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6688.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9657.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9659.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9661.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6701.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6703.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9667.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9669.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9671.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9677.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9679.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9681.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6718.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6720.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6728.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6736.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6744.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6753.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6756.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6758.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6760.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6770.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6773.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6775.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9694.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6777.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9696.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6785.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9698.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6788.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6790.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6792.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9707.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6803.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6806.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6808.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9709.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6810.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6819.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9718.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6822.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6824.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9720.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6826.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9729.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9731.
    dead port 1/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6839.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6841.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9740.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6843.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9742.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6852.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6854.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9751.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6865.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6867.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9753.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6869.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6880.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9762.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6882.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9764.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6884.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9773.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9775.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6896.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9784.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6898.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9786.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9795.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9797.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6908.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6921.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.$procmux$9806.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6923.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9808.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6937.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9816.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9824.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6951.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9832.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6966.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9840.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9848.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6981.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$6994.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9856.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9864.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9872.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9880.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$7008.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$7023.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$7038.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$7053.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9888.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$7069.
    dead port 2/2 on $mux $flatten\core.\id_stage_i.\decoder_i.$procmux$7085.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9896.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9904.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9912.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9920.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$9932.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10657.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.\mcycle_counter_i.$procmux$5052.
    dead port 1/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4768.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4771.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4773.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4775.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4784.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4786.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4788.
    dead port 1/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4798.
    dead port 1/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4800.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4802.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4804.
    dead port 1/2 on $mux $flatten\core.\cs_registers_i.\minstret_counter_i.$procmux$5052.
    dead port 1/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4813.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4815.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4817.
    dead port 1/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4826.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4828.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4830.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4838.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4840.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4848.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4850.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4859.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4861.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4871.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4873.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4882.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4891.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4902.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4904.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4906.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4917.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4919.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4921.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4931.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4933.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4935.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4944.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4946.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4955.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4957.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4966.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4968.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4977.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4979.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4990.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$5001.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$5012.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$5014.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$5024.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$5034.
    dead port 2/2 on $mux $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$5603.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5069.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5075.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5081.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10670.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5087.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5093.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5100.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5107.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10684.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5114.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5121.
    dead port 1/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5130.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5132.
    dead port 1/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5141.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5143.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5151.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5159.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5167.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5175.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5183.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5191.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10699.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5200.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5209.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5218.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5227.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5238.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5240.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5251.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5253.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10715.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5264.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5266.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5277.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5279.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5289.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10732.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5299.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5309.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5319.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5349.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5359.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5369.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10750.
    dead port 2/2 on $mux $flatten\core.\cs_registers_i.$procmux$10769.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5445.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5451.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5458.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5466.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5476.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5482.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5489.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5497.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5531.
    dead port 2/2 on $mux $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5768.
    dead port 1/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5540.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5542.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5548.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5558.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5560.
    dead port 1/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5570.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5572.
    dead port 2/2 on $mux $flatten\core.\load_store_unit_i.$procmux$5579.
    dead port 2/2 on $mux $procmux$9062.
    dead port 2/2 on $mux $procmux$9070.
    dead port 1/2 on $mux $procmux$9081.
    dead port 2/2 on $mux $procmux$9083.
    dead port 2/2 on $mux $procmux$9093.
Removed 714 multiplexer ports.
<suppressed ~290 debug messages>

31.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$10920: { $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11140: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5819: $auto$opt_reduce.cc:134:opt_mux$11929
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11317: { $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL $flatten\core.\cs_registers_i.$procmux$10586_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5825: { $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$11931 $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5769_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8565: { $flatten\core.\id_stage_i.\controller_i.$procmux$8575_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8574_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8573_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8551_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8495_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8300_CMP $auto$opt_reduce.cc:134:opt_mux$11933 $flatten\core.\id_stage_i.\controller_i.$procmux$7405_CMP }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11455: { $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5722: { $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5679_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5678_CMP $auto$opt_reduce.cc:134:opt_mux$11935 }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8577: { $flatten\core.\id_stage_i.\controller_i.$procmux$8300_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8101_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8005_CMP $auto$opt_reduce.cc:134:opt_mux$11937 $flatten\core.\id_stage_i.\controller_i.$procmux$7405_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8586: { $flatten\core.\id_stage_i.\controller_i.$procmux$8300_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8101_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8005_CMP $auto$opt_reduce.cc:134:opt_mux$11939 $flatten\core.\id_stage_i.\controller_i.$procmux$7405_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5835: $auto$opt_reduce.cc:134:opt_mux$11941
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8595: { $flatten\core.\id_stage_i.\controller_i.$procmux$8300_CMP $auto$opt_reduce.cc:134:opt_mux$11943 $flatten\core.\id_stage_i.\controller_i.$procmux$7405_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8602: $auto$opt_reduce.cc:134:opt_mux$11945
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8623: { $flatten\core.\id_stage_i.\controller_i.$procmux$8005_CMP $auto$opt_reduce.cc:134:opt_mux$11947 $flatten\core.\id_stage_i.\controller_i.$procmux$7405_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8637: { $flatten\core.\id_stage_i.\controller_i.$procmux$8495_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8300_CMP $auto$opt_reduce.cc:134:opt_mux$11949 }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11725: { $auto$opt_reduce.cc:134:opt_mux$11953 $auto$opt_reduce.cc:134:opt_mux$11951 }
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5733: { $auto$opt_reduce.cc:134:opt_mux$11957 $auto$opt_reduce.cc:134:opt_mux$11955 }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11051: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $auto$opt_reduce.cc:134:opt_mux$11959 $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8698: $flatten\core.\id_stage_i.\controller_i.$procmux$8005_CMP
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8706: { $auto$opt_reduce.cc:134:opt_mux$11961 $flatten\core.\id_stage_i.\controller_i.$procmux$7405_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.$procmux$9417: $auto$opt_reduce.cc:134:opt_mux$11963
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11006: { $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL $flatten\core.\cs_registers_i.$procmux$10586_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5738: { $auto$opt_reduce.cc:134:opt_mux$11967 $auto$opt_reduce.cc:134:opt_mux$11965 }
    New ctrl vector for $mux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$5967: { }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$5982: $auto$opt_reduce.cc:134:opt_mux$11969
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$5998: { $flatten\core.\id_stage_i.\decoder_i.$procmux$6014_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6013_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6012_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6011_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6010_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6009_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6008_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6007_CMP $auto$opt_reduce.cc:134:opt_mux$11971 }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6025: $auto$opt_reduce.cc:134:opt_mux$11973
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6043: $auto$opt_reduce.cc:134:opt_mux$11975
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11189: { $flatten\core.\cs_registers_i.$procmux$11221_CMP $flatten\core.\cs_registers_i.$procmux$11219_CMP $auto$opt_reduce.cc:134:opt_mux$11977 }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6355: { $flatten\core.\id_stage_i.\decoder_i.$procmux$6173_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6146_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6020_CMP }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11500: { $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6364: { $flatten\core.\id_stage_i.\decoder_i.$procmux$6248_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6173_CMP $auto$opt_reduce.cc:134:opt_mux$11981 $auto$opt_reduce.cc:134:opt_mux$11979 $flatten\core.\id_stage_i.\decoder_i.$procmux$5942_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$5913_CMP }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11363: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5743: { $auto$opt_reduce.cc:134:opt_mux$11985 $auto$opt_reduce.cc:134:opt_mux$11983 }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6377: { $flatten\core.\id_stage_i.\decoder_i.$procmux$6173_CMP $auto$opt_reduce.cc:134:opt_mux$11987 $flatten\core.\id_stage_i.\decoder_i.$procmux$6090_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6020_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$5942_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6389: { $flatten\core.\id_stage_i.\decoder_i.$procmux$6307_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6248_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6173_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6146_CMP $auto$opt_reduce.cc:134:opt_mux$11989 $flatten\core.\id_stage_i.\decoder_i.$procmux$5942_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6448: $auto$opt_reduce.cc:134:opt_mux$11991
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$10964: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6491: $auto$opt_reduce.cc:134:opt_mux$11993
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5748: { $auto$opt_reduce.cc:134:opt_mux$11997 $auto$opt_reduce.cc:134:opt_mux$11995 }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$9621: { $flatten\core.\cs_registers_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:791$4021_Y $flatten\core.\cs_registers_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:791$4020_Y $auto$opt_reduce.cc:134:opt_mux$11999 }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6645: $auto$opt_reduce.cc:134:opt_mux$12001
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6675: $auto$opt_reduce.cc:134:opt_mux$12003
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6695: { $flatten\core.\id_stage_i.\decoder_i.$procmux$6681_CMP $auto$opt_reduce.cc:134:opt_mux$12005 }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6709: { $auto$opt_reduce.cc:134:opt_mux$12011 $auto$opt_reduce.cc:134:opt_mux$12009 $auto$opt_reduce.cc:134:opt_mux$12007 }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6833: $flatten\core.\id_stage_i.\decoder_i.$procmux$6837_CTRL
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6892: $flatten\core.\id_stage_i.\decoder_i.$procmux$6837_CMP [0]
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11592: { $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6947: { $auto$opt_reduce.cc:134:opt_mux$12013 $flatten\core.\id_stage_i.\decoder_i.$procmux$6439_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6977: $auto$opt_reduce.cc:134:opt_mux$12015
    New ctrl vector for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7514: { }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11280: { $flatten\core.\cs_registers_i.$procmux$11221_CMP $flatten\core.\cs_registers_i.$procmux$11219_CMP $auto$opt_reduce.cc:134:opt_mux$12017 }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$7088: { $flatten\core.\id_stage_i.\decoder_i.$procmux$7070_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$7024_CMP $auto$opt_reduce.cc:134:opt_mux$12019 $flatten\core.\id_stage_i.\decoder_i.$procmux$6445_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$7105: { $auto$opt_reduce.cc:134:opt_mux$12021 $flatten\core.\id_stage_i.\decoder_i.$procmux$6634_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$7113: { $flatten\core.\id_stage_i.\decoder_i.$procmux$7024_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$7009_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6967_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6924_CMP $auto$opt_reduce.cc:134:opt_mux$12023 $flatten\core.\id_stage_i.\decoder_i.$procmux$6761_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6689_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6634_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6445_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$7226: $auto$opt_reduce.cc:134:opt_mux$12025
    New ctrl vector for $pmux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4911: { $auto$opt_reduce.cc:134:opt_mux$12027 $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4897_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11551: { $flatten\core.\cs_registers_i.$procmux$11221_CMP $flatten\core.\cs_registers_i.$procmux$11219_CMP $auto$opt_reduce.cc:134:opt_mux$12029 }
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5753: $auto$opt_reduce.cc:134:opt_mux$12031
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\alu_i.$procmux$5618: { $flatten\core.\ex_block_i.\alu_i.$procmux$5632_CTRL $flatten\core.\ex_block_i.\alu_i.$procmux$5631_CTRL $flatten\core.\ex_block_i.\alu_i.$procmux$5630_CTRL $flatten\core.\ex_block_i.\alu_i.$procmux$5628_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4994: { $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4877_CMP [1] $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4774_CMP $auto$opt_reduce.cc:134:opt_mux$12033 }
    New ctrl vector for $pmux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$5019: { $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4872_CMP $auto$opt_reduce.cc:134:opt_mux$12035 $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$5020_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11409: { $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5758: { $auto$opt_reduce.cc:134:opt_mux$12037 $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5678_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5677_CMP }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11230: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\load_store_unit_i.$procmux$5424: { $flatten\core.\load_store_unit_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:325$2138_Y $auto$opt_reduce.cc:134:opt_mux$12039 }
    New ctrl vector for $pmux cell $flatten\core.\load_store_unit_i.$procmux$5434: { $flatten\core.\load_store_unit_i.$procmux$5101_CMP $auto$opt_reduce.cc:134:opt_mux$12041 }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$10876: { $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5676: { $auto$opt_reduce.cc:134:opt_mux$12043 $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5678_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5677_CMP }
    New ctrl vector for $pmux cell $procmux$9048: { $procmux$9052_CMP $procmux$9050_CMP $auto$opt_reduce.cc:134:opt_mux$12045 }
    New ctrl vector for $pmux cell $procmux$9054: { $auto$opt_reduce.cc:134:opt_mux$12047 $procmux$9055_CMP }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11092: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10970_CTRL $flatten\core.\cs_registers_i.$procmux$10881_CTRL $flatten\core.\cs_registers_i.$procmux$11097_CTRL $flatten\core.\cs_registers_i.$procmux$10586_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$11950: { $flatten\core.\cs_registers_i.$procmux$11726_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$procmux$10913_CMP $flatten\core.\cs_registers_i.$procmux$10907_CMP $flatten\core.\cs_registers_i.$procmux$10906_CMP $flatten\core.\cs_registers_i.$procmux$10905_CMP $flatten\core.\cs_registers_i.$procmux$10904_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10882_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CMP $flatten\core.\cs_registers_i.$procmux$10593_CMP $flatten\core.\cs_registers_i.$procmux$10586_CMP $flatten\core.\cs_registers_i.$procmux$10062_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12002: { $flatten\core.\id_stage_i.\decoder_i.$procmux$6676_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6677_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6678_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6679_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6680_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6681_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6682_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6683_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6684_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12032: { $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4860_CMP $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4872_CMP $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4877_CMP [3:2] $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4877_CMP [0] $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4878_CMP }
  Optimizing cells in module \ibex_wrapper.
Performed a total of 75 changes.

31.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~195 debug messages>
Removed a total of 65 cells.

31.7.6. Executing OPT_DFF pass (perform DFF optimizations).

31.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 51 unused cells and 2257 unused wires.
<suppressed ~79 debug messages>

31.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~5 debug messages>

31.7.9. Rerunning OPT passes. (Maybe there is more to do..)

31.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~306 debug messages>

31.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5722: { $auto$opt_reduce.cc:134:opt_mux$12049 $auto$opt_reduce.cc:134:opt_mux$11935 }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6364: { $auto$opt_reduce.cc:134:opt_mux$12051 $auto$opt_reduce.cc:134:opt_mux$11981 $auto$opt_reduce.cc:134:opt_mux$11979 $flatten\core.\id_stage_i.\decoder_i.$procmux$5942_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$5913_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$7088: { $auto$opt_reduce.cc:134:opt_mux$12053 $auto$opt_reduce.cc:134:opt_mux$12019 $flatten\core.\id_stage_i.\decoder_i.$procmux$6445_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$7099: { $auto$opt_reduce.cc:134:opt_mux$12055 $flatten\core.\id_stage_i.\decoder_i.$procmux$6634_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$7152: $auto$opt_reduce.cc:134:opt_mux$12057
    New ctrl vector for $pmux cell $flatten\core.\load_store_unit_i.$procmux$5397: { $flatten\core.\load_store_unit_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:325$2138_Y $auto$opt_reduce.cc:134:opt_mux$12059 }
  Optimizing cells in module \ibex_wrapper.
Performed a total of 6 changes.

31.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

31.7.13. Executing OPT_DFF pass (perform DFF optimizations).

31.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

31.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

31.7.16. Rerunning OPT passes. (Maybe there is more to do..)

31.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~306 debug messages>

31.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.7.20. Executing OPT_DFF pass (perform DFF optimizations).

31.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..

31.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

31.7.23. Finished OPT passes. (There is nothing left to do.)

31.8. Executing FSM pass (extract and optimize FSM).

31.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ibex_wrapper.core.cs_registers_i.u_cpuctrl_csr.rdata_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ibex_wrapper.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q.
Found FSM state register ibex_wrapper.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q.
Not marking ibex_wrapper.core.id_stage_i.controller_i.ctrl_fsm_cs as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register ibex_wrapper.core.load_store_unit_i.data_type_q.
Not marking ibex_wrapper.core.load_store_unit_i.ls_fsm_cs as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking ibex_wrapper.state as FSM state register:
    Circuit seems to be self-resetting.

31.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q' from module `\ibex_wrapper'.
  found $adff cell for state register: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$11855
  root of input selection tree: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5677_CMP
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5678_CMP
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5679_CMP
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5680_CMP
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:546$4550_Y
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5680_CMP
  found ctrl output: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5679_CMP
  found ctrl output: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5678_CMP
  found ctrl output: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5677_CMP
  ctrl inputs: { \core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:546$4550_Y }
  ctrl outputs: { $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5677_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5678_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5679_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5680_CMP }
  transition:       2'00 2'0- ->       2'00 6'000001
  transition:       2'00 2'1- ->       2'01 6'010001
  transition:       2'10 2'0- ->       2'10 6'100100
  transition:       2'10 2'10 ->       2'11 6'110100
  transition:       2'10 2'11 ->       2'00 6'000100
  transition:       2'01 2'0- ->       2'01 6'010010
  transition:       2'01 2'1- ->       2'10 6'100010
  transition:       2'11 2'0- ->       2'11 6'111000
  transition:       2'11 2'1- ->       2'00 6'001000
Extracting FSM `\core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q' from module `\ibex_wrapper'.
  found $adff cell for state register: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$11856
  root of input selection tree: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5769_CMP
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5777_CMP
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5828_CMP
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5820_CMP
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5821_CMP
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5789_CMP
  found state code: 3'110
  found state code: 3'101
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:659$4535_Y
  found state code: 3'011
  found state code: 3'100
  found state code: 3'010
  found ctrl input: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$logic_and$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:629$4524_Y
  found state code: 3'001
  found ctrl output: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5869_CMP
  found ctrl output: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5828_CMP
  found ctrl output: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5821_CMP
  found ctrl output: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5820_CMP
  found ctrl output: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5789_CMP
  found ctrl output: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5777_CMP
  found ctrl output: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5769_CMP
  ctrl inputs: { \core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$logic_and$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:629$4524_Y $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:659$4535_Y }
  ctrl outputs: { $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5769_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5777_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5789_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5820_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5821_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5828_CMP $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5869_CMP }
  transition:      3'000 3'0-- ->      3'000 10'0000010000
  transition:      3'000 3'10- ->      3'001 10'0010010000
  transition:      3'000 3'11- ->      3'110 10'1100010000
  transition:      3'100 3'0-- ->      3'100 10'1000100000
  transition:      3'100 3'1-- ->      3'101 10'1010100000
  transition:      3'010 3'0-- ->      3'010 10'0100001000
  transition:      3'010 3'1-- ->      3'011 10'0110001000
  transition:      3'110 3'0-- ->      3'110 10'1100000001
  transition:      3'110 3'1-- ->      3'000 10'0000000001
  transition:      3'001 3'0-- ->      3'001 10'0010000100
  transition:      3'001 3'1-- ->      3'010 10'0100000100
  transition:      3'101 3'0-- ->      3'101 10'1011000000
  transition:      3'101 3'1-- ->      3'110 10'1101000000
  transition:      3'011 3'0-- ->      3'011 10'0110000010
  transition:      3'011 3'1-0 ->      3'011 10'0110000010
  transition:      3'011 3'1-1 ->      3'100 10'1000000010
Extracting FSM `\core.load_store_unit_i.data_type_q' from module `\ibex_wrapper'.
  found $adff cell for state register: $flatten\core.\load_store_unit_i.$procdff$11843
  root of input selection tree: $flatten\core.\load_store_unit_i.$0\data_type_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \core.load_store_unit_i.ctrl_update
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12025
  found ctrl input: $flatten\core.\id_stage_i.\decoder_i.$procmux$6440_CMP
  found ctrl input: $flatten\core.\id_stage_i.\decoder_i.$procmux$6936_CMP
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\core.\load_store_unit_i.$procmux$5439_CMP [0]
  found ctrl output: $flatten\core.\load_store_unit_i.$procmux$5439_CMP [1]
  found ctrl output: $flatten\core.\load_store_unit_i.$procmux$5440_CMP
  found ctrl output: $flatten\core.\load_store_unit_i.$procmux$5441_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$12025 $flatten\core.\id_stage_i.\decoder_i.$procmux$6440_CMP $flatten\core.\id_stage_i.\decoder_i.$procmux$6936_CMP \core.load_store_unit_i.ctrl_update }
  ctrl outputs: { $flatten\core.\load_store_unit_i.$procmux$5441_CMP $flatten\core.\load_store_unit_i.$procmux$5440_CMP $flatten\core.\load_store_unit_i.$procmux$5439_CMP $flatten\core.\load_store_unit_i.$0\data_type_q[1:0] }
  transition:       2'00 4'---0 ->       2'00 6'100000
  transition:       2'00 4'0--1 ->       2'00 6'100000
  transition:       2'00 4'1001 ->       2'00 6'100000
  transition:       2'00 4'1-11 ->       2'10 6'100010
  transition:       2'00 4'11-1 ->       2'01 6'100001
  transition:       2'10 4'---0 ->       2'10 6'000110
  transition:       2'10 4'0--1 ->       2'00 6'000100
  transition:       2'10 4'1001 ->       2'00 6'000100
  transition:       2'10 4'1-11 ->       2'10 6'000110
  transition:       2'10 4'11-1 ->       2'01 6'000101
  transition:       2'01 4'---0 ->       2'01 6'010001
  transition:       2'01 4'0--1 ->       2'00 6'010000
  transition:       2'01 4'1001 ->       2'00 6'010000
  transition:       2'01 4'1-11 ->       2'10 6'010010
  transition:       2'01 4'11-1 ->       2'01 6'010001

31.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\core.load_store_unit_i.data_type_q$12075' from module `\ibex_wrapper'.
Optimizing FSM `$fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$12066' from module `\ibex_wrapper'.
Optimizing FSM `$fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$12060' from module `\ibex_wrapper'.

31.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 26 unused cells and 26 unused wires.
<suppressed ~29 debug messages>

31.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$12060' from module `\ibex_wrapper'.
  Removing unused output signal $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [0].
  Removing unused output signal $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [1].
Optimizing FSM `$fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$12066' from module `\ibex_wrapper'.
  Removing unused output signal $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [0].
  Removing unused output signal $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [1].
  Removing unused output signal $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [2].
Optimizing FSM `$fsm$\core.load_store_unit_i.data_type_q$12075' from module `\ibex_wrapper'.
  Removing unused output signal $flatten\core.\load_store_unit_i.$0\data_type_q[1:0] [0].
  Removing unused output signal $flatten\core.\load_store_unit_i.$0\data_type_q[1:0] [1].

31.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$12060' from module `\ibex_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$12066' from module `\ibex_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------
Recoding FSM `$fsm$\core.load_store_unit_i.data_type_q$12075' from module `\ibex_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

31.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$12060' from module `ibex_wrapper':
-------------------------------------

  Information on FSM $fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$12060 (\core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:546$4550_Y
    1: \core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal

  Output signals:
    0: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5680_CMP
    1: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5679_CMP
    2: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5678_CMP
    3: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5677_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 4'0001
      1:     0 2'1-   ->     2 4'0001
      2:     1 2'11   ->     0 4'0100
      3:     1 2'0-   ->     1 4'0100
      4:     1 2'10   ->     3 4'0100
      5:     2 2'1-   ->     1 4'0010
      6:     2 2'0-   ->     2 4'0010
      7:     3 2'1-   ->     0 4'1000
      8:     3 2'0-   ->     3 4'1000

-------------------------------------

FSM `$fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$12066' from module `ibex_wrapper':
-------------------------------------

  Information on FSM $fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$12066 (\core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q):

  Number of input signals:    3
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:659$4535_Y
    1: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$logic_and$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:629$4524_Y
    2: \core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal

  Output signals:
    0: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5869_CMP
    1: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5828_CMP
    2: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5821_CMP
    3: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5820_CMP
    4: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5789_CMP
    5: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5777_CMP
    6: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5769_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 7'0010000
      1:     0 3'11-   ->     3 7'0010000
      2:     0 3'10-   ->     4 7'0010000
      3:     1 3'0--   ->     1 7'0100000
      4:     1 3'1--   ->     5 7'0100000
      5:     2 3'0--   ->     2 7'0001000
      6:     2 3'1--   ->     6 7'0001000
      7:     3 3'1--   ->     0 7'0000001
      8:     3 3'0--   ->     3 7'0000001
      9:     4 3'1--   ->     2 7'0000100
     10:     4 3'0--   ->     4 7'0000100
     11:     5 3'1--   ->     3 7'1000000
     12:     5 3'0--   ->     5 7'1000000
     13:     6 3'1-1   ->     1 7'0000010
     14:     6 3'1-0   ->     6 7'0000010
     15:     6 3'0--   ->     6 7'0000010

-------------------------------------

FSM `$fsm$\core.load_store_unit_i.data_type_q$12075' from module `ibex_wrapper':
-------------------------------------

  Information on FSM $fsm$\core.load_store_unit_i.data_type_q$12075 (\core.load_store_unit_i.data_type_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       3

  Input signals:
    0: \core.load_store_unit_i.ctrl_update
    1: $flatten\core.\id_stage_i.\decoder_i.$procmux$6936_CMP
    2: $flatten\core.\id_stage_i.\decoder_i.$procmux$6440_CMP
    3: $auto$opt_reduce.cc:134:opt_mux$12025

  Output signals:
    0: $flatten\core.\load_store_unit_i.$procmux$5439_CMP [0]
    1: $flatten\core.\load_store_unit_i.$procmux$5439_CMP [1]
    2: $flatten\core.\load_store_unit_i.$procmux$5440_CMP
    3: $flatten\core.\load_store_unit_i.$procmux$5441_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'1000
      1:     0 4'1001   ->     0 4'1000
      2:     0 4'0--1   ->     0 4'1000
      3:     0 4'1-11   ->     1 4'1000
      4:     0 4'11-1   ->     2 4'1000
      5:     1 4'1001   ->     0 4'0001
      6:     1 4'0--1   ->     0 4'0001
      7:     1 4'---0   ->     1 4'0001
      8:     1 4'1-11   ->     1 4'0001
      9:     1 4'11-1   ->     2 4'0001
     10:     2 4'1001   ->     0 4'0100
     11:     2 4'0--1   ->     0 4'0100
     12:     2 4'1-11   ->     1 4'0100
     13:     2 4'---0   ->     2 4'0100
     14:     2 4'11-1   ->     2 4'0100

-------------------------------------

31.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$12060' from module `\ibex_wrapper'.
Mapping FSM `$fsm$\core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$12066' from module `\ibex_wrapper'.
Mapping FSM `$fsm$\core.load_store_unit_i.data_type_q$12075' from module `\ibex_wrapper'.

31.9. Executing OPT pass (performing simple optimizations).

31.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~23 debug messages>

31.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

31.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~303 debug messages>

31.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\core.\load_store_unit_i.$procdff$11846 ($adff) from module ibex_wrapper (D = \HRDATA [31:8], Q = \core.load_store_unit_i.rdata_q).
Adding EN signal on $flatten\core.\load_store_unit_i.$procdff$11845 ($adff) from module ibex_wrapper (D = \core.load_store_unit_i.lsu_we_i, Q = \core.load_store_unit_i.data_we_q).
Adding EN signal on $flatten\core.\load_store_unit_i.$procdff$11844 ($adff) from module ibex_wrapper (D = \core.load_store_unit_i.lsu_sign_ext_i, Q = \core.load_store_unit_i.data_sign_ext_q).
Adding EN signal on $flatten\core.\load_store_unit_i.$procdff$11842 ($adff) from module ibex_wrapper (D = \core.ex_block_i.alu_adder_result_ext [2:1], Q = \core.load_store_unit_i.rdata_offset_q).
Adding EN signal on $flatten\core.\load_store_unit_i.$procdff$11841 ($adff) from module ibex_wrapper (D = \core.ex_block_i.alu_adder_result_ext [32:1], Q = \core.load_store_unit_i.addr_last_q).
Adding EN signal on $flatten\core.\load_store_unit_i.$procdff$11840 ($adff) from module ibex_wrapper (D = \core.load_store_unit_i.ls_fsm_ns, Q = \core.load_store_unit_i.ls_fsm_cs).
Adding EN signal on $flatten\core.\load_store_unit_i.$procdff$11839 ($adff) from module ibex_wrapper (D = \core.load_store_unit_i.lsu_err_d, Q = \core.load_store_unit_i.lsu_err_q).
Adding EN signal on $flatten\core.\load_store_unit_i.$procdff$11838 ($adff) from module ibex_wrapper (D = \core.load_store_unit_i.pmp_err_d, Q = \core.load_store_unit_i.pmp_err_q).
Adding EN signal on $flatten\core.\load_store_unit_i.$procdff$11837 ($adff) from module ibex_wrapper (D = \core.load_store_unit_i.handle_misaligned_d, Q = \core.load_store_unit_i.handle_misaligned_q).
Adding EN signal on $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$11854 ($dff) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d, Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q).
Adding EN signal on $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$11852 ($dff) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [0], Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]).
Adding EN signal on $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$11851 ($dff) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [31:0], Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:0]).
Adding EN signal on $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$11850 ($dff) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [1], Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]).
Adding EN signal on $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$11849 ($dff) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [63:32], Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:32]).
Adding EN signal on $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$11848 ($dff) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_pmp_err_q [0], Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2]).
Adding EN signal on $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$11847 ($dff) from module ibex_wrapper (D = \HRDATA, Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:64]).
Adding EN signal on $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$11874 ($dff) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [31:2], Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:2]).
Adding EN signal on $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$11874 ($dff) from module ibex_wrapper (D = $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:149$4309_Y [1:0], Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [1:0]).
Adding SRST signal on $auto$opt_dff.cc:764:run$12292 ($dffe) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [0], Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [0], rval = 1'0).
Adding EN signal on $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$11873 ($dff) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d, Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q).
Adding EN signal on $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$11872 ($adff) from module ibex_wrapper (D = { 1'0 \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_pmp_err_q [1] }, Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_pmp_err_q).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$12295 ($adffe) from module ibex_wrapper.
Adding EN signal on $flatten\core.\if_stage_i.$procdff$11885 ($dff) from module ibex_wrapper (D = { \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Q = \core.if_stage_i.pc_id_o).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12296 ($dffe) from module ibex_wrapper.
Adding EN signal on $flatten\core.\if_stage_i.$procdff$11884 ($dff) from module ibex_wrapper (D = \core.if_stage_i.illegal_c_instr_out, Q = \core.if_stage_i.illegal_c_insn_id_o).
Adding EN signal on $flatten\core.\if_stage_i.$procdff$11883 ($dff) from module ibex_wrapper (D = \core.if_stage_i.fetch_err_plus2, Q = \core.if_stage_i.instr_fetch_err_plus2_o).
Adding SRST signal on $auto$opt_dff.cc:764:run$12298 ($dffe) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_plus2, Q = \core.if_stage_i.instr_fetch_err_plus2_o, rval = 1'0).
Adding EN signal on $flatten\core.\if_stage_i.$procdff$11882 ($dff) from module ibex_wrapper (D = \core.if_stage_i.instr_err_out, Q = \core.if_stage_i.instr_fetch_err_o).
Adding EN signal on $flatten\core.\if_stage_i.$procdff$11881 ($dff) from module ibex_wrapper (D = \core.if_stage_i.instr_is_compressed_out, Q = \core.if_stage_i.instr_is_compressed_id_o).
Adding EN signal on $flatten\core.\if_stage_i.$procdff$11880 ($dff) from module ibex_wrapper (D = \core.if_stage_i.compressed_decoder_i.instr_i [15:0], Q = \core.if_stage_i.instr_rdata_c_id_o).
Adding EN signal on $flatten\core.\if_stage_i.$procdff$11879 ($dff) from module ibex_wrapper (D = \core.if_stage_i.instr_out, Q = \core.if_stage_i.instr_rdata_alu_id_o).
Adding EN signal on $flatten\core.\if_stage_i.$procdff$11878 ($dff) from module ibex_wrapper (D = \core.if_stage_i.instr_out, Q = \core.if_stage_i.instr_rdata_id_o).
Adding EN signal on $flatten\core.\id_stage_i.\controller_i.$procdff$11863 ($adff) from module ibex_wrapper (D = \core.id_stage_i.controller_i.debug_mode_d, Q = \core.id_stage_i.controller_i.debug_mode_q).
Adding EN signal on $flatten\core.\id_stage_i.\controller_i.$procdff$11862 ($adff) from module ibex_wrapper (D = \core.id_stage_i.controller_i.nmi_mode_d, Q = \core.id_stage_i.controller_i.nmi_mode_q).
Adding EN signal on $flatten\core.\id_stage_i.\controller_i.$procdff$11861 ($adff) from module ibex_wrapper (D = \core.id_stage_i.controller_i.ctrl_fsm_ns, Q = \core.id_stage_i.controller_i.ctrl_fsm_cs).
Adding EN signal on $flatten\core.\id_stage_i.$procdff$11891 ($adff) from module ibex_wrapper (D = $flatten\core.\id_stage_i.$2\id_fsm_d[0:0], Q = \core.id_stage_i.id_fsm_q).
Adding EN signal on $flatten\core.\id_stage_i.$procdff$11890 ($adff) from module ibex_wrapper (D = \core.id_stage_i.imd_val_d_ex_i [67:34], Q = \core.id_stage_i.imd_val_q [67:34]).
Adding EN signal on $flatten\core.\id_stage_i.$procdff$11889 ($adff) from module ibex_wrapper (D = \core.id_stage_i.imd_val_d_ex_i [33:32], Q = \core.id_stage_i.imd_val_q [33:32]).
Adding EN signal on $flatten\core.\id_stage_i.$procdff$11889 ($adff) from module ibex_wrapper (D = \core.id_stage_i.imd_val_d_ex_i [31:0], Q = \core.id_stage_i.imd_val_q [31:0]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11926 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [31:0]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11925 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [63:32]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11924 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [95:64]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11923 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [127:96]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11922 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [159:128]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11921 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [191:160]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11920 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [223:192]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11919 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [255:224]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11918 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [287:256]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11917 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [319:288]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11916 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [351:320]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11915 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [383:352]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11914 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [415:384]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11913 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [447:416]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11912 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [479:448]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11911 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [511:480]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11910 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [543:512]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11909 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [575:544]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11908 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [607:576]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11907 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [639:608]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11906 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [671:640]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11905 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [703:672]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11904 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [735:704]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11903 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [767:736]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11902 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [799:768]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11901 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [831:800]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11900 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [863:832]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11899 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [895:864]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11898 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [927:896]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11897 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [959:928]).
Adding EN signal on $flatten\core.\gen_regfile_ff.register_file_i.$procdff$11896 ($adff) from module ibex_wrapper (D = \core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.gen_regfile_ff.register_file_i.rf_reg_q [991:960]).
Adding EN signal on $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$11860 ($adff) from module ibex_wrapper (D = \core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_d, Q = \core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q).
Adding EN signal on $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$11859 ($adff) from module ibex_wrapper (D = \core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_d, Q = \core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q).
Adding EN signal on $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$11858 ($adff) from module ibex_wrapper (D = \core.ex_block_i.alu_i.is_equal, Q = \core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q).
Adding EN signal on $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$11857 ($adff) from module ibex_wrapper (D = $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:642$4530_Y, Q = \core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_mtvec_csr.$procdff$11831 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.u_mtvec_csr.wr_data_i, Q = \core.cs_registers_i.u_mtvec_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_mtval_csr.$procdff$11834 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.u_mtval_csr.wr_data_i, Q = \core.cs_registers_i.u_mtval_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_mstatus_csr.$procdff$11927 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.u_mstatus_csr.wr_data_i [5:2], Q = \core.cs_registers_i.u_mstatus_csr.rdata_q [5:2]).
Adding EN signal on $flatten\core.\cs_registers_i.\u_mstatus_csr.$procdff$11927 ($adff) from module ibex_wrapper (D = { \core.cs_registers_i.csr_wdata_int [17] \core.cs_registers_i.csr_wdata_int [21] }, Q = \core.cs_registers_i.u_mstatus_csr.rdata_q [1:0]).
Adding EN signal on $flatten\core.\cs_registers_i.\u_mstack_epc_csr.$procdff$11834 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.u_mepc_csr.rdata_q, Q = \core.cs_registers_i.u_mstack_epc_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_mstack_csr.$procdff$11833 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.u_mstatus_csr.rdata_q [4:2], Q = \core.cs_registers_i.u_mstack_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_mstack_cause_csr.$procdff$11836 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.u_mcause_csr.rdata_q, Q = \core.cs_registers_i.u_mstack_cause_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_mscratch_csr.$procdff$11834 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.csr_wdata_int, Q = \core.cs_registers_i.u_mscratch_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_mie_csr.$procdff$11830 ($adff) from module ibex_wrapper (D = { \core.cs_registers_i.csr_wdata_int [3] \core.cs_registers_i.csr_wdata_int [7] \core.cs_registers_i.csr_wdata_int [11] \core.cs_registers_i.csr_wdata_int [30:16] }, Q = \core.cs_registers_i.u_mie_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_mepc_csr.$procdff$11834 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.u_mepc_csr.wr_data_i, Q = \core.cs_registers_i.u_mepc_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_mcause_csr.$procdff$11836 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.u_mcause_csr.wr_data_i, Q = \core.cs_registers_i.u_mcause_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_dscratch1_csr.$procdff$11834 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.csr_wdata_int, Q = \core.cs_registers_i.u_dscratch1_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_dscratch0_csr.$procdff$11834 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.csr_wdata_int, Q = \core.cs_registers_i.u_dscratch0_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_depc_csr.$procdff$11834 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.u_depc_csr.wr_data_i, Q = \core.cs_registers_i.u_depc_csr.rdata_q).
Adding EN signal on $flatten\core.\cs_registers_i.\u_dcsr_csr.$procdff$11832 ($adff) from module ibex_wrapper (D = { \core.cs_registers_i.u_dcsr_csr.wr_data_i [8:6] \core.cs_registers_i.u_dcsr_csr.wr_data_i [1:0] }, Q = { \core.cs_registers_i.u_dcsr_csr.rdata_q [8:6] \core.cs_registers_i.u_dcsr_csr.rdata_q [1:0] }).
Adding EN signal on $flatten\core.\cs_registers_i.\u_dcsr_csr.$procdff$11832 ($adff) from module ibex_wrapper (D = { 16'0100000000000000 \core.cs_registers_i.csr_wdata_int [15] 1'0 \core.cs_registers_i.csr_wdata_int [13:11] 5'00000 \core.cs_registers_i.csr_wdata_int [2] }, Q = { \core.cs_registers_i.u_dcsr_csr.rdata_q [31:9] \core.cs_registers_i.u_dcsr_csr.rdata_q [5:2] }).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 1-bit at position 25 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$12416 ($adffe) from module ibex_wrapper.
Adding EN signal on $flatten\core.\cs_registers_i.\u_cpuctrl_csr.$procdff$11836 ($adff) from module ibex_wrapper (D = 6'000000, Q = \core.cs_registers_i.u_cpuctrl_csr.rdata_q).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12417 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$12417 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$12417 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$12417 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$12417 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$12417 ($adffe) from module ibex_wrapper.
Adding EN signal on $flatten\core.\cs_registers_i.\minstret_counter_i.$procdff$11835 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.minstret_counter_i.counter_d [63:32], Q = \core.cs_registers_i.minstret_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\core.\cs_registers_i.\minstret_counter_i.$procdff$11835 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.minstret_counter_i.counter_d [31:0], Q = \core.cs_registers_i.minstret_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\core.\cs_registers_i.\mcycle_counter_i.$procdff$11835 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.mcycle_counter_i.counter_d [63:32], Q = \core.cs_registers_i.mcycle_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\core.\cs_registers_i.\mcycle_counter_i.$procdff$11835 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.mcycle_counter_i.counter_d [31:0], Q = \core.cs_registers_i.mcycle_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\core.\cs_registers_i.$procdff$11895 ($adff) from module ibex_wrapper (D = \core.cs_registers_i.priv_lvl_d, Q = \core.cs_registers_i.priv_lvl_q).
Adding EN signal on $flatten\core.\cs_registers_i.$procdff$11894 ($adff) from module ibex_wrapper (D = { \core.cs_registers_i.csr_wdata_int [2] 1'0 \core.cs_registers_i.csr_wdata_int [0] }, Q = \core.cs_registers_i.mcountinhibit_q).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$12449 ($adffe) from module ibex_wrapper.

31.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 84 unused cells and 129 unused wires.
<suppressed ~95 debug messages>

31.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~21 debug messages>

31.9.9. Rerunning OPT passes. (Maybe there is more to do..)

31.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~250 debug messages>

31.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$10876: { $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10882_CTRL $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11006: { $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10882_CTRL $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11092: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10882_CTRL $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11140: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10882_CTRL $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11317: { $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10882_CTRL $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11363: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10882_CTRL $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11409: { $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $auto$opt_reduce.cc:134:opt_mux$12451 $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10882_CTRL $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11455: { $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10882_CTRL $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11500: { $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10882_CTRL $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
  Optimizing cells in module \ibex_wrapper.
Performed a total of 9 changes.

31.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~162 debug messages>
Removed a total of 54 cells.

31.9.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12295 ($adffe) from module ibex_wrapper.

31.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 0 unused cells and 43 unused wires.
<suppressed ~1 debug messages>

31.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~5 debug messages>

31.9.16. Rerunning OPT passes. (Maybe there is more to do..)

31.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~251 debug messages>

31.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.9.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12285 ($dffe) from module ibex_wrapper.
Adding SRST signal on $auto$opt_dff.cc:764:run$12283 ($dffe) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2], Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$12281 ($dffe) from module ibex_wrapper (D = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1], Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0], rval = 1'0).

31.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 3 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

31.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

31.9.23. Rerunning OPT passes. (Maybe there is more to do..)

31.9.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

31.9.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.9.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.9.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$12452 ($sdffce) from module ibex_wrapper.
Adding SRST signal on $auto$opt_dff.cc:702:run$12299 ($sdffce) from module ibex_wrapper (D = $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$and$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:66$4688_Y, Q = \core.if_stage_i.instr_fetch_err_plus2_o, rval = 1'0).

31.9.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

31.9.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~3 debug messages>

31.9.30. Rerunning OPT passes. (Maybe there is more to do..)

31.9.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~248 debug messages>

31.9.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.9.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.9.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$12453 ($sdffce) from module ibex_wrapper.

31.9.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

31.9.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~7 debug messages>

31.9.37. Rerunning OPT passes. (Maybe there is more to do..)

31.9.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~246 debug messages>

31.9.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.9.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.9.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$12456 ($sdffce) from module ibex_wrapper.

31.9.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

31.9.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~1 debug messages>

31.9.44. Rerunning OPT passes. (Maybe there is more to do..)

31.9.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~246 debug messages>

31.9.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.9.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.9.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12300 ($dffe) from module ibex_wrapper.

31.9.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

31.9.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~19 debug messages>

31.9.51. Rerunning OPT passes. (Maybe there is more to do..)

31.9.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~245 debug messages>

31.9.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.9.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

31.9.55. Executing OPT_DFF pass (perform DFF optimizations).

31.9.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

31.9.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~3 debug messages>

31.9.58. Rerunning OPT passes. (Maybe there is more to do..)

31.9.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~243 debug messages>

31.9.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.9.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.9.62. Executing OPT_DFF pass (perform DFF optimizations).

31.9.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

31.9.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

31.9.65. Rerunning OPT passes. (Maybe there is more to do..)

31.9.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~243 debug messages>

31.9.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.9.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.9.69. Executing OPT_DFF pass (perform DFF optimizations).

31.9.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..

31.9.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

31.9.72. Finished OPT passes. (There is nothing left to do.)

31.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4059 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4060 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4061 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4062 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4063 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4064 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4065 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4066 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4067 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4068 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4069 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4070 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4071 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4072 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4073 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port ibex_wrapper.$flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4074 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:580$3923 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:581$3924 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:582$3925 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:583$3926 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:584$3927 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:585$3928 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:586$3929 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:587$3930 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:588$3931 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:589$3932 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:590$3933 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:591$3934 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:592$3935 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:593$3936 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:594$3937 (core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port ibex_wrapper.$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:595$3938 (core.cs_registers_i.pmp_addr_rdata).
Removed top 7 bits (of 8) from port B of cell ibex_wrapper.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:63$1646 ($add).
Removed top 3 bits (of 5) from port B of cell ibex_wrapper.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:151$1652 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_wrapper.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:152$1653 ($eq).
Removed top 31 bits (of 32) from mux cell ibex_wrapper.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:152$1655 ($mux).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:154$1656 ($eq).
Removed top 31 bits (of 32) from mux cell ibex_wrapper.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:155$1659 ($mux).
Removed top 31 bits (of 32) from mux cell ibex_wrapper.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:167$1675 ($mux).
Removed top 4 bits (of 5) from port B of cell ibex_wrapper.$procmux$9084_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell ibex_wrapper.$procmux$9078 ($mux).
Removed top 2 bits (of 5) from mux cell ibex_wrapper.$procmux$9068 ($mux).
Removed top 2 bits (of 4) from port B of cell ibex_wrapper.$procmux$9057_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell ibex_wrapper.$procmux$9054 ($pmux).
Removed top 2 bits (of 4) from port B of cell ibex_wrapper.$procmux$9052_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_wrapper.$procmux$9051_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$12241 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$12211 ($eq).
Removed top 3 bits (of 4) from port B of cell ibex_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$12310 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$12323 ($ne).
Removed top 2 bits (of 3) from port B of cell ibex_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$12325 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$12332 ($ne).
Removed top 3 bits (of 4) from port B of cell ibex_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$12334 ($ne).
Removed top 5 bits (of 7) from port B of cell ibex_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$12344 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$12350 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$12433 ($ne).
Removed top 3 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3630 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3632 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3634 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3636 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3638 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3640 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3642 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3644 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3646 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3648 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3650 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3652 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3654 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3656 ($eq).
Removed top 21 bits (of 32) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$shiftx$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:0$3692 ($shiftx).
Removed top 21 bits (of 32) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$shiftx$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:0$3695 ($shiftx).
Removed top 31 bits (of 32) from port A of cell ibex_wrapper.$flatten\core.\cs_registers_i.$shl$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4003 ($shl).
Removed top 31 bits (of 32) from port A of cell ibex_wrapper.$flatten\core.\cs_registers_i.$and$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4005 ($and).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:791$4022 ($eq).
Removed top 1 bits (of 18) from port A of cell ibex_wrapper.$flatten\core.\cs_registers_i.$and$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:802$4027 ($and).
Removed cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10021 ($mux).
Removed top 1 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10042_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10062_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10586_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10610_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10620_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10631_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10643_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10683_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10698_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10714_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10731_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10749_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10768_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10823 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10826 ($mux).
Removed top 30 bits (of 32) from mux cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10844 ($mux).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP1 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP2 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP3 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP4 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP5 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP6 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP7 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP8 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP9 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP10 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP11 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP12 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP13 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP14 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP15 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP16 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP17 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP18 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP19 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP20 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP21 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP22 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP23 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP24 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP25 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP26 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP27 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10882_CMP28 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10888_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10889_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10890_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10891_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10892_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10893_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10894_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10895_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10896_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10897_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10898_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10899_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10900_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10901_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10902_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10903_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10904_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10905_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10906_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10907_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10956_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10996_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11206_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11207_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11208_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11209_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11210_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11211_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11212_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11213_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11214_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11215_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11216_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11217_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11218_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11219_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11220_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11551 ($pmux).
Removed top 1 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$11726_CMP0 ($eq).
Removed cell ibex_wrapper.$flatten\core.\cs_registers_i.\mcycle_counter_i.$procmux$5061 ($mux).
Removed cell ibex_wrapper.$flatten\core.\cs_registers_i.\mcycle_counter_i.$procmux$5058 ($mux).
Removed cell ibex_wrapper.$flatten\core.\cs_registers_i.\mcycle_counter_i.$procmux$5049 ($mux).
Removed top 63 bits (of 64) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.\mcycle_counter_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:31$4658 ($add).
Removed cell ibex_wrapper.$flatten\core.\cs_registers_i.\minstret_counter_i.$procmux$5061 ($mux).
Removed cell ibex_wrapper.$flatten\core.\cs_registers_i.\minstret_counter_i.$procmux$5058 ($mux).
Removed cell ibex_wrapper.$flatten\core.\cs_registers_i.\minstret_counter_i.$procmux$5049 ($mux).
Removed top 63 bits (of 64) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.\minstret_counter_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:31$4658 ($add).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$flatten\core.\load_store_unit_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:225$2108 ($eq).
Removed top 1 bits (of 3) from mux cell ibex_wrapper.$flatten\core.\load_store_unit_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:256$2114 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_wrapper.$flatten\core.\load_store_unit_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:259$2115 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_wrapper.$flatten\core.\load_store_unit_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:278$2120 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5067 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5085 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5098 ($mux).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5101_CMP0 ($eq).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5105 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5127 ($mux).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5133_CMP0 ($eq).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5138 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5181 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5189 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5198 ($mux).
Removed top 2 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5201_CMP0 ($eq).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5207 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5236 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5249 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5287 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5297 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5347 ($mux).
Removed cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5384 ($pmux).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5459_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5524_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5552 ($pmux).
Removed top 1 bits (of 4) from mux cell ibex_wrapper.$flatten\core.\load_store_unit_i.$procmux$5565 ($pmux).
Removed top 2 bits (of 34) from mux cell ibex_wrapper.$flatten\core.\ex_block_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_ex_block.v:384$4100 ($mux).
Removed top 3 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5632_CMP1 ($eq).
Removed top 4 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5632_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5631_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5630_CMP4 ($eq).
Removed top 2 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5630_CMP3 ($eq).
Removed top 2 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5630_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5630_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5628_CMP5 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5628_CMP4 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5628_CMP3 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5628_CMP2 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5628_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5628_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5627_CMP3 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5627_CMP2 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5627_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$procmux$5627_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:483$4635 ($eq).
Removed top 3 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:483$4634 ($eq).
Removed top 3 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:482$4632 ($eq).
Removed top 4 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:482$4631 ($eq).
Removed top 1 bits (of 33) from port Y of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$sshr$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:454$4624 ($sshr).
Removed top 2 bits (of 6) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:442$4619 ($eq).
Removed top 26 bits (of 32) from port A of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$sub$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:422$4611 ($sub).
Removed top 27 bits (of 32) from port Y of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$sub$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:422$4611 ($sub).
Removed top 5 bits (of 6) from port A of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$sub$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:422$4611 ($sub).
Removed top 1 bits (of 34) from port A of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:364$4596 ($add).
Removed top 1 bits (of 34) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:364$4596 ($add).
Removed top 1 bits (of 34) from port Y of cell ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:364$4596 ($add).
Removed cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5882 ($mux).
Removed top 1 bits (of 34) from mux cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5774 ($mux).
Removed cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5753 ($mux).
Removed top 1 bits (of 35) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4547 ($add).
Removed top 1 bits (of 35) from port Y of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4547 ($add).
Removed top 1 bits (of 35) from port A of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4547 ($add).
Removed top 18 bits (of 35) from port A of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4546 ($mul).
Removed top 18 bits (of 35) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4546 ($mul).
Removed top 1 bits (of 35) from port Y of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4546 ($mul).
Removed cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:677$4542 ($mux).
Removed cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:675$4541 ($mux).
Removed top 4 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:659$4535 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$sub$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:614$4520 ($sub).
Removed top 31 bits (of 32) from port A of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$shl$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:597$4509 ($shl).
Removed top 1 bits (of 33) from port A of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$or$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:596$4507 ($or).
Removed top 1 bits (of 33) from port B of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$or$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:596$4507 ($or).
Removed top 1 bits (of 33) from port Y of cell ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$or$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:596$4507 ($or).
Removed top 27 bits (of 32) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:615$4117 ($mux).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:760$4155 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:760$4156 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4169 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4170 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4172 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:764$4174 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:668$4220 ($mux).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.$procmux$9145_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.$procmux$9146_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.$procmux$9147_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.$procmux$9614_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6684_CMP3 ($eq).
Removed top 11 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6495_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6494_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6492_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6440_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6382_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6370_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6369_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6320 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6212 ($mux).
Removed top 2 bits (of 3) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6156 ($mux).
Removed top 1 bits (of 7) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6146_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6130_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6129_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6090_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6020_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6014_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6013_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6012_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6011_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6010_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6009_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6008_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6007_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6006_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6005_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6004_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6003_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6002_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6001_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$6000_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$5999_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$5942_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$procmux$5940_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_decoder.v:923$4488 ($eq).
Removed top 3 bits (of 4) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8728 ($mux).
Removed top 3 bits (of 4) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8574_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8573_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8551_CMP0 ($eq).
Removed cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8548 ($mux).
Removed cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8536 ($mux).
Removed top 2 bits (of 4) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8525 ($mux).
Removed top 1 bits (of 4) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8495_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8300_CMP0 ($eq).
Removed cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8236 ($mux).
Removed cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8171 ($mux).
Removed top 1 bits (of 4) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8101_CMP0 ($eq).
Removed top 3 bits (of 6) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8087 ($mux).
Removed cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$8021 ($mux).
Removed cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$7949 ($mux).
Removed cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$7943 ($mux).
Removed top 3 bits (of 6) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$7757 ($mux).
Removed top 4 bits (of 6) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$7721 ($mux).
Removed cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$7570 ($mux).
Removed cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$7525 ($mux).
Removed cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$7453 ($mux).
Removed top 2 bits (of 4) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$7408 ($mux).
Removed top 1 bits (of 4) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$7405_CMP0 ($eq).
Removed top 4 bits (of 6) from mux cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:775$4433 ($mux).
Removed top 1 bits (of 4) from port B of cell ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$ne$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:487$4362 ($ne).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.$procmux$9128_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.$procmux$9129_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.$procmux$9130_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.$procmux$9134_CMP0 ($eq).
Removed top 3 bits (of 32) from mux cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4975 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4932_CMP1 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4907_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4900_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4899_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4898_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4877_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4877_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4860_CMP0 ($eq).
Removed top 7 bits (of 32) from mux cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4811 ($mux).
Removed top 11 bits (of 32) from mux cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4765 ($mux).
Removed top 3 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_compressed_decoder.v:343$3325 ($eq).
Removed top 29 bits (of 31) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:88$4706 ($add).
Removed top 29 bits (of 32) from port B of cell ibex_wrapper.$flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:145$4306 ($add).
Removed top 4 bits (of 5) from port B of cell ibex_wrapper.$flatten\core.\gen_regfile_ff.register_file_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_register_file_ff.v:41$3628 ($eq).
Removed cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10094 ($mux).
Removed cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10179 ($mux).
Removed cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10218 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10592 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_wrapper.$flatten\core.\cs_registers_i.$procmux$10600 ($mux).
Removed top 29 bits (of 32) from port Y of cell ibex_wrapper.$flatten\core.\cs_registers_i.$or$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4006 ($or).
Removed top 29 bits (of 32) from port A of cell ibex_wrapper.$flatten\core.\cs_registers_i.$or$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4006 ($or).
Removed top 29 bits (of 32) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$or$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4006 ($or).
Removed top 29 bits (of 32) from port Y of cell ibex_wrapper.$flatten\core.\cs_registers_i.$shl$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4003 ($shl).
Removed top 29 bits (of 32) from port Y of cell ibex_wrapper.$flatten\core.\cs_registers_i.$and$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4005 ($and).
Removed top 29 bits (of 32) from port B of cell ibex_wrapper.$flatten\core.\cs_registers_i.$and$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4005 ($and).
Removed top 29 bits (of 32) from port Y of cell ibex_wrapper.$flatten\core.\cs_registers_i.$not$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4004 ($not).
Removed top 29 bits (of 32) from port A of cell ibex_wrapper.$flatten\core.\cs_registers_i.$not$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4004 ($not).
Removed top 29 bits (of 32) from port Y of cell ibex_wrapper.$flatten\core.\cs_registers_i.$shl$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4002 ($shl).
Removed top 3 bits (of 5) from wire ibex_wrapper.$3\nstate[4:0].
Removed top 2 bits (of 5) from wire ibex_wrapper.$4\nstate[4:0].
Removed top 23 bits (of 32) from wire ibex_wrapper.$flatten\core.\cs_registers_i.$1\dcsr_d[31:0].
Removed top 29 bits (of 32) from wire ibex_wrapper.$flatten\core.\cs_registers_i.$2$mem2reg_rd$\mhpmevent$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:613$3881_DATA[31:0]$3943.
Removed top 23 bits (of 32) from wire ibex_wrapper.$flatten\core.\cs_registers_i.$2\dcsr_d[31:0].
Removed top 29 bits (of 32) from wire ibex_wrapper.$flatten\core.\cs_registers_i.$2\mhpmcounter_we[31:0].
Removed top 29 bits (of 32) from wire ibex_wrapper.$flatten\core.\cs_registers_i.$2\mhpmcounterh_we[31:0].
Removed top 29 bits (of 32) from wire ibex_wrapper.$flatten\core.\cs_registers_i.$and$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4005_Y.
Removed top 29 bits (of 32) from wire ibex_wrapper.$flatten\core.\cs_registers_i.$not$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4004_Y.
Removed top 29 bits (of 32) from wire ibex_wrapper.$flatten\core.\cs_registers_i.$shl$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4002_Y.
Removed top 27 bits (of 32) from wire ibex_wrapper.$flatten\core.\ex_block_i.\alu_i.$sub$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:422$4611_Y.
Removed top 1 bits (of 34) from wire ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$3\op_remainder_d[33:0].
Removed top 1 bits (of 35) from wire ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4546_Y.
Removed top 1 bits (of 33) from wire ibex_wrapper.$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$or$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:596$4507_Y.
Removed top 29 bits (of 32) from wire ibex_wrapper.$flatten\core.\id_stage_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:668$4220_Y.
Removed top 3 bits (of 4) from wire ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$14\mfip_id[3:0].
Removed top 2 bits (of 4) from wire ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$17\ctrl_fsm_ns[3:0].
Removed top 2 bits (of 4) from wire ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0].
Removed top 3 bits (of 6) from wire ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$6\exc_cause_o[5:0].
Removed top 4 bits (of 6) from wire ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$9\exc_cause_o[5:0].
Removed top 3 bits (of 6) from wire ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$procmux$7757_Y.
Removed top 4 bits (of 6) from wire ibex_wrapper.$flatten\core.\id_stage_i.\controller_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:775$4433_Y.
Removed top 2 bits (of 3) from wire ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$2\imm_b_mux_sel_o[2:0].
Removed top 1 bits (of 3) from wire ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$4\imm_b_mux_sel_o[2:0].
Removed top 2 bits (of 3) from wire ibex_wrapper.$flatten\core.\id_stage_i.\decoder_i.$5\imm_b_mux_sel_o[2:0].
Removed top 11 bits (of 32) from wire ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$11\instr_o[31:0].
Removed top 7 bits (of 32) from wire ibex_wrapper.$flatten\core.\if_stage_i.\compressed_decoder_i.$9\instr_o[31:0].
Removed top 1 bits (of 3) from wire ibex_wrapper.$flatten\core.\load_store_unit_i.$2\ls_fsm_ns[2:0].
Removed top 1 bits (of 4) from wire ibex_wrapper.$flatten\core.\load_store_unit_i.$3\data_be[3:0].
Removed top 1 bits (of 3) from wire ibex_wrapper.$flatten\core.\load_store_unit_i.$3\ls_fsm_ns[2:0].
Removed top 1 bits (of 4) from wire ibex_wrapper.$flatten\core.\load_store_unit_i.$4\data_be[3:0].
Removed top 1 bits (of 3) from wire ibex_wrapper.$flatten\core.\load_store_unit_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:256$2114_Y.
Removed top 1 bits (of 3) from wire ibex_wrapper.$flatten\core.\load_store_unit_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:278$2120_Y.
Removed top 1 bits (of 3) from wire ibex_wrapper.data_hsize.

31.11. Executing PEEPOPT pass (run peephole optimizers).

31.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 1 unused cells and 69 unused wires.
<suppressed ~2 debug messages>

31.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ibex_wrapper:
  creating $macc model for $add$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:63$1646 ($add).
  creating $macc model for $flatten\core.\cs_registers_i.\mcycle_counter_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:31$4658 ($add).
  creating $macc model for $flatten\core.\cs_registers_i.\minstret_counter_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:31$4658 ($add).
  creating $macc model for $flatten\core.\ex_block_i.\alu_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:364$4596 ($add).
  creating $macc model for $flatten\core.\ex_block_i.\alu_i.$sub$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:422$4611 ($sub).
  creating $macc model for $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4547 ($add).
  creating $macc model for $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4546 ($mul).
  creating $macc model for $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$sub$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:614$4520 ($sub).
  creating $macc model for $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:145$4306 ($add).
  creating $macc model for $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:88$4706 ($add).
  merging $macc model for $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4546 into $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4547.
  creating $alu model for $macc $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:145$4306.
  creating $alu model for $macc $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$sub$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:614$4520.
  creating $alu model for $macc $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:88$4706.
  creating $alu model for $macc $flatten\core.\ex_block_i.\alu_i.$sub$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:422$4611.
  creating $alu model for $macc $flatten\core.\ex_block_i.\alu_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:364$4596.
  creating $alu model for $macc $flatten\core.\cs_registers_i.\minstret_counter_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:31$4658.
  creating $alu model for $macc $flatten\core.\cs_registers_i.\mcycle_counter_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:31$4658.
  creating $alu model for $macc $add$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:63$1646.
  creating $macc cell for $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4547: $auto$alumacc.cc:365:replace_macc$12491
  creating $alu model for $flatten\core.\cs_registers_i.$gt$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:536$3900 ($gt): new $alu
  creating $alu cell for $flatten\core.\cs_registers_i.$gt$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:536$3900: $auto$alumacc.cc:485:replace_alu$12493
  creating $alu cell for $add$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:63$1646: $auto$alumacc.cc:485:replace_alu$12504
  creating $alu cell for $flatten\core.\cs_registers_i.\mcycle_counter_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:31$4658: $auto$alumacc.cc:485:replace_alu$12507
  creating $alu cell for $flatten\core.\cs_registers_i.\minstret_counter_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_counter.v:31$4658: $auto$alumacc.cc:485:replace_alu$12510
  creating $alu cell for $flatten\core.\ex_block_i.\alu_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:364$4596: $auto$alumacc.cc:485:replace_alu$12513
  creating $alu cell for $flatten\core.\ex_block_i.\alu_i.$sub$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:422$4611: $auto$alumacc.cc:485:replace_alu$12516
  creating $alu cell for $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:88$4706: $auto$alumacc.cc:485:replace_alu$12519
  creating $alu cell for $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$sub$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:614$4520: $auto$alumacc.cc:485:replace_alu$12522
  creating $alu cell for $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:145$4306: $auto$alumacc.cc:485:replace_alu$12525
  created 9 $alu and 1 $macc cells.

31.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module ibex_wrapper that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$shl$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:597$4509 ($shl):
    Found 2 activation_patterns using ctrl signal { \core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [6] \core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [1] \core.ex_block_i.gen_multdiv_fast.multdiv_i.is_greater_equal $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:627$4522_Y \core.ex_block_i.alu_i.multdiv_sel_i \core.ex_block_i.div_sel_i }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4546 ($mul):
    Found cell that is never activated: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4546
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\core.\ex_block_i.\alu_i.$sshr$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:454$4624 ($sshr):
    Found 1 activation_patterns using ctrl signal { $flatten\core.\id_stage_i.$procmux$9610_CMP \core.id_stage_i.rf_we_id_o \core.ex_block_i.alu_i.multdiv_sel_i $flatten\core.\ex_block_i.\alu_i.$procmux$5630_CTRL }.
    No candidates found.
Removing 1 cells in module ibex_wrapper:
  Removing cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:517$4546 ($mul).

31.15. Executing OPT pass (performing simple optimizations).

31.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~3 debug messages>

31.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

31.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~239 debug messages>

31.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$10876: { $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$10920: { $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$10964: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11006: { $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11051: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $auto$opt_reduce.cc:134:opt_mux$11959 $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11092: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10714_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11140: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11230: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11363: { $flatten\core.\cs_registers_i.$procmux$10062_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11409: { $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $auto$opt_reduce.cc:134:opt_mux$12451 $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11455: { $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11500: { $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$procmux$10768_CMP $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11592: { $flatten\core.\cs_registers_i.$procmux$10749_CMP $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$procmux$10731_CMP $flatten\core.\cs_registers_i.$procmux$10698_CMP $flatten\core.\cs_registers_i.$procmux$10903_CMP $flatten\core.\cs_registers_i.$procmux$10902_CMP $flatten\core.\cs_registers_i.$procmux$10901_CMP $flatten\core.\cs_registers_i.$procmux$10900_CMP $flatten\core.\cs_registers_i.$procmux$10899_CMP $flatten\core.\cs_registers_i.$procmux$10898_CMP $flatten\core.\cs_registers_i.$procmux$10897_CMP $flatten\core.\cs_registers_i.$procmux$10896_CMP $flatten\core.\cs_registers_i.$procmux$10895_CMP $flatten\core.\cs_registers_i.$procmux$10894_CMP $flatten\core.\cs_registers_i.$procmux$10893_CMP $flatten\core.\cs_registers_i.$procmux$10892_CMP $flatten\core.\cs_registers_i.$procmux$10891_CMP $flatten\core.\cs_registers_i.$procmux$10890_CMP $flatten\core.\cs_registers_i.$procmux$10889_CMP $flatten\core.\cs_registers_i.$procmux$10888_CMP $flatten\core.\cs_registers_i.$procmux$10042_CMP $flatten\core.\cs_registers_i.$procmux$10643_CMP $flatten\core.\cs_registers_i.$procmux$10631_CMP $flatten\core.\cs_registers_i.$procmux$10620_CMP $flatten\core.\cs_registers_i.$procmux$10610_CMP $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8565: { $flatten\core.\id_stage_i.\controller_i.$procmux$8575_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8573_CMP $auto$opt_reduce.cc:134:opt_mux$12529 $flatten\core.\id_stage_i.\controller_i.$procmux$8495_CMP $flatten\core.\id_stage_i.\controller_i.$procmux$8300_CMP $auto$opt_reduce.cc:134:opt_mux$11933 $flatten\core.\id_stage_i.\controller_i.$procmux$7405_CMP }
    New ctrl vector for $pmux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8644: { $auto$opt_reduce.cc:134:opt_mux$12531 $flatten\core.\id_stage_i.\controller_i.$procmux$7405_CMP }
    New ctrl vector for $pmux cell $flatten\core.\load_store_unit_i.$procmux$5372: { $flatten\core.\load_store_unit_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:325$2138_Y $flatten\core.\load_store_unit_i.$procmux$5201_CMP $flatten\core.\load_store_unit_i.$procmux$5133_CMP }
    New ctrl vector for $pmux cell $flatten\core.\load_store_unit_i.$procmux$5379: { $flatten\core.\load_store_unit_i.$procmux$5133_CMP $auto$opt_reduce.cc:134:opt_mux$12533 }
  Optimizing cells in module \ibex_wrapper.
Performed a total of 17 changes.

31.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

31.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:764:run$12413 ($adffe) from module ibex_wrapper (D = \core.cs_registers_i.debug_cause_i, Q = \core.cs_registers_i.u_dcsr_csr.rdata_q [8:6]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12264 ($adffe) from module ibex_wrapper.

31.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 3 unused cells and 11 unused wires.
<suppressed ~4 debug messages>

31.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~6 debug messages>

31.15.9. Rerunning OPT passes. (Maybe there is more to do..)

31.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~241 debug messages>

31.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\load_store_unit_i.$procmux$5379: $auto$opt_reduce.cc:134:opt_mux$12538
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12537: { $flatten\core.\load_store_unit_i.$procmux$5133_CMP $flatten\core.\load_store_unit_i.$procmux$5070_CMP $flatten\core.\load_store_unit_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:325$2138_Y }
  Optimizing cells in module \ibex_wrapper.
Performed a total of 2 changes.

31.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

31.15.13. Executing OPT_DFF pass (perform DFF optimizations).

31.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 1 unused cells and 10 unused wires.
<suppressed ~2 debug messages>

31.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

31.15.16. Rerunning OPT passes. (Maybe there is more to do..)

31.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~241 debug messages>

31.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\load_store_unit_i.$procmux$5430: $auto$opt_reduce.cc:134:opt_mux$12540
  Optimizing cells in module \ibex_wrapper.
Performed a total of 1 changes.

31.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

31.15.20. Executing OPT_DFF pass (perform DFF optimizations).

31.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

31.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

31.15.23. Rerunning OPT passes. (Maybe there is more to do..)

31.15.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~241 debug messages>

31.15.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.15.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.15.27. Executing OPT_DFF pass (perform DFF optimizations).

31.15.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..

31.15.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

31.15.30. Finished OPT passes. (There is nothing left to do.)

31.16. Executing MEMORY pass.

31.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

31.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:580$3923' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:581$3924' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:582$3925' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:583$3926' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:584$3927' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:585$3928' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:586$3929' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:587$3930' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:588$3931' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:589$3932' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:590$3933' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:591$3934' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:592$3935' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:593$3936' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:594$3937' in module `\ibex_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:595$3938' in module `\ibex_wrapper': no (compatible) $dff found.

31.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..

31.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

31.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..

31.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\core.cs_registers_i.pmp_addr_rdata' in module `\ibex_wrapper':
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4059 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4060 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4061 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4062 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4063 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4064 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4065 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4066 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4067 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4068 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4069 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4070 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4071 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4072 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4073 ($meminit)
  $flatten\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:0$4074 ($meminit)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:580$3923 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:581$3924 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:582$3925 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:583$3926 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:584$3927 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:585$3928 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:586$3929 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:587$3930 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:588$3931 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:589$3932 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:590$3933 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:591$3934 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:592$3935 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:593$3936 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:594$3937 ($memrd)
  $flatten\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:595$3938 ($memrd)

31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..

31.18. Executing OPT pass (performing simple optimizations).

31.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~281 debug messages>

31.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

31.18.3. Executing OPT_DFF pass (perform DFF optimizations).

31.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 18 unused cells and 120 unused wires.
<suppressed ~20 debug messages>

31.18.5. Finished fast OPT passes.

31.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \core.cs_registers_i.pmp_addr_rdata in module \ibex_wrapper:
  created 16 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 240 $mux cells.
  write interface: 0 write mux blocks.

31.20. Executing OPT pass (performing simple optimizations).

31.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~240 debug messages>

31.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~158 debug messages>

31.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\core.\cs_registers_i.$procmux$11551:
      Old ports: A=3'001, B=6'100000, Y=$auto$wreduce.cc:454:run$12460 [2:0]
      New ports: A=2'01, B=4'1000, Y={ $auto$wreduce.cc:454:run$12460 [2] $auto$wreduce.cc:454:run$12460 [0] }
      New connections: $auto$wreduce.cc:454:run$12460 [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\cs_registers_i.$procmux$9930:
      Old ports: A={ \core.if_stage_i.pc_id_o [31:1] 1'0 }, B={ \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Y=$flatten\core.\cs_registers_i.$2\exception_pc[31:0]
      New ports: A=\core.if_stage_i.pc_id_o [31:1], B=\core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q, Y=$flatten\core.\cs_registers_i.$2\exception_pc[31:0] [31:1]
      New connections: $flatten\core.\cs_registers_i.$2\exception_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\cs_registers_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_cs_registers.v:667$3963:
      Old ports: A={ \core.cs_registers_i.csr_wdata_int [31:8] 8'00000001 }, B=1, Y=\core.cs_registers_i.u_mtvec_csr.wr_data_i
      New ports: A=\core.cs_registers_i.csr_wdata_int [31:8], B=24'000000000000000000000000, Y=\core.cs_registers_i.u_mtvec_csr.wr_data_i [31:8]
      New connections: \core.cs_registers_i.u_mtvec_csr.wr_data_i [7:0] = 8'00000001
    Consolidated identical input bits for $mux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5810:
      Old ports: A={ 2'00 \core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i }, B=34'1111111111111111111111111111111111, Y=$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0]
      New ports: A={ 1'0 \core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i }, B=33'111111111111111111111111111111111, Y=$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32:0]
      New connections: $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [33] = $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32]
    Consolidated identical input bits for $pmux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5825:
      Old ports: A={ $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:621$4521_Y 1'1 }, B={ $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:646$4531_Y 1'1 $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:661$4537_Y 1'1 $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:679$4543_Y 1'1 }, Y=\core.ex_block_i.alu_i.multdiv_operand_b_i
      New ports: A=$flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:621$4521_Y, B={ $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:646$4531_Y $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:661$4537_Y $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:679$4543_Y }, Y=\core.ex_block_i.alu_i.multdiv_operand_b_i [32:1]
      New connections: \core.ex_block_i.alu_i.multdiv_operand_b_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5835:
      Old ports: A=33'000000000000000000000000000000001, B={ \core.id_stage_i.imd_val_q [65:34] 1'1 }, Y=\core.ex_block_i.alu_i.multdiv_operand_a_i
      New ports: A=0, B=\core.id_stage_i.imd_val_q [65:34], Y=\core.ex_block_i.alu_i.multdiv_operand_a_i [32:1]
      New connections: \core.ex_block_i.alu_i.multdiv_operand_a_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_multdiv_fast.v:596$4508:
      Old ports: A={ 1'0 \core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q }, B={ 1'0 $auto$wreduce.cc:454:run$12470 [31:0] }, Y=\core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient
      New ports: A=\core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q, B=$auto$wreduce.cc:454:run$12470 [31:0], Y=\core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient [31:0]
      New connections: \core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient [32] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_id_stage.v:668$4220:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$12471 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$12471 [2:1]
      New connections: $auto$wreduce.cc:454:run$12471 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7408:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$12473 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$12473 [1]
      New connections: $auto$wreduce.cc:454:run$12473 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7426:
      Old ports: A={ 2'01 $auto$wreduce.cc:454:run$12473 [1:0] }, B=4'0010, Y=$flatten\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0]
      New ports: A={ 1'1 $auto$wreduce.cc:454:run$12473 [1:0] }, B=3'010, Y=$flatten\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7489:
      Old ports: A=3'000, B=3'100, Y=$flatten\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2]
      New connections: $flatten\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7621:
      Old ports: A=4'0101, B=4'1001, Y=$flatten\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0]
      New ports: A=2'01, B=2'10, Y=$flatten\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7721:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$12476 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$12476 [0]
      New connections: $auto$wreduce.cc:454:run$12476 [1] = $auto$wreduce.cc:454:run$12476 [0]
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7757:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:454:run$12477 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$12477 [0]
      New connections: $auto$wreduce.cc:454:run$12477 [2:1] = { $auto$wreduce.cc:454:run$12477 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7759:
      Old ports: A={ 3'000 $auto$wreduce.cc:454:run$12477 [2:0] }, B=6'000111, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y
      New ports: A=$auto$wreduce.cc:454:run$12477 [2:0], B=3'111, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8029:
      Old ports: A=3'001, B=3'100, Y=$flatten\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [2] $flatten\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [0] }
      New connections: $flatten\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8108:
      Old ports: A=6'100111, B=6'101011, Y=$flatten\core.\id_stage_i.\controller_i.$5\exc_cause_o[5:0]
      New ports: A=2'01, B=2'10, Y=$flatten\core.\id_stage_i.\controller_i.$5\exc_cause_o[5:0] [3:2]
      New connections: { $flatten\core.\id_stage_i.\controller_i.$5\exc_cause_o[5:0] [5:4] $flatten\core.\id_stage_i.\controller_i.$5\exc_cause_o[5:0] [1:0] } = 4'1011
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8525:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$12474 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$12474 [1]
      New connections: $auto$wreduce.cc:454:run$12474 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8770:
      Old ports: A={ 3'000 \core.cs_registers_i.irqs_o [1] }, B=4'0010, Y=$flatten\core.\id_stage_i.\controller_i.$13\mfip_id[3:0]
      New ports: A={ 1'0 \core.cs_registers_i.irqs_o [1] }, B=2'10, Y=$flatten\core.\id_stage_i.\controller_i.$13\mfip_id[3:0] [1:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$13\mfip_id[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:757$4428:
      Old ports: A=2'00, B=2'11, Y=$flatten\core.\id_stage_i.\controller_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:757$4428_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.\id_stage_i.\controller_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:757$4428_Y [0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:757$4428_Y [1] = $flatten\core.\id_stage_i.\controller_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:757$4428_Y [0]
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_controller.v:775$4433:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$12478 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$12478 [0]
      New connections: $auto$wreduce.cc:454:run$12478 [1] = $auto$wreduce.cc:454:run$12478 [0]
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$5907:
      Old ports: A=2'00, B=2'11, Y=$flatten\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [1] = $flatten\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$5982:
      Old ports: A=6'100110, B=6'000000, Y=$flatten\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0]
      New ports: A=1'1, B=1'0, Y=$flatten\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [1]
      New connections: { $flatten\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [5:2] $flatten\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [0] } = { $flatten\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [1] 2'00 $flatten\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$5990:
      Old ports: A=3'000, B=3'101, Y=$flatten\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$5998:
      Old ports: A=6'100110, B=54'000001100101000010000011000100001010001001001000000000, Y=$flatten\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0]
      New ports: A=5'10110, B=45'000011010100010000110010001010010010100000000, Y={ $flatten\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [5] $flatten\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [3:0] }
      New connections: $flatten\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6082:
      Old ports: A=6'100110, B=6'001000, Y=$flatten\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [3] $flatten\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] }
      New connections: { $flatten\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [5:4] $flatten\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [2] $flatten\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [0] } = { $flatten\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] 1'0 $flatten\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6184:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:454:run$12480 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$12480 [1]
      New connections: $auto$wreduce.cc:454:run$12480 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6260:
      Old ports: A=3'101, B=3'000, Y=$flatten\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\core.\if_stage_i.$procmux$9131:
      Old ports: A={ \core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 8'00000000 }, B={ \core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 1'0 \core.cs_registers_i.csr_mcause_i [4:0] 66'000001101000010001000010000000000000011010000100010000100000001000 }, Y=\core.if_stage_i.exc_pc
      New ports: A={ \core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 5'00000 }, B={ \core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] \core.cs_registers_i.csr_mcause_i [4:0] 58'0001101000010001000010000000000011010000100010000100000010 }, Y={ \core.if_stage_i.exc_pc [31:8] \core.if_stage_i.exc_pc [6:2] }
      New connections: { \core.if_stage_i.exc_pc [7] \core.if_stage_i.exc_pc [1:0] } = 3'000
    Consolidated identical input bits for $mux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4765:
      Old ports: A={ 1'0 \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000011100111 }, B=21'100000000000001110011, Y=$auto$wreduce.cc:454:run$12482 [20:0]
      New ports: A={ \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'01 }, B=7'0000010, Y={ $auto$wreduce.cc:454:run$12482 [19:15] $auto$wreduce.cc:454:run$12482 [4] $auto$wreduce.cc:454:run$12482 [2] }
      New connections: { $auto$wreduce.cc:454:run$12482 [20] $auto$wreduce.cc:454:run$12482 [14:5] $auto$wreduce.cc:454:run$12482 [3] $auto$wreduce.cc:454:run$12482 [1:0] } = { $auto$wreduce.cc:454:run$12482 [4] 7'0000000 $auto$wreduce.cc:454:run$12482 [2] 5'11011 }
    Consolidated identical input bits for $mux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4781:
      Old ports: A={ 11'00000000000 $auto$wreduce.cc:454:run$12482 [20:0] }, B={ 7'0000000 \core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:454:run$12482 [20:0] }, B={ \core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New connections: $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4811:
      Old ports: A={ 5'00000 \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000001100111 }, B={ \core.if_stage_i.compressed_decoder_i.instr_i [6:2] 8'00000000 \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$auto$wreduce.cc:454:run$12483 [24:0]
      New ports: A={ 5'00000 \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0000001 }, B={ \core.if_stage_i.compressed_decoder_i.instr_i [6:2] 5'00000 \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'10 }, Y={ $auto$wreduce.cc:454:run$12483 [24:15] $auto$wreduce.cc:454:run$12483 [11:7] $auto$wreduce.cc:454:run$12483 [4] $auto$wreduce.cc:454:run$12483 [2] }
      New connections: { $auto$wreduce.cc:454:run$12483 [14:12] $auto$wreduce.cc:454:run$12483 [6:5] $auto$wreduce.cc:454:run$12483 [3] $auto$wreduce.cc:454:run$12483 [1:0] } = { 3'000 $auto$wreduce.cc:454:run$12483 [2] 4'1011 }
    Consolidated identical input bits for $pmux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4896:
      Old ports: A={ 9'010000001 \core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'00001 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 }, B={ 9'000000001 \core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10001 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11001 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 \core.if_stage_i.compressed_decoder_i.instr_i }, Y=$flatten\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0]
      New ports: A={ 9'010000001 \core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'000010110011 }, B={ 9'000000001 \core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'100010110011000000001 \core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'110010110011000000001 \core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010110011 \core.if_stage_i.compressed_decoder_i.instr_i [31:10] \core.if_stage_i.compressed_decoder_i.instr_i [6:0] }, Y={ $flatten\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }
      New connections: $flatten\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [9:7] = \core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4975:
      Old ports: A={ \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110111 }, B={ \core.if_stage_i.compressed_decoder_i.instr_i [4:3] \core.if_stage_i.compressed_decoder_i.instr_i [5] \core.if_stage_i.compressed_decoder_i.instr_i [2] \core.if_stage_i.compressed_decoder_i.instr_i [6] 24'000000010000000100010011 }, Y=$flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:0]
      New ports: A={ \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 1'1 }, B={ \core.if_stage_i.compressed_decoder_i.instr_i [4:3] \core.if_stage_i.compressed_decoder_i.instr_i [5] \core.if_stage_i.compressed_decoder_i.instr_i [2] \core.if_stage_i.compressed_decoder_i.instr_i [6] 12'010000000100 }, Y={ $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:24] $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17:7] $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] }
      New connections: { $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [23:18] $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [6:3] $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [1:0] } = { $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] 1'0 $flatten\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:145$4303:
      Old ports: A={ \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 2'00 }, B={ \core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y={ $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:145$4303_Y [31:2] \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1:0] }
      New ports: A={ \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 1'0 }, B=\core.if_stage_i.fetch_addr_n [31:1], Y={ $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:145$4303_Y [31:2] \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1] }
      New connections: \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_fetch_fifo.v:64$4676:
      Old ports: A={ \HRDATA [15:0] \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, B={ \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32] \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, Y=\core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned
      New ports: A=\HRDATA [15:0], B=\core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32], Y=\core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [31:16]
      New connections: \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [15:0] = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16]
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$procmux$5443:
      Old ports: A={ 24'000000000000000000000000 \HRDATA [31:24] }, B={ \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31:24] }, Y=$flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0]
      New ports: A=1'0, B=\HRDATA [31], Y=$flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8]
      New connections: { $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [31:9] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [7:0] } = { $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \HRDATA [31:24] }
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$procmux$5449:
      Old ports: A={ 24'000000000000000000000000 \HRDATA [23:16] }, B={ \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23:16] }, Y=$flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0]
      New ports: A=1'0, B=\HRDATA [23], Y=$flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8]
      New connections: { $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [31:9] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [7:0] } = { $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \HRDATA [23:16] }
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$procmux$5456:
      Old ports: A={ 24'000000000000000000000000 \HRDATA [15:8] }, B={ \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15:8] }, Y=$flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0]
      New ports: A=1'0, B=\HRDATA [15], Y=$flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8]
      New connections: { $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [31:9] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [7:0] } = { $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \HRDATA [15:8] }
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$procmux$5464:
      Old ports: A={ 24'000000000000000000000000 \HRDATA [7:0] }, B={ \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7:0] }, Y=$flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0]
      New ports: A=1'0, B=\HRDATA [7], Y=$flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8]
      New connections: { $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [31:9] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [7:0] } = { $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \HRDATA [7:0] }
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$procmux$5474:
      Old ports: A={ 16'0000000000000000 \HRDATA [7:0] \core.load_store_unit_i.rdata_q [23:16] }, B={ \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7] \HRDATA [7:0] \core.load_store_unit_i.rdata_q [23:16] }, Y=$flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0]
      New ports: A=1'0, B=\HRDATA [7], Y=$flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16]
      New connections: { $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [31:17] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [15:0] } = { $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \HRDATA [7:0] \core.load_store_unit_i.rdata_q [23:16] }
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$procmux$5480:
      Old ports: A={ 16'0000000000000000 \HRDATA [31:16] }, B={ \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31] \HRDATA [31:16] }, Y=$flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0]
      New ports: A=1'0, B=\HRDATA [31], Y=$flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16]
      New connections: { $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [31:17] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [15:0] } = { $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \HRDATA [31:16] }
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$procmux$5487:
      Old ports: A={ 16'0000000000000000 \HRDATA [23:8] }, B={ \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23] \HRDATA [23:8] }, Y=$flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0]
      New ports: A=1'0, B=\HRDATA [23], Y=$flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16]
      New connections: { $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [31:17] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [15:0] } = { $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \HRDATA [23:8] }
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$procmux$5495:
      Old ports: A={ 16'0000000000000000 \HRDATA [15:0] }, B={ \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15] \HRDATA [15:0] }, Y=$flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0]
      New ports: A=1'0, B=\HRDATA [15], Y=$flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16]
      New connections: { $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [31:17] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [15:0] } = { $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \HRDATA [15:0] }
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:256$2114:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$12488 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$12488 [1]
      New connections: $auto$wreduce.cc:454:run$12488 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:259$2115:
      Old ports: A=2'11, B=2'01, Y=$flatten\core.\load_store_unit_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:259$2115_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\core.\load_store_unit_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:259$2115_Y [1]
      New connections: $flatten\core.\load_store_unit_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:259$2115_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:278$2120:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$12489 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$12489 [0]
      New connections: $auto$wreduce.cc:454:run$12489 [1] = $auto$wreduce.cc:454:run$12489 [0]
    Consolidated identical input bits for $mux cell $procmux$9060:
      Old ports: A=5'10000, B=5'00001, Y=$5\nstate[4:0]
      New ports: A=2'10, B=2'01, Y={ $5\nstate[4:0] [4] $5\nstate[4:0] [0] }
      New connections: $5\nstate[4:0] [3:1] = 3'000
    Consolidated identical input bits for $mux cell $procmux$9068:
      Old ports: A=3'100, B=3'001, Y=$4\nstate[4:0]
      New ports: A=2'10, B=2'01, Y={ $4\nstate[4:0] [2] $4\nstate[4:0] [0] }
      New connections: $4\nstate[4:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9091:
      Old ports: A={ 3'000 $3\nstate[4:0] }, B=5'01000, Y=$2\nstate[4:0]
      New ports: A={ 1'0 $3\nstate[4:0] }, B=3'100, Y={ $2\nstate[4:0] [3] $2\nstate[4:0] [1:0] }
      New connections: { $2\nstate[4:0] [4] $2\nstate[4:0] [2] } = 2'00
    Consolidated identical input bits for $mux cell $ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:162$1667:
      Old ports: A=2'00, B=2'10, Y=$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:162$1667_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:162$1667_Y [1]
      New connections: $ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:162$1667_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:165$1671:
      Old ports: A=3'000, B={ 1'0 \data_hsize }, Y=$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:165$1671_Y
      New ports: A=2'00, B=\data_hsize, Y=$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:165$1671_Y [1:0]
      New connections: $ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:165$1671_Y [2] = 1'0
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\cs_registers_i.$procmux$9726:
      Old ports: A=$flatten\core.\cs_registers_i.$2\exception_pc[31:0], B={ \core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\core.\cs_registers_i.$3\mepc_d[31:0]
      New ports: A=$flatten\core.\cs_registers_i.$2\exception_pc[31:0] [31:1], B=\core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\core.\cs_registers_i.$3\mepc_d[31:0] [31:1]
      New connections: $flatten\core.\cs_registers_i.$3\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\cs_registers_i.$procmux$9822:
      Old ports: A={ \core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\core.\cs_registers_i.$2\exception_pc[31:0], Y=$flatten\core.\cs_registers_i.$2\depc_d[31:0]
      New ports: A=\core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\core.\cs_registers_i.$2\exception_pc[31:0] [31:1], Y=$flatten\core.\cs_registers_i.$2\depc_d[31:0] [31:1]
      New connections: $flatten\core.\cs_registers_i.$2\depc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ex_block_i.\alu_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_alu.v:356$4593:
      Old ports: A={ \core.cs_registers_i.csr_wdata_i 1'1 }, B=\core.ex_block_i.alu_i.multdiv_operand_a_i, Y=\core.ex_block_i.alu_i.adder_in_a
      New ports: A=\core.cs_registers_i.csr_wdata_i, B=\core.ex_block_i.alu_i.multdiv_operand_a_i [32:1], Y=\core.ex_block_i.alu_i.adder_in_a [32:1]
      New connections: \core.ex_block_i.alu_i.adder_in_a [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$5774:
      Old ports: A={ 1'0 \core.ex_block_i.gen_multdiv_fast.multdiv_i.next_remainder }, B=\core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient, Y=$auto$wreduce.cc:454:run$12468 [32:0]
      New ports: A=\core.ex_block_i.gen_multdiv_fast.multdiv_i.next_remainder, B=\core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient [31:0], Y=$auto$wreduce.cc:454:run$12468 [31:0]
      New connections: $auto$wreduce.cc:454:run$12468 [32] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7426:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$12473 [1:0] }, B=3'010, Y=$flatten\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [2:0]
      New ports: A={ $auto$wreduce.cc:454:run$12473 [1] 1'1 }, B=2'10, Y=$flatten\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [2] = $flatten\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7501:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0], B=4'0101, Y=$flatten\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7561:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0], B=3'011, Y=$flatten\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0]
      New ports: A={ $flatten\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2] 1'0 }, B=2'01, Y={ $flatten\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [2] $flatten\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0] }
      New connections: $flatten\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [1] = $flatten\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7759:
      Old ports: A=$auto$wreduce.cc:454:run$12477 [2:0], B=3'111, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$12477 [0] }, B=2'11, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [1:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2] = $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [0]
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7761:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y, B={ 4'0000 $auto$wreduce.cc:454:run$12476 [1:0] }, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2:0], B={ 1'0 $auto$wreduce.cc:454:run$12476 [0] $auto$wreduce.cc:454:run$12476 [0] }, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [2:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7795:
      Old ports: A=4'0101, B=$flatten\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0], Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7795_Y
      New ports: A=2'01, B=$flatten\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2], Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7795_Y [3:2]
      New connections: $flatten\core.\id_stage_i.\controller_i.$procmux$7795_Y [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8126:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$5\exc_cause_o[5:0], B={ 2'11 \core.id_stage_i.controller_i.mfip_id }, Y=$flatten\core.\id_stage_i.\controller_i.$4\exc_cause_o[5:0]
      New ports: A={ 1'0 $flatten\core.\id_stage_i.\controller_i.$5\exc_cause_o[5:0] [3:2] 2'11 }, B={ 1'1 \core.id_stage_i.controller_i.mfip_id }, Y=$flatten\core.\id_stage_i.\controller_i.$4\exc_cause_o[5:0] [4:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$4\exc_cause_o[5:0] [5] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8503:
      Old ports: A={ 2'01 $auto$wreduce.cc:454:run$12474 [1:0] }, B=4'1000, Y=$flatten\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$12474 [1] 1'1 }, B=3'100, Y={ $flatten\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [3] $flatten\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [1:0] }
      New connections: $flatten\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [2] = $flatten\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8698:
      Old ports: A=3'001, B=$flatten\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0], Y=\core.cs_registers_i.debug_cause_i
      New ports: A=2'01, B={ $flatten\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [2] $flatten\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [0] }, Y={ \core.cs_registers_i.debug_cause_i [2] \core.cs_registers_i.debug_cause_i [0] }
      New connections: \core.cs_registers_i.debug_cause_i [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8809:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$13\mfip_id[3:0], B=4'0011, Y=$flatten\core.\id_stage_i.\controller_i.$12\mfip_id[3:0]
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$13\mfip_id[3:0] [1:0], B=2'11, Y=$flatten\core.\id_stage_i.\controller_i.$12\mfip_id[3:0] [1:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$12\mfip_id[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$5921:
      Old ports: A=$flatten\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0], B=2'00, Y=$flatten\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0]
      New ports: A=$flatten\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0], B=1'0, Y=$flatten\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0] [1] = $flatten\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6073:
      Old ports: A=$flatten\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0], B=6'100110, Y=$flatten\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0]
      New ports: A={ $flatten\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [5] $flatten\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [3:0] }, B=5'10110, Y={ $flatten\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0] [5] $flatten\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0] [3:0] }
      New connections: $flatten\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6096:
      Old ports: A=$flatten\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0], B=6'001001, Y=$flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0]
      New ports: A={ $flatten\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [3] $flatten\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] 1'0 }, B=3'101, Y={ $flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [3] $flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1:0] }
      New connections: { $flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [5:4] $flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [2] } = { $flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] 1'0 $flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4781:
      Old ports: A={ 4'0000 $auto$wreduce.cc:454:run$12482 [20:0] }, B={ \core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:454:run$12482 [4] $auto$wreduce.cc:454:run$12482 [19:15] 4'0000 $auto$wreduce.cc:454:run$12482 [2] 1'1 $auto$wreduce.cc:454:run$12482 [4] $auto$wreduce.cc:454:run$12482 [2] }, B={ \core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.if_stage_i.compressed_decoder_i.instr_i [11:7] \core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'010 }, Y={ $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:15] $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [11:6] $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [4] $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [2] }
      New connections: { $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [14:12] $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [5] $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [3] $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4846:
      Old ports: A={ 7'0000000 $auto$wreduce.cc:454:run$12483 [24:0] }, B=$flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0], Y=$flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0]
      New ports: A={ $auto$wreduce.cc:454:run$12483 [24:15] 3'000 $auto$wreduce.cc:454:run$12483 [11:7] $auto$wreduce.cc:454:run$12483 [2] 1'1 $auto$wreduce.cc:454:run$12483 [4] 1'0 $auto$wreduce.cc:454:run$12483 [2] 2'11 }, B=$flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New connections: $flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $pmux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4951:
      Old ports: A={ 1'0 \core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10101 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 }, B={ \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 $flatten\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] }, Y=$flatten\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0]
      New ports: A={ 1'0 \core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'101010010011 }, B={ \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [12] \core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010010011 $flatten\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }, Y={ $flatten\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [31:10] $flatten\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [6:0] }
      New connections: $flatten\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [9:7] = \core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\core.\load_store_unit_i.$procmux$5165:
      Old ports: A=3'100, B={ 1'0 $auto$wreduce.cc:454:run$12489 [1:0] }, Y=$flatten\core.\load_store_unit_i.$5\ls_fsm_ns[2:0]
      New ports: A=2'10, B={ 1'0 $auto$wreduce.cc:454:run$12489 [0] }, Y={ $flatten\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [2] $flatten\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0] }
      New connections: $flatten\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [1] = $flatten\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0]
    Consolidated identical input bits for $pmux cell $flatten\core.\load_store_unit_i.$procmux$5468:
      Old ports: A=$flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0], B={ $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] }, Y=\core.load_store_unit_i.rdata_b_ext
      New ports: A={ $flatten\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \HRDATA [7:0] }, B={ $flatten\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \HRDATA [15:8] $flatten\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \HRDATA [23:16] $flatten\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \HRDATA [31:24] }, Y=\core.load_store_unit_i.rdata_b_ext [8:0]
      New connections: \core.load_store_unit_i.rdata_b_ext [31:9] = { \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] \core.load_store_unit_i.rdata_b_ext [8] }
    Consolidated identical input bits for $pmux cell $flatten\core.\load_store_unit_i.$procmux$5499:
      Old ports: A=$flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0], B={ $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] }, Y=\core.load_store_unit_i.rdata_h_ext
      New ports: A={ $flatten\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \HRDATA [15:0] }, B={ $flatten\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \HRDATA [23:8] $flatten\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \HRDATA [31:16] $flatten\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \HRDATA [7:0] \core.load_store_unit_i.rdata_q [23:16] }, Y=\core.load_store_unit_i.rdata_h_ext [16:0]
      New connections: \core.load_store_unit_i.rdata_h_ext [31:17] = { \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] \core.load_store_unit_i.rdata_h_ext [16] }
    Consolidated identical input bits for $mux cell $ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:161$1668:
      Old ports: A=$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:162$1667_Y, B=2'10, Y=\HTRANS
      New ports: A=$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:162$1667_Y [1], B=1'1, Y=\HTRANS [1]
      New connections: \HTRANS [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:164$1672:
      Old ports: A=$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:165$1671_Y, B=3'010, Y=\HSIZE
      New ports: A=$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_wrapper.v:165$1671_Y [1:0], B=2'10, Y=\HSIZE [1:0]
      New connections: \HSIZE [2] = 1'0
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\cs_registers_i.$procmux$9902:
      Old ports: A=$flatten\core.\cs_registers_i.$3\mepc_d[31:0], B={ \core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\core.\cs_registers_i.$2\mepc_d[31:0]
      New ports: A=$flatten\core.\cs_registers_i.$3\mepc_d[31:0] [31:1], B=\core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\core.\cs_registers_i.$2\mepc_d[31:0] [31:1]
      New connections: $flatten\core.\cs_registers_i.$2\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\cs_registers_i.$procmux$9947:
      Old ports: A={ \core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\core.\cs_registers_i.$2\depc_d[31:0], Y=\core.cs_registers_i.u_depc_csr.wr_data_i
      New ports: A=\core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\core.\cs_registers_i.$2\depc_d[31:0] [31:1], Y=\core.cs_registers_i.u_depc_csr.wr_data_i [31:1]
      New connections: \core.cs_registers_i.u_depc_csr.wr_data_i [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7501:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0]
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [1:0], B=2'01, Y=$flatten\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2] = $flatten\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7579:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0], B=4'0101, Y=$flatten\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7763:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y, B={ 4'0010 $auto$wreduce.cc:454:run$12478 [0] $auto$wreduce.cc:454:run$12478 [0] }, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y
      New ports: A={ 1'0 $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [2:0] }, B={ 2'10 $auto$wreduce.cc:454:run$12478 [0] $auto$wreduce.cc:454:run$12478 [0] }, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [3:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [5:4] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7797:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$procmux$7795_Y, B=4'0101, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7797_Y
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$procmux$7795_Y [3:2], B=2'01, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7797_Y [3:2]
      New connections: $flatten\core.\id_stage_i.\controller_i.$procmux$7797_Y [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8183:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$4\exc_cause_o[5:0], B=6'111111, Y=$flatten\core.\id_stage_i.\controller_i.$3\exc_cause_o[5:0]
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$4\exc_cause_o[5:0] [4:0], B=5'11111, Y=$flatten\core.\id_stage_i.\controller_i.$3\exc_cause_o[5:0] [4:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$3\exc_cause_o[5:0] [5] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8845:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$12\mfip_id[3:0], B=4'0100, Y=$flatten\core.\id_stage_i.\controller_i.$11\mfip_id[3:0]
      New ports: A={ 1'0 $flatten\core.\id_stage_i.\controller_i.$12\mfip_id[3:0] [1:0] }, B=3'100, Y=$flatten\core.\id_stage_i.\controller_i.$11\mfip_id[3:0] [2:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$11\mfip_id[3:0] [3] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\core.\id_stage_i.\decoder_i.$procmux$6123:
      Old ports: A=6'000000, B={ 36'100101100110000010000011000100001010 $flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] }, Y=$flatten\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0]
      New ports: A=5'00000, B={ 30'101011011000010000110010001010 $flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] $flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [3] $flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] $flatten\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1:0] }, Y={ $flatten\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0] [5] $flatten\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0] [3:0] }
      New connections: $flatten\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\if_stage_i.\compressed_decoder_i.$procmux$4846:
      Old ports: A={ $auto$wreduce.cc:454:run$12483 [24:15] 3'000 $auto$wreduce.cc:454:run$12483 [11:7] $auto$wreduce.cc:454:run$12483 [2] 1'1 $auto$wreduce.cc:454:run$12483 [4] 1'0 $auto$wreduce.cc:454:run$12483 [2] 2'11 }, B=$flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New ports: A={ $auto$wreduce.cc:454:run$12483 [24:15] $auto$wreduce.cc:454:run$12483 [11:7] $auto$wreduce.cc:454:run$12483 [2] $auto$wreduce.cc:454:run$12483 [4] $auto$wreduce.cc:454:run$12483 [2] }, B={ $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:15] $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [11:6] $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [4] $flatten\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [2] }, Y={ $flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:15] $flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [11:6] $flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [4] $flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [2] }
      New connections: { $flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [14:12] $flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [5] $flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [3] $flatten\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [1:0] } = 7'0001011
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7579:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2:0]
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [1:0], B=2'01, Y=$flatten\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2] = $flatten\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7765:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y, B=6'000010, Y=$flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0]
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [3:0], B=4'0010, Y=$flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [5:4] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7799:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$procmux$7797_Y, B=4'0101, Y=$flatten\core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$procmux$7797_Y [3:2], B=2'01, Y=$flatten\core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8878:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$11\mfip_id[3:0], B=4'0101, Y=$flatten\core.\id_stage_i.\controller_i.$10\mfip_id[3:0]
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$11\mfip_id[3:0] [2:0], B=3'101, Y=$flatten\core.\id_stage_i.\controller_i.$10\mfip_id[3:0] [2:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$10\mfip_id[3:0] [3] = 1'0
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7913:
      Old ports: A=6'000000, B=$flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0], Y=$flatten\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0]
      New ports: A=4'0000, B=$flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3:0], Y=$flatten\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [3:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [5:4] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8908:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$10\mfip_id[3:0], B=4'0110, Y=$flatten\core.\id_stage_i.\controller_i.$9\mfip_id[3:0]
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$10\mfip_id[3:0] [2:0], B=3'110, Y=$flatten\core.\id_stage_i.\controller_i.$9\mfip_id[3:0] [2:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$9\mfip_id[3:0] [3] = 1'0
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$8935:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$9\mfip_id[3:0], B=4'0111, Y=$flatten\core.\id_stage_i.\controller_i.$8\mfip_id[3:0]
      New ports: A=$flatten\core.\id_stage_i.\controller_i.$9\mfip_id[3:0] [2:0], B=3'111, Y=$flatten\core.\id_stage_i.\controller_i.$8\mfip_id[3:0] [2:0]
      New connections: $flatten\core.\id_stage_i.\controller_i.$8\mfip_id[3:0] [3] = 1'0
  Optimizing cells in module \ibex_wrapper.
Performed a total of 94 changes.

31.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

31.20.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\core.\load_store_unit_i.$procmux$5402 in front of them:
        $flatten\core.\load_store_unit_i.$procmux$5112
        $flatten\core.\load_store_unit_i.$procmux$5157

31.20.7. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[15]$12645 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[10]$12635 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[11]$12637 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[12]$12639 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[13]$12641 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[9]$12633 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[14]$12643 ($dff) from module ibex_wrapper.
Adding SRST signal on $auto$opt_dff.cc:764:run$12294 ($dffe) from module ibex_wrapper (D = \core.if_stage_i.fetch_addr_n [1], Q = \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [1], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12255 ($adffe) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[0]$12615 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[1]$12617 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[2]$12619 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[3]$12621 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[4]$12623 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[5]$12625 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[6]$12627 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[7]$12629 ($dff) from module ibex_wrapper.
Handling const CLK on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 8 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 9 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 10 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 11 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 12 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 13 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 14 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 15 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 16 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 17 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 18 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 19 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 20 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 21 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 22 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 23 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 24 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 25 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 26 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 27 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 28 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 29 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 30 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.
Setting constant 0-bit at position 31 on $memory\core.cs_registers_i.pmp_addr_rdata[8]$12631 ($dff) from module ibex_wrapper.

31.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 3 unused cells and 522 unused wires.
<suppressed ~4 debug messages>

31.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~32 debug messages>

31.20.10. Rerunning OPT passes. (Maybe there is more to do..)

31.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~157 debug messages>

31.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$10876: { $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$10920: { $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$10964: { $flatten\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11006: { $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11051: { $flatten\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $auto$opt_reduce.cc:134:opt_mux$11959 $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11092: { $flatten\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11140: { $flatten\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11230: { $flatten\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11317: { $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10882_CTRL $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11363: { $flatten\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11409: { $flatten\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$procmux$10996_CMP $auto$opt_reduce.cc:134:opt_mux$12451 $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11455: { $flatten\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11500: { $flatten\core.\cs_registers_i.$procmux$10956_CMP $flatten\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11592: { $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$procmux$10683_CMP $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\load_store_unit_i.$procmux$5402: { $flatten\core.\load_store_unit_i.$eq$/openLANE_flow/designs/ibex_wrapper/src/ibex_load_store_unit.v:325$2138_Y $flatten\core.\load_store_unit_i.$procmux$5201_CMP $auto$opt_reduce.cc:134:opt_mux$13372 $flatten\core.\load_store_unit_i.$procmux$5070_CMP }
  Optimizing cells in module \ibex_wrapper.
Performed a total of 15 changes.

31.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

31.20.14. Executing OPT_SHARE pass.

31.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$12536 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12412 ($adffe) from module ibex_wrapper.
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12397 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$12397 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$12397 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$12397 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$12397 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$12397 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$12397 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$12397 ($adffe) from module ibex_wrapper.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12294 ($dffe) from module ibex_wrapper.

31.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

31.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~1 debug messages>

31.20.18. Rerunning OPT passes. (Maybe there is more to do..)

31.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\core.\id_stage_i.\controller_i.$procmux$7266: \core.id_stage_i.controller_i.load_err_q -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~156 debug messages>

31.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$10964: { $flatten\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$procmux$10996_CMP $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11006: { $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\cs_registers_i.$procmux$11092: { $flatten\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\cs_registers_i.$procmux$10601_CTRL $flatten\core.\cs_registers_i.$procmux$10593_CTRL }
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7266:
      Old ports: A=1'0, B=1'0, Y=$flatten\core.\id_stage_i.\controller_i.$5\load_err_prio[0:0]
      New ports: A={ }, B={ }, Y={ }
      New connections: $flatten\core.\id_stage_i.\controller_i.$5\load_err_prio[0:0] = 1'0
    New ctrl vector for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7266: { }
    Consolidated identical input bits for $mux cell $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:149$4309:
      Old ports: A={ \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1] 1'0 }, B={ \core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y=$flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:149$4309_Y
      New ports: A=\core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1], B=\core.if_stage_i.fetch_addr_n [31:1], Y=$flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:149$4309_Y [31:1]
      New connections: $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:149$4309_Y [0] = 1'0
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7293:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$5\load_err_prio[0:0], B=1'0, Y=$flatten\core.\id_stage_i.\controller_i.$4\load_err_prio[0:0]
      New ports: A={ }, B={ }, Y={ }
      New connections: $flatten\core.\id_stage_i.\controller_i.$4\load_err_prio[0:0] = 1'0
    New ctrl vector for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7293: { }
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7326:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$4\load_err_prio[0:0], B=1'0, Y=$flatten\core.\id_stage_i.\controller_i.$3\load_err_prio[0:0]
      New ports: A={ }, B={ }, Y={ }
      New connections: $flatten\core.\id_stage_i.\controller_i.$3\load_err_prio[0:0] = 1'0
    New ctrl vector for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7326: { }
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7359:
      Old ports: A=$flatten\core.\id_stage_i.\controller_i.$3\load_err_prio[0:0], B=1'0, Y=\core.id_stage_i.controller_i.load_err_prio
      New ports: A={ }, B={ }, Y={ }
      New connections: \core.id_stage_i.controller_i.load_err_prio = 1'0
    New ctrl vector for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7359: { }
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7759:
      Old ports: A={ 1'0 \core.id_stage_i.controller_i.load_err_prio }, B=2'11, Y={ $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [1] $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2] }
      New ports: A=1'0, B=1'1, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2]
      New connections: $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [1] = $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2]
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7761:
      Old ports: A={ $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2:1] $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2] }, B={ 1'0 $auto$wreduce.cc:454:run$12476 [1] $auto$wreduce.cc:454:run$12476 [1] }, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [2:0]
      New ports: A={ $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2] $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2] }, B={ 1'0 $auto$wreduce.cc:454:run$12476 [1] }, Y={ $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [2] $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [0] }
      New connections: $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [1] = $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [0]
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7763:
      Old ports: A={ 1'0 $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [2:0] }, B={ 2'10 $auto$wreduce.cc:454:run$12478 [1] $auto$wreduce.cc:454:run$12478 [1] }, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [3:0]
      New ports: A={ 1'0 $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [2] $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [0] }, B={ 2'10 $auto$wreduce.cc:454:run$12478 [1] }, Y={ $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [3:2] $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [0] }
      New connections: $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [1] = $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [0]
  Optimizing cells in module \ibex_wrapper.
Performed a total of 15 changes.

31.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.20.22. Executing OPT_SHARE pass.

31.20.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\core.\id_stage_i.\controller_i.$procdff$11864 ($adff) from module ibex_wrapper.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$12293 ($sdffce) from module ibex_wrapper.

31.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

31.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~10 debug messages>

31.20.26. Rerunning OPT passes. (Maybe there is more to do..)

31.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~154 debug messages>

31.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7761:
      Old ports: A={ $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2] $flatten\core.\id_stage_i.\controller_i.$procmux$7759_Y [2] }, B={ 1'0 $auto$wreduce.cc:454:run$12476 [1] }, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [2:1]
      New ports: A=1'0, B=$auto$wreduce.cc:454:run$12476 [1], Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [1]
      New connections: $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:149$4310:
      Old ports: A={ $flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:149$4309_Y [31:1] 1'0 }, B={ \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1] 1'0 }, Y=\core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d
      New ports: A=$flatten\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/openLANE_flow/designs/ibex_wrapper/src/ibex_prefetch_buffer.v:149$4309_Y [31:1], B=\core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1], Y=\core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [31:1]
      New connections: \core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [0] = 1'0
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7763:
      Old ports: A={ 1'0 $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [2:1] }, B={ 2'10 $auto$wreduce.cc:454:run$12478 [1] }, Y=$flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [3:1]
      New ports: A={ 1'0 $flatten\core.\id_stage_i.\controller_i.$procmux$7761_Y [1] }, B={ 1'1 $auto$wreduce.cc:454:run$12478 [1] }, Y={ $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [3] $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [1] }
      New connections: $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [2] = 1'0
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7765:
      Old ports: A={ $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [3:1] $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [1] }, B=4'0010, Y=$flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3:0]
      New ports: A={ $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [3] $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [1] $flatten\core.\id_stage_i.\controller_i.$procmux$7763_Y [1] }, B=3'010, Y={ $flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3] $flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [1:0] }
      New connections: $flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [2] = 1'0
  Optimizing cells in module \ibex_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\id_stage_i.\controller_i.$procmux$7913:
      Old ports: A=4'0000, B=$flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3:0], Y=$flatten\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [3:0]
      New ports: A=3'000, B={ $flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3] $flatten\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [1:0] }, Y={ $flatten\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [3] $flatten\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [1:0] }
      New connections: $flatten\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [2] = 1'0
  Optimizing cells in module \ibex_wrapper.
Performed a total of 5 changes.

31.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.20.30. Executing OPT_SHARE pass.

31.20.31. Executing OPT_DFF pass (perform DFF optimizations).

31.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

31.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~1 debug messages>

31.20.34. Rerunning OPT passes. (Maybe there is more to do..)

31.20.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~154 debug messages>

31.20.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

31.20.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

31.20.38. Executing OPT_SHARE pass.

31.20.39. Executing OPT_DFF pass (perform DFF optimizations).

31.20.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..

31.20.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

31.20.42. Finished OPT passes. (There is nothing left to do.)

31.21. Executing TECHMAP pass (map to technology primitives).

31.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

31.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$constmap:27416298eff2bef5b024d2c6ba87bd3d61407e73$paramod$82cc366d01f8fe741c66522b043725b812342daf\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:087bfedf5adb861684835f4fd4823e581f87d305$paramod$6e7719328f2d94689b6b8e5526363af5462deb90\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=64\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=13 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=14 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=14 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=13 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=13 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using extmapper maccmap for cells of type $macc.
  add { \core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_a \core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_a } * { \core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_b \core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_b } (17x17 bits, signed)
  add \core.ex_block_i.gen_multdiv_fast.multdiv_i.accum (34 bits, signed)
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=17\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$70c4eba548f8011e647fa410bb9937e224a61f0e\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=34\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=18\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod$constmap:dbcddb7b4524c1c5fa25e15435f3b9049e3d7d7a$paramod$7ef3ad10a9687337780288b591d283c11b1fd9ea\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=29\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=29\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=29\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=5 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=31 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=30 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=8 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=64 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=33 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=34 for cells of type $fa.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=34\B_WIDTH=34\Y_WIDTH=34 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=34 for cells of type $lcu.
No more expansions possible.
<suppressed ~7207 debug messages>

31.22. Executing OPT pass (performing simple optimizations).

31.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~17032 debug messages>

31.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~11652 debug messages>
Removed a total of 3884 cells.

31.22.3. Executing OPT_DFF pass (perform DFF optimizations).

31.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 8734 unused cells and 7334 unused wires.
<suppressed ~8735 debug messages>

31.22.5. Finished fast OPT passes.

31.23. Executing ABC pass (technology mapping using ABC).

31.23.1. Extracting gate netlist of module `\ibex_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 14459 gates and 16455 wires to a netlist network with 1994 inputs and 896 outputs.

31.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

31.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      687
ABC RESULTS:            ANDNOT cells:     3593
ABC RESULTS:               MUX cells:     4132
ABC RESULTS:              NAND cells:      394
ABC RESULTS:               NOR cells:      760
ABC RESULTS:               NOT cells:     1409
ABC RESULTS:                OR cells:     2437
ABC RESULTS:             ORNOT cells:      498
ABC RESULTS:              XNOR cells:      390
ABC RESULTS:               XOR cells:      772
ABC RESULTS:        internal signals:    13565
ABC RESULTS:           input signals:     1994
ABC RESULTS:          output signals:      896
Removing temp directory.

31.24. Executing OPT pass (performing simple optimizations).

31.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.
<suppressed ~2400 debug messages>

31.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

31.24.3. Executing OPT_DFF pass (perform DFF optimizations).

31.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 8 unused cells and 6239 unused wires.
<suppressed ~457 debug messages>

31.24.5. Finished fast OPT passes.

31.25. Executing HIERARCHY pass (managing design hierarchy).

31.25.1. Analyzing design hierarchy..
Top module:  \ibex_wrapper

31.25.2. Analyzing design hierarchy..
Top module:  \ibex_wrapper
Removed 0 unused modules.

31.26. Printing statistics.

=== ibex_wrapper ===

   Number of wires:              15150
   Number of wire bits:          31194
   Number of public wires:         951
   Number of public wire bits:   16988
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16966
     $_ANDNOT_                    3583
     $_AND_                        684
     $_DFFE_PN0P_                 1620
     $_DFFE_PN1P_                    6
     $_DFFE_PN_                     81
     $_DFFE_PP_                    187
     $_DFF_PN0_                     38
     $_DFF_PN1_                      4
     $_MUX_                       4128
     $_NAND_                       393
     $_NOR_                        756
     $_NOT_                       1401
     $_ORNOT_                      497
     $_OR_                        2425
     $_XNOR_                       390
     $_XOR_                        772
     sky130_fd_sc_hd__dlclkp_1       1

31.27. Executing CHECK pass (checking for obvious problems).
checking module ibex_wrapper..
found and reported 0 problems.

32. Executing SHARE pass (SAT-based resource sharing).

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$23268 ($_DFF_PN0_) from module ibex_wrapper (D = \core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [1], Q = \core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [5]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$23265 ($_DFF_PN0_) from module ibex_wrapper (D = \core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [4], Q = \core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [2]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$23263 ($_DFF_PN1_) from module ibex_wrapper (D = \core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [3], Q = \core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [0]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$14577 ($_DFF_PN0_) from module ibex_wrapper (D = \core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [0], Q = \core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$14576 ($_DFF_PN0_) from module ibex_wrapper (D = \core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2], Q = \core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [1]).

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

33.9. Rerunning OPT passes. (Maybe there is more to do..)

33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_wrapper.
Performed a total of 0 changes.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_wrapper'.
Removed a total of 0 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..

33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_wrapper.

33.16. Finished OPT passes. (There is nothing left to do.)

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 0 unused cells and 792 unused wires.
<suppressed ~792 debug messages>

35. Printing statistics.

=== ibex_wrapper ===

   Number of wires:              14353
   Number of wire bits:          17321
   Number of public wires:         159
   Number of public wire bits:    3120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16961
     $_ANDNOT_                    3583
     $_AND_                        684
     $_DFFE_PN0P_                 1624
     $_DFFE_PN1P_                    7
     $_DFFE_PN_                     81
     $_DFFE_PP_                    187
     $_DFF_PN0_                     34
     $_DFF_PN1_                      3
     $_MUX_                       4123
     $_NAND_                       393
     $_NOR_                        756
     $_NOT_                       1401
     $_ORNOT_                      497
     $_OR_                        2425
     $_XNOR_                       390
     $_XOR_                        772
     sky130_fd_sc_hd__dlclkp_1       1

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

38. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

38.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\ibex_wrapper':
  mapped 1658 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_4 cells.
  mapped 10 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_4 cells.
  mapped 268 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_4 cells.

39. Printing statistics.

=== ibex_wrapper ===

   Number of wires:              16252
   Number of wire bits:          19220
   Number of public wires:         159
   Number of public wire bits:    3120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              18860
     $_ANDNOT_                    3583
     $_AND_                        684
     $_MUX_                       6022
     $_NAND_                       393
     $_NOR_                        756
     $_NOT_                       1401
     $_ORNOT_                      497
     $_OR_                        2425
     $_XNOR_                       390
     $_XOR_                        772
     sky130_fd_sc_hd__dfrtp_4     1658
     sky130_fd_sc_hd__dfstp_4       10
     sky130_fd_sc_hd__dfxtp_4      268
     sky130_fd_sc_hd__dlclkp_1       1

40. Executing ABC pass (technology mapping using ABC).

40.1. Extracting gate netlist of module `\ibex_wrapper' to `/tmp/yosys-abc-CSyqqu/input.blif'..
Extracted 16923 gates and 18917 wires to a netlist network with 1994 inputs and 2004 outputs.

40.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-CSyqqu/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-CSyqqu/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-CSyqqu/input.blif 
ABC: + read_lib -w /openLANE_flow/designs/ibex_wrapper/runs/18-12_18-19/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/openLANE_flow/designs/ibex_wrapper/runs/18-12_18-19/tmp/trimmed.lib" has 43 cells (6 skipped: 6 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.02 sec
ABC: Memory =    1.82 MB. Time =     0.02 sec
ABC: + read_constr -v /openLANE_flow/designs/ibex_wrapper/runs/18-12_18-19/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /openLANE_flow/designs/ibex_wrapper/runs/18-12_18-19/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 10000 
ABC: + buffer -N 5 -S 1000.0 
ABC: + upsize -D 10000 
ABC: Current delay (7490.19 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  22738 ( 27.9 %)   Cap = 15.3 ff (  0.0 %)   Area =   277436.09 (100.0 %)   Delay =  8064.29 ps  (  1.4 %)               
ABC: Path  0 --    1891 : 0    4 pi                        A =   0.00  Df =  28.6  -18.7 ps  S =  46.7 ps  Cin =  0.0 ff  Cout =  24.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4110 : 1    5 sky130_fd_sc_hd__inv_2    A =   3.75  Df = 128.8  -29.9 ps  S = 147.2 ps  Cin =  4.5 ff  Cout =  31.2 ff  Cmax = 331.4 ff  G =  660  
ABC: Path  2 --    4111 : 3    3 sky130_fd_sc_hd__nand3_4  A =  17.52  Df = 228.3  -48.6 ps  S =  85.4 ps  Cin =  8.7 ff  Cout =  15.5 ff  Cmax = 469.7 ff  G =  167  
ABC: Path  3 --    4143 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df = 435.0   -3.6 ps  S = 227.8 ps  Cin =  1.7 ff  Cout =  45.9 ff  Cmax = 315.9 ff  G = 2481  
ABC: Path  4 --    4144 : 4    3 sky130_fd_sc_hd__nor4_4   A =  21.27  Df = 780.9 -256.7 ps  S = 355.7 ps  Cin =  8.5 ff  Cout =  18.2 ff  Cmax = 112.6 ff  G =  202  
ABC: Path  5 --    4145 : 1    2 sky130_fd_sc_hd__inv_2    A =   3.75  Df = 858.1 -261.3 ps  S =  74.8 ps  Cin =  4.5 ff  Cout =   9.5 ff  Cmax = 331.4 ff  G =  198  
ABC: Path  6 --    4457 : 4    1 sky130_fd_sc_hd__a211o_4  A =  17.52  Df =1118.0 -438.1 ps  S =  44.6 ps  Cin =  4.6 ff  Cout =   2.5 ff  Cmax = 559.4 ff  G =   51  
ABC: Path  7 --    4460 : 3    1 sky130_fd_sc_hd__and3_4   A =  11.26  Df =1272.9 -243.6 ps  S =  36.4 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 532.8 ff  G =   71  
ABC: Path  8 --    4461 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =1445.5 -211.9 ps  S = 185.7 ps  Cin =  1.7 ff  Cout =  37.0 ff  Cmax = 315.9 ff  G = 2049  
ABC: Path  9 --    4462 : 1    3 sky130_fd_sc_hd__inv_2    A =   3.75  Df =1559.6 -234.0 ps  S =  99.4 ps  Cin =  4.5 ff  Cout =  20.0 ff  Cmax = 331.4 ff  G =  429  
ABC: Path 10 --    4486 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =1815.3 -285.5 ps  S = 226.3 ps  Cin =  1.7 ff  Cout =  45.6 ff  Cmax = 315.9 ff  G = 2516  
ABC: Path 11 --    4487 : 3    1 sky130_fd_sc_hd__nand3_4  A =  17.52  Df =1904.0 -149.5 ps  S =  63.6 ps  Cin =  8.7 ff  Cout =   4.6 ff  Cmax = 469.7 ff  G =   50  
ABC: Path 12 --    4490 : 3    4 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =2142.2 -231.4 ps  S =  90.5 ps  Cin =  4.5 ff  Cout =  28.5 ff  Cmax = 568.6 ff  G =  611  
ABC: Path 13 --    4495 : 4    2 sky130_fd_sc_hd__nand4_4  A =  21.27  Df =2221.4 -226.2 ps  S =  68.2 ps  Cin =  8.6 ff  Cout =   3.6 ff  Cmax = 358.0 ff  G =   40  
ABC: Path 14 --    5443 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =2417.0 -245.2 ps  S = 156.5 ps  Cin =  1.7 ff  Cout =  30.8 ff  Cmax = 315.9 ff  G = 1671  
ABC: Path 15 --    5444 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =2651.4 -295.4 ps  S = 170.6 ps  Cin =  1.7 ff  Cout =  33.7 ff  Cmax = 315.9 ff  G = 1820  
ABC: Path 16 --    7581 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =2899.5 -353.0 ps  S = 184.3 ps  Cin =  1.7 ff  Cout =  36.7 ff  Cmax = 315.9 ff  G = 1971  
ABC: Path 17 --    7582 : 3    1 sky130_fd_sc_hd__nor3_4   A =  16.27  Df =2946.8 -280.8 ps  S = 125.7 ps  Cin =  8.7 ff  Cout =   4.6 ff  Cmax = 153.8 ff  G =   51  
ABC: Path 18 --    7583 : 1    3 sky130_fd_sc_hd__inv_2    A =   3.75  Df =3055.9 -304.9 ps  S = 113.6 ps  Cin =  4.5 ff  Cout =  23.7 ff  Cmax = 331.4 ff  G =  503  
ABC: Path 19 --    7587 : 3    2 sky130_fd_sc_hd__a21oi_4  A =  16.27  Df =3135.1  -52.5 ps  S = 153.8 ps  Cin =  8.8 ff  Cout =  14.3 ff  Cmax = 221.6 ff  G =  154  
ABC: Path 20 --    7924 : 3    2 sky130_fd_sc_hd__o21ai_4  A =  16.27  Df =3300.4 -132.8 ps  S = 136.6 ps  Cin =  8.8 ff  Cout =  10.7 ff  Cmax = 224.3 ff  G =  117  
ABC: Path 21 --   13800 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =3546.2 -190.5 ps  S = 194.3 ps  Cin =  1.7 ff  Cout =  38.8 ff  Cmax = 315.9 ff  G = 2178  
ABC: Path 22 --   13819 : 4    2 sky130_fd_sc_hd__a211o_4  A =  17.52  Df =3718.8  -17.6 ps  S =  58.6 ps  Cin =  4.6 ff  Cout =  11.0 ff  Cmax = 559.4 ff  G =  222  
ABC: Path 23 --   16457 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =3952.1  -51.1 ps  S = 219.6 ps  Cin =  1.7 ff  Cout =  44.2 ff  Cmax = 315.9 ff  G = 2495  
ABC: Path 24 --   25087 : 3    1 sky130_fd_sc_hd__nand3_4  A =  17.52  Df =4032.4   -6.8 ps  S =  68.3 ps  Cin =  8.7 ff  Cout =   4.6 ff  Cmax = 469.7 ff  G =   50  
ABC: Path 25 --   25092 : 3    2 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =4251.2  -98.9 ps  S =  52.8 ps  Cin =  4.5 ff  Cout =  13.7 ff  Cmax = 568.6 ff  G =  291  
ABC: Path 26 --   25093 : 3    4 sky130_fd_sc_hd__o21a_4   A =  15.01  Df =4397.3  -70.3 ps  S = 112.2 ps  Cin =  4.6 ff  Cout =  32.6 ff  Cmax = 510.0 ff  G =  673  
ABC: Path 27 --   26133 : 2    2 sky130_fd_sc_hd__nor2_4   A =  11.26  Df =4511.5 -132.9 ps  S =  89.6 ps  Cin =  8.7 ff  Cout =   7.2 ff  Cmax = 251.8 ff  G =   79  
ABC: Path 28 --   26134 : 3    4 sky130_fd_sc_hd__a21boi_4 A =  18.77  Df =4705.3 -191.3 ps  S = 124.5 ps  Cin =  6.8 ff  Cout =   9.3 ff  Cmax = 215.2 ff  G =  132  
ABC: Path 29 --   26135 : 4    1 sky130_fd_sc_hd__and4_4   A =  11.26  Df =4956.5  -40.1 ps  S =  42.9 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 531.9 ff  G =   73  
ABC: Path 30 --   26136 : 1    3 sky130_fd_sc_hd__buf_2    A =   5.00  Df =5104.8  -29.3 ps  S = 118.3 ps  Cin =  1.7 ff  Cout =  22.6 ff  Cmax = 315.9 ff  G = 1245  
ABC: Path 31 --   26137 : 1    4 sky130_fd_sc_hd__inv_2    A =   3.75  Df =5244.3  -74.7 ps  S = 150.8 ps  Cin =  4.5 ff  Cout =  32.0 ff  Cmax = 331.4 ff  G =  663  
ABC: Path 32 --   26138 : 4    4 sky130_fd_sc_hd__nor4_4   A =  21.27  Df =5488.1 -166.3 ps  S = 431.4 ps  Cin =  8.5 ff  Cout =  24.6 ff  Cmax = 112.6 ff  G =  277  
ABC: Path 33 --   26145 : 4    3 sky130_fd_sc_hd__and4_4   A =  11.26  Df =5831.0 -331.9 ps  S =  94.7 ps  Cin =  2.4 ff  Cout =  18.3 ff  Cmax = 531.9 ff  G =  738  
ABC: Path 34 --   26146 : 1    3 sky130_fd_sc_hd__inv_2    A =   3.75  Df =5903.3 -297.7 ps  S = 109.9 ps  Cin =  4.5 ff  Cout =  22.9 ff  Cmax = 331.4 ff  G =  473  
ABC: Path 35 --   26147 : 4    4 sky130_fd_sc_hd__nor4_4   A =  21.27  Df =6216.3 -541.4 ps  S = 431.6 ps  Cin =  8.5 ff  Cout =  24.6 ff  Cmax = 112.6 ff  G =  277  
ABC: Path 36 --   26153 : 4    3 sky130_fd_sc_hd__and4_4   A =  11.26  Df =6559.3 -709.8 ps  S =  94.7 ps  Cin =  2.4 ff  Cout =  18.3 ff  Cmax = 531.9 ff  G =  738  
ABC: Path 37 --   26154 : 1    3 sky130_fd_sc_hd__inv_2    A =   3.75  Df =6631.6 -675.6 ps  S = 109.9 ps  Cin =  4.5 ff  Cout =  22.9 ff  Cmax = 331.4 ff  G =  473  
ABC: Path 38 --   26155 : 4    3 sky130_fd_sc_hd__nor4_4   A =  21.27  Df =6905.4 -884.6 ps  S = 379.7 ps  Cin =  8.5 ff  Cout =  20.3 ff  Cmax = 112.6 ff  G =  227  
ABC: Path 39 --   26159 : 4    1 sky130_fd_sc_hd__and4_4   A =  11.26  Df =7192.3-1018.9 ps  S =  55.7 ps  Cin =  2.4 ff  Cout =   4.6 ff  Cmax = 531.9 ff  G =  188  
ABC: Path 40 --   26160 : 1    2 sky130_fd_sc_hd__inv_2    A =   3.75  Df =7235.6 -999.6 ps  S =  57.7 ps  Cin =  4.5 ff  Cout =  11.1 ff  Cmax = 331.4 ff  G =  233  
ABC: Path 41 --   26168 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =7413.2 -949.0 ps  S = 208.2 ps  Cin =  1.7 ff  Cout =  41.8 ff  Cmax = 315.9 ff  G = 2262  
ABC: Path 42 --   26169 : 3    2 sky130_fd_sc_hd__nor3_4   A =  16.27  Df =7629.6-1088.6 ps  S = 249.8 ps  Cin =  8.7 ff  Cout =  18.3 ff  Cmax = 153.8 ff  G =  202  
ABC: Path 43 --   26170 : 4    1 sky130_fd_sc_hd__nand4_4  A =  21.27  Df =7761.8-1129.4 ps  S =  99.8 ps  Cin =  8.6 ff  Cout =   8.8 ff  Cmax = 358.0 ff  G =   99  
ABC: Path 44 --   26174 : 2    1 sky130_fd_sc_hd__nand2_4  A =  11.26  Df =7832.0-1157.0 ps  S =  43.8 ps  Cin =  8.7 ff  Cout =   4.7 ff  Cmax = 530.1 ff  G =   50  
ABC: Path 45 --   26178 : 4    1 sky130_fd_sc_hd__a2bb2o_4 A =  20.02  Df =8064.3 -312.5 ps  S =  70.3 ps  Cin =  4.6 ff  Cout =  17.6 ff  Cmax = 502.6 ff  G =  382  
ABC: Start-point = pi1890 (\core.id_stage_i.controller_i.instr_i [4]).  End-point = po1863 ($auto$rtlil.cc:2290:MuxGate$83888).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1994/ 2004  lat =    0  nd = 22738  edge =  52501  area =128458.56  delay =5344.33  lev = 61
ABC: + write_blif /tmp/yosys-abc-CSyqqu/output.blif 

40.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_4 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_4 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a211o_4 cells:      690
ABC RESULTS:   sky130_fd_sc_hd__a21bo_4 cells:      132
ABC RESULTS:   sky130_fd_sc_hd__a21boi_4 cells:      354
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:     1823
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:      922
ABC RESULTS:   sky130_fd_sc_hd__a22oi_4 cells:      133
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_4 cells:       80
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a32o_4 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__a32oi_4 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a41o_4 cells:       79
ABC RESULTS:   sky130_fd_sc_hd__a41oi_4 cells:      122
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:     1052
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:      133
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:      280
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:     4605
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:     1747
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:     3430
ABC RESULTS:   sky130_fd_sc_hd__nand3_4 cells:     2688
ABC RESULTS:   sky130_fd_sc_hd__nand4_4 cells:      593
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:     1011
ABC RESULTS:   sky130_fd_sc_hd__nor3_4 cells:      195
ABC RESULTS:   sky130_fd_sc_hd__nor4_4 cells:      103
ABC RESULTS:   sky130_fd_sc_hd__o21a_4 cells:      607
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:     1104
ABC RESULTS:   sky130_fd_sc_hd__o22a_4 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__o32a_4 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o32ai_4 cells:       57
ABC RESULTS:   sky130_fd_sc_hd__o41a_4 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__o41ai_4 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:      140
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xnor2_4 cells:      124
ABC RESULTS:   sky130_fd_sc_hd__xor2_4 cells:      210
ABC RESULTS:        internal signals:    14919
ABC RESULTS:           input signals:     1994
ABC RESULTS:          output signals:     2004
Removing temp directory.

41. Executing SETUNDEF pass (replace undef values with defined constants).

42. Executing HILOMAP pass (mapping to constant drivers).

43. Executing SPLITNETS pass (splitting up multi-bit signals).

44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_wrapper..
Removed 144 unused cells and 19361 unused wires.
<suppressed ~1177 debug messages>

45. Executing INSBUF pass (insert buffer cells for connected wires).

46. Executing CHECK pass (checking for obvious problems).
checking module ibex_wrapper..
found and reported 0 problems.

47. Printing statistics.

=== ibex_wrapper ===

   Number of wires:              24621
   Number of wire bits:          24738
   Number of public wires:        1971
   Number of public wire bits:    2088
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              24678
     sky130_fd_sc_hd__a2111o_4      59
     sky130_fd_sc_hd__a2111oi_4     35
     sky130_fd_sc_hd__a211o_4      690
     sky130_fd_sc_hd__a21bo_4      132
     sky130_fd_sc_hd__a21boi_4     354
     sky130_fd_sc_hd__a21o_4      1823
     sky130_fd_sc_hd__a21oi_4      922
     sky130_fd_sc_hd__a22oi_4      133
     sky130_fd_sc_hd__a2bb2o_4      80
     sky130_fd_sc_hd__a2bb2oi_4      4
     sky130_fd_sc_hd__a32o_4        51
     sky130_fd_sc_hd__a32oi_4       26
     sky130_fd_sc_hd__a41o_4        79
     sky130_fd_sc_hd__a41oi_4      122
     sky130_fd_sc_hd__and2_4      1052
     sky130_fd_sc_hd__and3_4       133
     sky130_fd_sc_hd__and4_4       280
     sky130_fd_sc_hd__buf_2       4605
     sky130_fd_sc_hd__conb_1         3
     sky130_fd_sc_hd__dfrtp_4     1658
     sky130_fd_sc_hd__dfstp_4       10
     sky130_fd_sc_hd__dfxtp_4      268
     sky130_fd_sc_hd__dlclkp_1       1
     sky130_fd_sc_hd__inv_2       1747
     sky130_fd_sc_hd__nand2_4     3430
     sky130_fd_sc_hd__nand3_4     2688
     sky130_fd_sc_hd__nand4_4      593
     sky130_fd_sc_hd__nor2_4      1011
     sky130_fd_sc_hd__nor3_4       195
     sky130_fd_sc_hd__nor4_4       103
     sky130_fd_sc_hd__o21a_4       607
     sky130_fd_sc_hd__o21ai_4     1104
     sky130_fd_sc_hd__o22a_4        37
     sky130_fd_sc_hd__o32a_4        11
     sky130_fd_sc_hd__o32ai_4       57
     sky130_fd_sc_hd__o41a_4        46
     sky130_fd_sc_hd__o41ai_4       31
     sky130_fd_sc_hd__or2_4        140
     sky130_fd_sc_hd__or3_4         20
     sky130_fd_sc_hd__or4_4          4
     sky130_fd_sc_hd__xnor2_4      124
     sky130_fd_sc_hd__xor2_4       210

   Chip area for module '\ibex_wrapper': 331849.520000

48. Executing Verilog backend.
Dumping module `\ibex_wrapper'.

Warnings: 6 unique messages, 7 total
End of script. Logfile hash: ab020ad22a, CPU: user 33.72s system 0.20s, MEM: 223.87 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 25% 2x abc (11 sec), 16% 46x opt_expr (7 sec), ...
