INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Ashwin Stuff/mixed_precision_core/mixed_precision_core.srcs/sources_1/imports/Downloads/mixed_precision_pipeline_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module mixed_precision_core
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Ashwin Stuff/mixed_precision_core/mixed_precision_core.srcs/sim_1/imports/Downloads/tb_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_core
