#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Sep 10 21:24:02 2025
# Process ID         : 10378
# Current directory  : /home/f4bjh/devel/Rf-Test-BJH
# Command line       : vivado
# Log file           : /home/f4bjh/devel/Rf-Test-BJH/vivado.log
# Journal file       : /home/f4bjh/devel/Rf-Test-BJH/vivado.jou
# Running On         : f4bjh-minipc
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 5700U with Radeon Graphics
# CPU Frequency      : 1397.067 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33021 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35169 MB
# Available Virtual  : 29727 MB
#-----------------------------------------------------------
start_gui
open_project /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.xpr
update_compile_order -fileset sources_1
close_project
create_project Cmod_A7-hf_gen_fpga /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga -part xc7a35tcpg236-1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {833.33} \
  CONFIG.CLKOUT1_JITTER {522.315} \
  CONFIG.CLKOUT1_PHASE_ERROR {668.310} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} \
  CONFIG.MMCM_CLKIN1_PERIOD {83.333} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} \
  CONFIG.PRIM_IN_FREQ {12} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.cache/compile_simlib/modelsim} {questa=/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.cache/compile_simlib/questa} {xcelium=/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.cache/compile_simlib/xcelium} {vcs=/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.cache/compile_simlib/vcs} {riviera=/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.cache/compile_simlib/riviera}] -of_objects [get_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.ip_user_files/sim_scripts -ip_user_files_dir /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.ip_user_files -ipstatic_source_dir /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
file mkdir /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/new
close [ open /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/new/hf_gen_fpga.vhd w ]
add_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/new/hf_gen_fpga.vhd
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_project
open_project /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.xpr
update_compile_order -fileset sources_1
file mkdir /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.srcs/sim_1/new/tb_top_blinky.vhdl w ]
add_files -fileset sim_1 /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.srcs/sim_1/new/tb_top_blinky.vhdl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_top_blinky.tcl
step
add_bp {/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.srcs/sim_1/new/tb_top_blinky.vhdl} 27
remove_bps -file {/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.srcs/sim_1/new/tb_top_blinky.vhdl} -line 27
run all
close_sim
close_project
open_project /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.xpr
update_compile_order -fileset sources_1
file mkdir /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhdl w ]
add_files -fileset sim_1 /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhdl
update_compile_order -fileset sim_1
launch_simulation
source hf_gen_fpga.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/toto.vhd w ]
add_files -fileset sim_1 /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/toto.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhdl] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhdl
file delete -force /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhdl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhd w ]
add_files -fileset sim_1 /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhd
update_compile_order -fileset sim_1
create_bd_design "tb_design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference hf_gen_fpga hf_gen_fpga_0
export_ip_user_files -of_objects  [get_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhd
add_files -norecurse /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Stimu Stimu_0
delete_bd_objs [get_bd_cells Stimu_0]
create_bd_cell -type module -reference Stimu Stimu_0
delete_bd_objs [get_bd_cells Stimu_0]
report_ip_status -name ip_status 
report_ip_status -name ip_status 
save_bd_design
create_bd_cell -type module -reference Stimu Stimu_0
create_bd_design "tb_design_2"
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_1/tb_design_1.bd] -no_script -reset -force -quiet
remove_files  /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_1/tb_design_1.bd
file delete -force /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_1
file delete -force /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.gen/sources_1/bd/tb_design_1
open_bd_design {/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_2/tb_design_2.bd}
create_bd_cell -type module -reference Stimu Stimu_0
export_ip_user_files -of_objects  [get_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhd] -no_script -reset -force -quiet
remove_files  /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sim_1/new/tb_hf_gen_fpga.vhd
export_ip_user_files -of_objects  [get_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_2/tb_design_2.bd] -no_script -reset -force -quiet
remove_files  /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_2/tb_design_2.bd
file delete -force /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_2
file delete -force /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.gen/sources_1/bd/tb_design_2
close [ open /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/new/tb_hf_gen_fpga.vhd w ]
add_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/new/tb_hf_gen_fpga.vhd
update_compile_order -fileset sources_1
create_bd_design "tb_design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Stimu Stimu_0
set_property location {0.5 -225 18} [get_bd_cells Stimu_0]
create_bd_cell -type module -reference hf_gen_fpga hf_gen_fpga_0
set_property location {0.5 -481 110} [get_bd_cells Stimu_0]
open_bd_design {/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_1/tb_design_1.bd}
set_property location {1 -477 131} [get_bd_cells Stimu_0]
set_property location {1 -434 120} [get_bd_cells Stimu_0]
connect_bd_net [get_bd_pins hf_gen_fpga_0/clk_pin] [get_bd_pins Stimu_0/tb_clock12M]
connect_bd_net [get_bd_pins Stimu_0/tb_reset] [get_bd_pins hf_gen_fpga_0/reset]
generate_target all [get_files  /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_1/tb_design_1.bd]
export_ip_user_files -of_objects [get_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_1/tb_design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_1/tb_design_1.bd]
launch_runs tb_design_1_Stimu_0_0_synth_1 tb_design_1_hf_gen_fpga_0_0_synth_1 -jobs 8
wait_on_run tb_design_1_Stimu_0_0_synth_1
wait_on_run tb_design_1_hf_gen_fpga_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.cache/compile_simlib/modelsim} {questa=/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.cache/compile_simlib/questa} {xcelium=/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.cache/compile_simlib/xcelium} {vcs=/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.cache/compile_simlib/vcs} {riviera=/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.cache/compile_simlib/riviera}] -of_objects [get_files /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.srcs/sources_1/bd/tb_design_1/tb_design_1.bd] -directory /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.ip_user_files/sim_scripts -ip_user_files_dir /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.ip_user_files -ipstatic_source_dir /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/Cmod_A7-hf_gen_fpga/Cmod_A7-hf_gen_fpga.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source hf_gen_fpga.tcl
close_sim
launch_simulation
source hf_gen_fpga.tcl
close_sim
launch_simulation
source hf_gen_fpga.tcl
run all
run 1000 ns
run 1000 ns
close_sim
launch_simulation
source hf_gen_fpga.tcl
