<?xml version='1.0'?>
<island simulinkPath='nmwtest/dut/filter1' topLevelEntity='nmwtest_dut_filter1'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='h_areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='xIn_v' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_xIn_v' stm='nmwtest/nmwtest_dut_filter1_xIn.stm'/>
    <port name='xIn_c' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_xIn_c' stm='nmwtest/nmwtest_dut_filter1_xIn.stm'/>
    <port name='xIn_0' clock='clk' reset='areset' width='14' dir='in' role='data' qsys_role='data_xIn_0' stm='nmwtest/nmwtest_dut_filter1_xIn.stm'/>
    <port name='xIn_1' clock='clk' reset='areset' width='14' dir='in' role='data' qsys_role='data_xIn_1' stm='nmwtest/nmwtest_dut_filter1_xIn.stm'/>
    <port name='bankIn_0' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_bankIn_0' stm='nmwtest/nmwtest_dut_filter1_xIn.stm'/>
    <port name='bankIn_1' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_bankIn_1' stm='nmwtest/nmwtest_dut_filter1_xIn.stm'/>
    <port name='busIn_writedata' clock='clk' reset='h_areset' width='16' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='clk' reset='h_areset' width='10' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='clk' reset='h_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='xOut_v' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_xOut_v' stm=''/>
    <port name='xOut_c' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_xOut_c' stm=''/>
    <port name='xOut_0' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_xOut_0' stm=''/>
    <port name='xOut_1' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_xOut_1' stm=''/>
    <port name='xOut_2' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_xOut_2' stm=''/>
    <port name='xOut_3' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_xOut_3' stm=''/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
