<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='397' type='420'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='393'>/// VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded
    /// during instruction selection to optimize a BUILD_VECTOR into
    /// operations on splats.  This is necessary to avoid losing these
    /// optimizations due to constant folding.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='5475' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1578' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8756' u='r' c='_ZNK4llvm17PPCTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
