assert property(@(posedge DEFAULT_CLOCK) (HREADYOUT) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 3972982489)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3980557530)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 3919152851)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 425881906) && (HADDR <= 4286795007)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 356745002) && (crc_out <= 4289536767)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 3883528910)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 3883528910)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 3883528910)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 366802731) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 3883528910)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3897700560)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 503855420) && (HADDR <= 4286795007)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 425881906) && (HADDR <= 4172019953)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 3692889272)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 3692889272)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 3692889272)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 3692889272)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 3766247104)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 160393491) && (bus_wr <= 3883528910)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 160393491) && (HWDATA <= 3883528910)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 160393491) && (HWDATA <= 3883528910)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 160393491) && (bus_wr <= 3883528910)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 3738653373)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 251418397) && (crc_poly_out <= 3972982489)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 244365597) && (HADDR <= 3919152851)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 574283076) && (HADDR <= 4286795007)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 425881906) && (HADDR <= 4104708329)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 340057896) && (crc_poly_out <= 4050057954)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 520099134) && (crc_poly_out <= 4292199679)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 512935229) && (bus_wr <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 512935229) && (HWDATA <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 512935229) && (bus_wr <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 512935229) && (HWDATA <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 525019966) && (bus_wr <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 525019966) && (bus_wr <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 525019966) && (HWDATA <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 525019966) && (HWDATA <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 4064898788)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 4064898788)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 4064898788)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 4064898788)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 356745002) && (crc_out <= 4093058279)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 366802731) && (crc_init_out <= 4026194655)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 4042893537)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 4042893537)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 4042893537)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 4042893537)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 4028445920)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 4028445920)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 4028445920)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 4028445920)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 589025606) && (crc_out <= 4289536767)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 224940826) && (crc_out <= 3980557530)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 242095388) && (crc_init_out <= 3897700560)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 574318916) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3769230529)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3682736311)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 603180871) && (bus_wr <= 3670640309)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 603180871) && (HWDATA <= 3670640309)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 603180871) && (bus_wr <= 3670640309)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 603180871) && (HWDATA <= 3670640309)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 3378635922)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 7)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HSElx) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 126)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (read_wait) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7)) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1924803045) && (crc_init_out <= 3897700560)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 2309454355)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 2309454355)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 2309454355)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 2309454355)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1960536553)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1960536553)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1960536553)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1960536553)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2272422414) && (crc_poly_out <= 4292199679)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1971381739) && (crc_poly_out <= 3972982489)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2479822375) && (HADDR <= 4286795007)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2366798874) && (HADDR <= 4286795007)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2352375832) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2017329648)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1974676971)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2348484119) && (crc_out <= 4289536767)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 356745002) && (crc_out <= 2336418838)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1865691102)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 3980557530)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2038521843) && (HADDR <= 3919152851)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1958346217)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 366802731) && (crc_init_out <= 2338224150)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 425881906) && (HADDR <= 2341390871)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 340057896) && (crc_poly_out <= 2264619533)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2318115860) && (bus_wr <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2318115860) && (HWDATA <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2318115860) && (HWDATA <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2318115860) && (bus_wr <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1969149930) && (HWDATA <= 3883528910)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1969149930) && (bus_wr <= 3883528910)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1969149930) && (HWDATA <= 3883528910)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1969149930) && (bus_wr <= 3883528910)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1913120740)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1984638956) && (crc_init_out <= 3596028588)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 88)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 3670640309)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 3670640309)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 3670640309)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 3670640309)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2780792395) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2451231780) && (HADDR <= 3919152851)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 4161427184)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 4161427184)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 340057896) && (crc_poly_out <= 1902541282)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 80) && (crc_idr_out <= 163)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 356745002) && (crc_out <= 1904036834)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1575354299)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2715510339) && (crc_poly_out <= 4292199679)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 3814667462)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 78)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 3972982489)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 1786083284)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 1786083284)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 1786083284)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 1786083284)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2367267354) && (bus_wr <= 3883528910)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2367267354) && (bus_wr <= 3883528910)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2367267354) && (HWDATA <= 3883528910)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2367267354) && (HWDATA <= 3883528910)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2816805967) && (crc_out <= 4289536767)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2771882570) && (HWDATA <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2771882570) && (bus_wr <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2771882570) && (HWDATA <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2771882570) && (bus_wr <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1496307122)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 3897700560)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1422079913)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1422079913)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1422079913)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1422079913)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 1693203401)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 1693203401)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 1693203401)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 1693203401)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3003382374) && (HADDR <= 4286795007)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 366802731) && (crc_init_out <= 1843535323)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 140758288) && (crc_out <= 1493092785)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2874739286) && (HWDATA <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2874739286) && (bus_wr <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2874739286) && (bus_wr <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2874739286) && (HWDATA <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1384099236)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3175997050) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 1650790340)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2898055257) && (HWDATA <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 1650790340)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 337909544) && (bus_wr <= 1650790340)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2898055257) && (bus_wr <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2898055257) && (HWDATA <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2898055257) && (bus_wr <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 337909544) && (HWDATA <= 1650790340)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 126)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1)) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2911199835) && (HWDATA <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2911199835) && (bus_wr <= 4292829951)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2911199835) && (HWDATA <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2911199835) && (bus_wr <= 4292829951)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 425881906) && (HADDR <= 1719032780)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1030970746) && (HWDATA <= 2118700028)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1030970746) && (bus_wr <= 2118700028)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1030970746) && (HWDATA <= 2118700028)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1030970746) && (bus_wr <= 2118700028)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 3202380413) && (crc_poly_out <= 4292199679)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2)) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1075571584) && (HADDR <= 2185495044)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3257313924) && (HADDR <= 4286795007)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 603180871) && (bus_wr <= 1899630562)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 603180871) && (HWDATA <= 1899630562)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 603180871) && (bus_wr <= 1899630562)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 603180871) && (HWDATA <= 1899630562)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1083896705)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3248629891) && (crc_out <= 4289536767)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 122288398) && (crc_init_out <= 1460172206)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 3230579329)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3310424714) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 3158709368)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 3158709368)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 3158709368)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 3158709368)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1038367099)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3177137786) && (HWDATA <= 4292829951)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3177137786) && (bus_wr <= 4292829951)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3177137786) && (bus_wr <= 4292829951)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3177137786) && (HWDATA <= 4292829951)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 3248047747)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 1664026566)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 3167555705)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1031960443)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1054950269) && (crc_out <= 2144334847)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1090517377) && (crc_poly_out <= 2154808832)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 3197684349)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 189)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1067024255)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 3358921872)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 3358921872)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 3358921872)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 3358921872)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1015132537)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1015132537)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1015132537)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1015132537)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1053574525) && (crc_init_out <= 2126905853)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3385572499) && (HADDR <= 4286795007)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 917293421) && (HWDATA <= 1824506329)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 917293421) && (bus_wr <= 1824506329)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 917293421) && (bus_wr <= 1824506329)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 917293421) && (HWDATA <= 1824506329)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 918020461)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2479822375) && (HADDR <= 3361848464)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 947423600) && (HADDR <= 1865691102)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 912671084)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 912671084)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 912671084)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 912671084)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 943861104)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 88)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 201)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1752116176) && (HADDR <= 2942757470)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 3302447241)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 927120750) && (crc_init_out <= 1871861215)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3371832977) && (bus_wr <= 4292829951)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3371832977) && (HWDATA <= 4292829951)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3371832977) && (bus_wr <= 4292829951)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3371832977) && (HWDATA <= 4292829951)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3529972900) && (HADDR <= 4286795007)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 148)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 722314582)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 722314582)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 722314582)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 722314582)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2826059344) && (HADDR <= 3514622114)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1460999086) && (crc_init_out <= 2564241457)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 3553627815) && (crc_poly_out <= 4292199679)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2810149454)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2810149454)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2810149454)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2810149454)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 711689044)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 83) && (crc_idr_out <= 126)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 772417884)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3604104365) && (crc_out <= 4289536767)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2866848341) && (crc_init_out <= 3560076968)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 209) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2842128466) && (HWDATA <= 3558512296)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2842128466) && (bus_wr <= 3558512296)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2842128466) && (HWDATA <= 3558512296)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2842128466) && (bus_wr <= 3558512296)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1414525352) && (HWDATA <= 2118700028)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1414525352) && (bus_wr <= 2118700028)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1414525352) && (bus_wr <= 2118700028)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1414525352) && (HWDATA <= 2118700028)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 2859747924)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 210) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 720387925)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 208)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3580817066) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1373204899) && (crc_out <= 2144334847)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 2832920145)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 2832920145)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 2832920145)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 2832920145)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2830998609) && (crc_poly_out <= 3549812391)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 40)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 173) && (crc_idr_out <= 217)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1425979305) && (HADDR <= 2174424067)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 40)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 655257934)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 655257934)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 41) && (crc_idr_out <= 82)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2167058946) && (crc_init_out <= 2869000278)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 120) && (crc_idr_out <= 163)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 80) && (crc_idr_out <= 119)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 2854665300)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 778869084) && (HADDR <= 1483593648)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2165231618)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2154808832)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2858762836) && (crc_out <= 3581411498)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2927252572)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 678049104) && (crc_out <= 1364220322)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 209)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1798110678) && (bus_wr <= 2828797009)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1798110678) && (HWDATA <= 2828797009)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1798110678) && (HWDATA <= 2828797009)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1798110678) && (bus_wr <= 2828797009)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1499541938) && (crc_out <= 2560502321)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2479822375) && (HADDR <= 3127197300)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 658630478)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 730506071) && (crc_poly_out <= 1411872680)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1424694185) && (HWDATA <= 2364856857)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1424694185) && (bus_wr <= 2364856857)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1424694185) && (HWDATA <= 2364856857)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1424694185) && (bus_wr <= 2364856857)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 614826825)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 614826825)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 614826825)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 614826825)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3042362986) && (crc_init_out <= 3645162162)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 2789113420)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3132393589) && (HADDR <= 3718680763)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3596028588) && (crc_init_out <= 4161427184)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 680896849)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3596028588) && (crc_init_out <= 4161427184)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 41) && (crc_idr_out <= 78)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3565786793) && (bus_wr <= 4292829951)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3565786793) && (HWDATA <= 4292829951)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3565786793) && (HWDATA <= 4292829951)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3565786793) && (bus_wr <= 4292829951)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3654291123) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1490997169) && (HADDR <= 2185495044)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 2816887887)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1241070995) && (HWDATA <= 1824506329)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1241070995) && (bus_wr <= 1824506329)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1241070995) && (HWDATA <= 1824506329)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1241070995) && (bus_wr <= 1824506329)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 166)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 731206999) && (crc_init_out <= 1440136619)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1445940652) && (crc_init_out <= 2126905853)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2145398271) && (crc_poly_out <= 2770961994)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 603180871) && (bus_wr <= 1606141887)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 603180871) && (bus_wr <= 1606141887)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 603180871) && (HWDATA <= 1606141887)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 603180871) && (HWDATA <= 1606141887)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 595642183)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 701515603) && (HADDR <= 1287070105)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3024194664) && (HWDATA <= 3624548016)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3024194664) && (HWDATA <= 3624548016)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3024194664) && (bus_wr <= 3624548016)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3024194664) && (bus_wr <= 3624548016)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 571580228)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 733919063) && (bus_wr <= 1403037095)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 733919063) && (HWDATA <= 1403037095)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 733919063) && (bus_wr <= 1403037095)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 733919063) && (HWDATA <= 1403037095)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 3014276711)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 3014276711)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 3014276711)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 3014276711)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2680188479) && (bus_wr <= 3239254146)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2680188479) && (HWDATA <= 3239254146)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2680188479) && (bus_wr <= 3239254146)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2680188479) && (HWDATA <= 3239254146)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2118700028)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2118700028)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2118700028)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2118700028)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3769230529) && (crc_out <= 4289536767)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 91)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3637695153) && (HWDATA <= 4292829951)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3637695153) && (HWDATA <= 4292829951)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3637695153) && (bus_wr <= 4292829951)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3637695153) && (bus_wr <= 4292829951)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 3105968242)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 3032698473)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 2691891264)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 92) && (crc_idr_out <= 126)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1)) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1)) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1849509852) && (crc_init_out <= 2764882505)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3715904698) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1002901367) && (HADDR <= 1560649146)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2185495044)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1797780438) && (bus_wr <= 2764076105)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1797780438) && (HWDATA <= 2764076105)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1797780438) && (bus_wr <= 2764076105)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1797780438) && (HWDATA <= 2764076105)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 669521743) && (crc_init_out <= 1298745242)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 29) && (crc_idr_out <= 61)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 92) && (crc_idr_out <= 124)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2135888382)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 2705933378)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 27) && (crc_idr_out <= 57)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1067011967) && (crc_out <= 1604875199)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3257313924) && (HADDR <= 3766247104)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969)) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3207153790) && (crc_init_out <= 3712311482)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2733496901) && (HADDR <= 3248047747)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 632774475) && (bus_wr <= 1236448147)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 632774475) && (bus_wr <= 1236448147)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 632774475) && (HWDATA <= 1236448147)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 632774475) && (HWDATA <= 1236448147)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0)) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 91)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0)) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 2668532798)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 3266014853) && (crc_poly_out <= 3786040515)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 23) && (crc_idr_out <= 50)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 221) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 221) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 2820189264)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3730459324) && (HADDR <= 4286795007)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 221) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 2675142718)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 2675142718)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 2675142718)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 2675142718)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1304754587) && (HADDR <= 1865691102)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3385572499) && (HADDR <= 3847752394)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2905820762) && (HADDR <= 3361848464)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 156) && (crc_idr_out <= 189)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 104) && (crc_idr_out <= 132)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3)) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1869080542) && (HADDR <= 2470967334)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 515930941) && (crc_out <= 1054950269)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3245544066) && (bus_wr <= 3780261058)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3245544066) && (HWDATA <= 3780261058)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3245544066) && (HWDATA <= 3780261058)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3245544066) && (bus_wr <= 3780261058)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 2633318457)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3781870786) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 479084857)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 479084857)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1008792440) && (HWDATA <= 1529345462)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1008792440) && (HWDATA <= 1529345462)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1008792440) && (bus_wr <= 1529345462)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 479084857)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1008792440) && (bus_wr <= 1529345462)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 479084857)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2908370010) && (bus_wr <= 3358921872)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2908370010) && (HWDATA <= 3358921872)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2908370010) && (HWDATA <= 3358921872)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2908370010) && (bus_wr <= 3358921872)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 1824506329)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 1824506329)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 1824506329)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 1824506329)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 25) && (crc_idr_out <= 51)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 669521743) && (crc_init_out <= 1227910546)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 507726140)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3772667073) && (HADDR <= 4286795007)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2)) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 220)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6)) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1360408482) && (HADDR <= 1865691102)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3384321171)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 220)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 220)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 456143670)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3384321171)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 157) && (crc_idr_out <= 188)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2715510339) && (crc_poly_out <= 3255064708)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 2908359258)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 822183778) && (crc_init_out <= 1338223519)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 870342503) && (HADDR <= 1356401057)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1639294915) && (crc_poly_out <= 2154808832)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1158677386) && (HWDATA <= 1950301672)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1158677386) && (HWDATA <= 1950301672)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1158677386) && (bus_wr <= 1950301672)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1158677386) && (bus_wr <= 1950301672)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 607401288) && (crc_poly_out <= 1123585413)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2956467808) && (HWDATA <= 3375054482)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2956467808) && (bus_wr <= 3375054482)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2956467808) && (bus_wr <= 3375054482)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2956467808) && (HWDATA <= 3375054482)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 155)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2673460798) && (crc_init_out <= 3195894908)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 3796353220) && (crc_poly_out <= 4292199679)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 133) && (crc_idr_out <= 163)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 156)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1314851228) && (crc_init_out <= 1871861215)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 420192562) && (HWDATA <= 876788072)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 420192562) && (bus_wr <= 876788072)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 420192562) && (bus_wr <= 876788072)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 420192562) && (HWDATA <= 876788072)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1131833222) && (crc_poly_out <= 1636643779)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2144334847)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 459458358) && (crc_out <= 904729451)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1414525352) && (bus_wr <= 1824506329)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1414525352) && (HWDATA <= 1824506329)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1414525352) && (HWDATA <= 1824506329)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1414525352) && (bus_wr <= 1824506329)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 501133627) && (HADDR <= 985821045)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 2720648772)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3248629891) && (crc_out <= 3746270910)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 2898055257)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 2898055257)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 2898055257)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 2898055257)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 420192562) && (bus_wr <= 859531622)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 420192562) && (HWDATA <= 859531622)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 420192562) && (bus_wr <= 859531622)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 420192562) && (HWDATA <= 859531622)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 52) && (crc_idr_out <= 78)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1905361379) && (crc_out <= 2806319182)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2701874242) && (crc_out <= 3230579329)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1504734131) && (HADDR <= 2445658659)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 420980530) && (HADDR <= 858401126)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 28)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1349146528) && (crc_init_out <= 1871861215)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 447370549)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2332526614) && (crc_poly_out <= 2770961994)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 585538373) && (crc_poly_out <= 1054903677)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 124)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1612975040) && (crc_out <= 2144334847)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 152) && (crc_idr_out <= 177)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1419865001) && (HADDR <= 1865691102)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1002901367) && (HADDR <= 1406818215)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 75)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 175) && (crc_idr_out <= 201)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 489758522)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3363083408) && (crc_init_out <= 3771313345)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 501763899) && (HWDATA <= 990615414)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 501763899) && (bus_wr <= 990615414)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 501763899) && (bus_wr <= 990615414)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 501763899) && (HWDATA <= 990615414)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 180) && (crc_idr_out <= 205)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 217)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 174)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1583044028) && (crc_poly_out <= 2444911651)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 228) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 889457514) && (bus_wr <= 1352873889)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 889457514) && (HWDATA <= 1352873889)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 889457514) && (bus_wr <= 1352873889)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 889457514) && (HWDATA <= 1352873889)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2922282588) && (crc_init_out <= 3358420624)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 229) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 3869102285) && (crc_poly_out <= 4292199679)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2321201172)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2321201172)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2321201172)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2321201172)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2)) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 102) && (crc_idr_out <= 124)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2015421424) && (crc_out <= 2418929696)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3207153790) && (crc_init_out <= 3560076968)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2512041003) && (bus_wr <= 2931411549)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2512041003) && (HWDATA <= 2931411549)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2512041003) && (bus_wr <= 2931411549)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2512041003) && (HWDATA <= 2931411549)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3371832977) && (bus_wr <= 3831380680)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3371832977) && (HWDATA <= 3831380680)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3371832977) && (HWDATA <= 3831380680)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3371832977) && (bus_wr <= 3831380680)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 20) && (crc_idr_out <= 40)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 412867377)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 412867377)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 412867377)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 412867377)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 78)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3790890691) && (HWDATA <= 4292829951)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3790890691) && (HWDATA <= 4292829951)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3790890691) && (bus_wr <= 4292829951)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3790890691) && (bus_wr <= 4292829951)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1689915337) && (HWDATA <= 2118700028)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1689915337) && (bus_wr <= 2118700028)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1689915337) && (HWDATA <= 2118700028)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1689915337) && (bus_wr <= 2118700028)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 382816557)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 227)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3877182158) && (HADDR <= 4286795007)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1322167709) && (crc_out <= 1725147085)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 189)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1299708314) && (bus_wr <= 1678134216)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 412867377)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 412867377)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 412867377)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1299708314) && (HWDATA <= 1678134216)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1299708314) && (HWDATA <= 1678134216)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1299708314) && (bus_wr <= 1678134216)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 412867377)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 3461534876) && (crc_poly_out <= 3863488716)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1334185375) && (crc_out <= 1725147085)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 2815016527)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 351516969) && (crc_poly_out <= 706864980)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 185) && (crc_idr_out <= 208)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3381833875) && (HWDATA <= 3831380680)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3381833875) && (bus_wr <= 3831380680)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3381833875) && (bus_wr <= 3831380680)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3381833875) && (HWDATA <= 3831380680)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1519991733) && (crc_init_out <= 2338224150)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 894319978) && (crc_init_out <= 1330358686)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3851218123) && (HWDATA <= 4292829951)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3851218123) && (bus_wr <= 4292829951)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3851218123) && (bus_wr <= 4292829951)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3851218123) && (HWDATA <= 4292829951)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 26)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1008792440) && (bus_wr <= 1403037095)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1008792440) && (bus_wr <= 1403037095)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1008792440) && (HWDATA <= 1403037095)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1008792440) && (HWDATA <= 1403037095)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1060429182) && (crc_poly_out <= 1482210736)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 330061607) && (crc_init_out <= 672744784)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 395489071) && (crc_init_out <= 815114081)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 230) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3851218123) && (HWDATA <= 4292829951)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3851218123) && (HWDATA <= 4292829951)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3851218123) && (bus_wr <= 4292829951)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3851218123) && (bus_wr <= 4292829951)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 34) && (crc_idr_out <= 55)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1724548557) && (crc_init_out <= 2126905853)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 469150007) && (crc_init_out <= 880880489)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1239881619) && (crc_init_out <= 1709714891)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 1693203401)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 1693203401)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 1693203401)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 1693203401)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1933209574) && (crc_poly_out <= 2322654740)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 80) && (crc_idr_out <= 103)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2502168618) && (crc_init_out <= 2869000278)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 76) && (crc_idr_out <= 99)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 24)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2479822375) && (HADDR <= 2898139225)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 3068121709) && (crc_poly_out <= 3448895643)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2438894114) && (bus_wr <= 2810149454)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2438894114) && (HWDATA <= 2810149454)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2412977183)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2412977183)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2438894114) && (HWDATA <= 2810149454)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2412977183)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2438894114) && (bus_wr <= 2810149454)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2412977183)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 166) && (crc_idr_out <= 189)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 151)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 231) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 871806311) && (bus_wr <= 1295638938)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 871806311) && (HWDATA <= 1295638938)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 871806311) && (bus_wr <= 1295638938)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 871806311) && (HWDATA <= 1295638938)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1451824045) && (crc_init_out <= 1871861215)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2797974093) && (bus_wr <= 3141173366)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2797974093) && (HWDATA <= 3141173366)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2797974093) && (bus_wr <= 3141173366)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2797974093) && (HWDATA <= 3141173366)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 80) && (crc_idr_out <= 101)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 99) && (crc_idr_out <= 119)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3905171153) && (crc_init_out <= 4288370943)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1100215683) && (crc_poly_out <= 1482210736)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1492554161) && (crc_poly_out <= 1856207325)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 2499650601)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 2499650601)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 2499650601)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 2499650601)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2558199856)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 144) && (crc_idr_out <= 165)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3883528910) && (bus_wr <= 4292829951)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3883528910) && (HWDATA <= 4292829951)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3883528910) && (HWDATA <= 4292829951)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 2792135244)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 2792135244)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 2792135244)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 2792135244)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3883528910) && (bus_wr <= 4292829951)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 59) && (crc_idr_out <= 78)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 206) && (crc_idr_out <= 229)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 709274452) && (crc_poly_out <= 1090517377)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1810568663) && (crc_init_out <= 2165231618)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1338223519) && (crc_init_out <= 1759463377)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 1925356005)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 311937829) && (HWDATA <= 614826825)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 311937829) && (bus_wr <= 614826825)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 311937829) && (HWDATA <= 614826825)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 311937829) && (bus_wr <= 614826825)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 908943212) && (crc_out <= 1292105114)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1791280597) && (HADDR <= 2174424067)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 148)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 1987724780)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2424193568) && (crc_out <= 2789113420)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 142) && (crc_idr_out <= 163)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 209) && (crc_idr_out <= 230)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1053574525) && (crc_init_out <= 1445940652)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3150380663) && (HWDATA <= 3493058208)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3150380663) && (HWDATA <= 3493058208)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3150380663) && (bus_wr <= 3493058208)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3150380663) && (bus_wr <= 3493058208)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 180) && (crc_idr_out <= 199)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1425979305) && (HADDR <= 1782550996)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 962138994) && (HADDR <= 1265784214)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3580817066) && (crc_init_out <= 3900228304)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 80) && (crc_idr_out <= 99)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 328282407) && (HADDR <= 631287627)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 404954416)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1696128970) && (HWDATA <= 2053874164)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1696128970) && (HWDATA <= 2053874164)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1696128970) && (bus_wr <= 2053874164)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1696128970) && (bus_wr <= 2053874164)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 22)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 207) && (crc_idr_out <= 228)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 328282407) && (HADDR <= 624976202)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 120) && (crc_idr_out <= 141)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 2467054118)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 1863677406)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2645478971) && (crc_poly_out <= 3036643945)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1780776404) && (crc_init_out <= 2126905853)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1913980900) && (crc_poly_out <= 2705933378)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2841625682) && (crc_init_out <= 3195894908)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1731182542) && (crc_out <= 2144334847)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2095072761) && (bus_wr <= 2392682013)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2095072761) && (HWDATA <= 2392682013)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2095072761) && (HWDATA <= 2392682013)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2095072761) && (bus_wr <= 2392682013)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 1803705815)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 78)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2366798874) && (HADDR <= 3132393589)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2348484119) && (crc_out <= 3099309169)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 218) && (crc_idr_out <= 236)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2239922187) && (crc_poly_out <= 3021715560)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 183) && (crc_idr_out <= 201)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 189)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3499468961) && (HWDATA <= 3873539789)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3499468961) && (HWDATA <= 3873539789)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3499468961) && (bus_wr <= 3873539789)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3499468961) && (bus_wr <= 3873539789)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 80) && (crc_idr_out <= 98)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1987706860) && (crc_poly_out <= 2770961994)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 641715532) && (crc_out <= 954602353)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 989045621) && (crc_out <= 1322167709)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 117)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 641164620) && (HADDR <= 985821045)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 184)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 309537572)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2572707378) && (HADDR <= 2927252572)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2167058946) && (crc_init_out <= 2490748456)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2470885926) && (crc_out <= 2789113420)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 41) && (crc_idr_out <= 61)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 316960037)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 26) && (crc_idr_out <= 39)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 18) && (crc_idr_out <= 34)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 76)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 16) && (crc_idr_out <= 33)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 219) && (crc_idr_out <= 235)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 632774475) && (HWDATA <= 990615414)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 632774475) && (bus_wr <= 990615414)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 632774475) && (HWDATA <= 990615414)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 632774475) && (bus_wr <= 990615414)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3596028588)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2325040149)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2325040149)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2325040149)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2325040149)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 679657809) && (crc_init_out <= 1031960443)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3192330364)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 35) && (crc_idr_out <= 50)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 218) && (crc_idr_out <= 234)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2202308614) && (crc_poly_out <= 2462216229)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 631287627) && (HADDR <= 947423600)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 64) && (crc_idr_out <= 78)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 19)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 316996389) && (crc_out <= 637900108)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 58)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3192330364)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 168)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 235) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 299600163)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 299600163)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 299600163)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 299600163)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2153251840)) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 74)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 29) && (crc_idr_out <= 42)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 206)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1581660092) && (HADDR <= 1865691102)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 340057896)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2352375832) && (crc_init_out <= 3112676467)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1911758819) && (crc_init_out <= 2165231618)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 221) && (crc_idr_out <= 236)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 25) && (crc_idr_out <= 37)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 43) && (crc_idr_out <= 61)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2469938214) && (crc_poly_out <= 2770961994)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2015421424) && (crc_out <= 2751993928)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 164)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 143)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 109) && (crc_idr_out <= 124)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 200) && (crc_idr_out <= 218)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2412317727) && (HADDR <= 2675413054)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 17)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2181851652)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 236) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2161627649) && (crc_init_out <= 2428647969)) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 77) && (crc_idr_out <= 93)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2470967334)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1869080542) && (HADDR <= 2165744642)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 237) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 165) && (crc_idr_out <= 182)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 1872980447)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1232127890) && (HADDR <= 2017329648)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3596028588)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2424013344) && (crc_init_out <= 2655662652)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1579094460) && (HWDATA <= 1786083284)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1579094460) && (bus_wr <= 1786083284)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1579094460) && (bus_wr <= 1786083284)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1579094460) && (HWDATA <= 1786083284)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 94) && (crc_idr_out <= 108)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1283044248) && (HADDR <= 1572522427)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1952799720) && (crc_init_out <= 2165231618)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2167058946) && (crc_init_out <= 2413729823)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1906264035) && (HADDR <= 2174424067)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2583999028) && (bus_wr <= 2810149454)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2583999028) && (bus_wr <= 2810149454)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2583999028) && (HWDATA <= 2810149454)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2583999028) && (HWDATA <= 2810149454)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 2341390871)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 118) && (crc_idr_out <= 132)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 163) && (crc_idr_out <= 176)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3596028588)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 15)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 217)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 217)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 299775267)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1960536553) && (bus_wr <= 2718477380)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1960536553) && (HWDATA <= 2718477380)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1960536553) && (HWDATA <= 2718477380)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1960536553) && (bus_wr <= 2718477380)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1797780438) && (HWDATA <= 2053874164)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1797780438) && (HWDATA <= 2053874164)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1797780438) && (bus_wr <= 2053874164)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1797780438) && (bus_wr <= 2053874164)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 29) && (crc_idr_out <= 39)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 177)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1863677406) && (crc_poly_out <= 2154808832)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 162)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 148) && (crc_idr_out <= 161)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 14)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 227) && (crc_idr_out <= 239)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1231780754) && (crc_out <= 1987724780)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1425979305) && (HADDR <= 1649144260)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 99)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 1709862347)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 1709862347)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 1709862347)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 1709862347)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 133) && (crc_idr_out <= 148)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 110) && (crc_idr_out <= 121)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 38) && (crc_idr_out <= 50)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 175) && (crc_idr_out <= 189)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 215)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2086102520)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2086102520)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2086102520)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2086102520)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2681612351) && (HADDR <= 2927252572)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1655958469) && (crc_init_out <= 1896276450)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1657981893) && (HADDR <= 1899100642)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 1567848378)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 1567848378)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 1567848378)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 1567848378)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 67) && (crc_idr_out <= 77)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 201)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 15) && (crc_idr_out <= 28)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2202157062) && (HWDATA <= 2392682013)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2202157062) && (bus_wr <= 2392682013)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2082907128)) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2202157062) && (HWDATA <= 2392682013)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2202157062) && (bus_wr <= 2392682013)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 137) && (crc_idr_out <= 150)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 49)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1947388904) && (HADDR <= 2174424067)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 240) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 240) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 222) && (crc_idr_out <= 232)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 201)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1877314527) && (crc_out <= 2144334847)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 135) && (crc_idr_out <= 148)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 229) && (crc_idr_out <= 239)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 162) && (crc_idr_out <= 174)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1200154511) && (crc_poly_out <= 1978067947)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 12) && (crc_idr_out <= 25)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 134)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 78) && (crc_idr_out <= 89)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 12) && (crc_idr_out <= 24)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2061022709) && (HADDR <= 2255374348)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2366798874) && (HADDR <= 2542102063)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2167058946) && (crc_init_out <= 2338224150)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 177)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2325040149) && (HWDATA <= 3075740270)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2325040149) && (HWDATA <= 3075740270)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2325040149) && (bus_wr <= 3075740270)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2325040149) && (bus_wr <= 3075740270)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2383645724)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 1650048964)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2333261334) && (HWDATA <= 2574875698)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2333261334) && (HWDATA <= 2574875698)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2333261334) && (bus_wr <= 2574875698)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2333261334) && (bus_wr <= 2574875698)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 50)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2099987450) && (crc_init_out <= 2257152013)) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 2265771534)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 2265771534)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 2265771534)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 2265771534)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2668532798) && (crc_init_out <= 2869000278)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1752116176) && (HADDR <= 1940560871)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 209) && (crc_idr_out <= 220)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 136) && (crc_idr_out <= 147)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 210) && (crc_idr_out <= 221)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2152354304) && (bus_wr <= 2267884558)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2152354304) && (bus_wr <= 2267884558)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2152354304) && (HWDATA <= 2267884558)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2152354304) && (HWDATA <= 2267884558)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 201)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2752071240) && (HADDR <= 2927252572)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 1529345462)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 1529345462)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 1529345462)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 1529345462)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 11)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 136)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 2738390598)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 11)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2269851662) && (HADDR <= 2470967334)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2010601967)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2010601967)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2010601967)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2010601967)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2529889325) && (crc_init_out <= 2678801471)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 110) && (crc_idr_out <= 118)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 243) && (crc_idr_out <= 255)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2693496897) && (crc_init_out <= 2869000278)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 1736082894)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1514561460) && (bus_wr <= 1650790340)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1514561460) && (HWDATA <= 1650790340)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1514561460) && (bus_wr <= 1650790340)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1514561460) && (HWDATA <= 1650790340)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 63)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 218) && (crc_idr_out <= 228)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 19) && (crc_idr_out <= 28)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2336418838)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1750848976) && (crc_init_out <= 1929491430)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 1719032780)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1714972620) && (HWDATA <= 1866721246)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1714972620) && (HWDATA <= 1866721246)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1714972620) && (bus_wr <= 1866721246)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1714972620) && (bus_wr <= 1866721246)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 109)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 198)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 1509112243)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 1509112243)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 1509112243)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 1509112243)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 177) && (crc_idr_out <= 188)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 135)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1869080542) && (HADDR <= 2054438388)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2016095216) && (bus_wr <= 2185847300)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2016095216) && (HWDATA <= 2185847300)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2016095216) && (HWDATA <= 2185847300)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2016095216) && (bus_wr <= 2185847300)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 138) && (crc_idr_out <= 148)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 75) && (crc_idr_out <= 85)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 9) && (crc_idr_out <= 18)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 216) && (crc_idr_out <= 226)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1869080542) && (HADDR <= 2043039219)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 1969149930)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 1969149930)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 1969149930)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 1969149930)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2341390871)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2554394672) && (HADDR <= 2738390598)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2352375832) && (crc_init_out <= 2521563180)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 119) && (crc_idr_out <= 128)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 180) && (crc_idr_out <= 188)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2269154318) && (crc_init_out <= 2428647969)) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 90) && (crc_idr_out <= 99)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 157) && (crc_idr_out <= 166)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 233) && (crc_idr_out <= 242)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 199) && (crc_idr_out <= 209)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1869080542) && (HADDR <= 2017329648)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1786083284)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1786083284)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1786083284)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1875596767) && (bus_wr <= 2053874164)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1786083284)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1875596767) && (bus_wr <= 2053874164)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1875596767) && (HWDATA <= 2053874164)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1875596767) && (HWDATA <= 2053874164)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 156)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2054438388) && (HADDR <= 2196676101)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 1580054972)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2017329648)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1797780438) && (bus_wr <= 1908883427)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1797780438) && (HWDATA <= 1908883427)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1797780438) && (HWDATA <= 1908883427)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1797780438) && (bus_wr <= 1908883427)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2038521843) && (HADDR <= 2781880907)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1736082894) && (HADDR <= 1869080542)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 129) && (crc_idr_out <= 137)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 59) && (crc_idr_out <= 66)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 61)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 209) && (crc_idr_out <= 217)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1425979305) && (HADDR <= 1560649146)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1507567027) && (crc_poly_out <= 2232241162)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1604910015) && (crc_init_out <= 1738922959)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2200359942) && (HADDR <= 2341390871)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 8)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2038521843) && (HADDR <= 2174424067)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2267884558) && (bus_wr <= 2392682013)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2267884558) && (HWDATA <= 2392682013)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2267884558) && (HWDATA <= 2392682013)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2267884558) && (bus_wr <= 2392682013)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2149824000) && (HADDR <= 2247063563)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2366798874) && (HADDR <= 2470967334)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2392682013)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 1917932004)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 1917932004)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1983287276) && (bus_wr <= 2124799485)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2392682013)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2392682013)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 1917932004)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 1917932004)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1983287276) && (bus_wr <= 2124799485)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1983287276) && (HWDATA <= 2124799485)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2392682013)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1983287276) && (HWDATA <= 2124799485)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 58)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 208)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2038521843) && (HADDR <= 2135481342)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1917932004) && (bus_wr <= 2053874164)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1917932004) && (HWDATA <= 2053874164)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1917932004) && (HWDATA <= 2053874164)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1917932004) && (bus_wr <= 2053874164)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2234594314) && (crc_init_out <= 2859747924)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1925696997) && (bus_wr <= 2027527153)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1925696997) && (bus_wr <= 2027527153)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1925696997) && (HWDATA <= 2027527153)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1925696997) && (HWDATA <= 2027527153)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2033215986) && (bus_wr <= 2144911359)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2033215986) && (HWDATA <= 2144911359)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2033215986) && (HWDATA <= 2144911359)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2033215986) && (bus_wr <= 2144911359)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2255374348) && (HADDR <= 2341390871)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1101976963) && (crc_init_out <= 1782771668)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1416954792) && (HWDATA <= 1986089964)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1416954792) && (bus_wr <= 1986089964)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1416954792) && (HWDATA <= 1986089964)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1416954792) && (bus_wr <= 1986089964)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1952799720) && (crc_init_out <= 2529889325)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 4) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 1) && (crc_idr_out <= 251) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1420327337) && (crc_out <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1420327337) && (HRDATA <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 3919152851) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 298507043) && (bus_wr <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 298507043) && (HWDATA <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 3933611732) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 3972982489) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2144121855) && (crc_out <= 4268438780) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 12047105) && (crc_init_out <= 3912571602) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 3861888716) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 4) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 873216) && (crc_poly_out <= 2160050177) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2191193605) && (crc_out <= 4268438780) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2480008231) && (crc_out <= 4289536767) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_poly_out >= 340057896) && (crc_poly_out <= 899729771)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 HWRITE) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !read_wait) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 1690844617) && (crc_init_out <= 4140011245)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !reset_pending) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 39) && (crc_idr_out <= 107)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (HSElx && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 3) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 83) && (crc_idr_out <= 167) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !read_wait ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 138) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 1) && (HSIZE <= 4) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 0) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS >= 2) && (HTRANS <= 3) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 138) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 0) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_size == 0) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 3) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2551181872) && (crc_init_out <= 4288370943) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 7) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HREADYOUT) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HCLK) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 buffer_full) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE >= 0) && (HSIZE <= 2)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 544641344) && (crc_out <= 2188632580)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HSElx) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 0)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (HREADYOUT ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HRESETn) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 544641344) && (HRDATA <= 2188632580)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3502935201) && (HADDR <= 3964712152) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en && reset_pending ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1420327337) && (HRDATA <= 2525290541) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 175018772) && (HWDATA <= 967574387) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2965171809) && (crc_out <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2965171809) && (HRDATA <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1420327337) && (crc_out <= 2525290541) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 12910337) && (crc_poly_out <= 1649838532) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 175018772) && (bus_wr <= 967574387) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3297383049) && (HADDR <= 4282113278) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3257313924) && (HADDR <= 4286795007) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1865691102) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2621322808) && (crc_out <= 4268438780) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2539428910) && (crc_out <= 4268438780) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 1702467530) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 2102827002) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 12047105) && (crc_init_out <= 2059839477) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 1759463377) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 117) && (crc_idr_out <= 251) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2551181872) && (crc_init_out <= 4288370943) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 2179697155) && (crc_init_out <= 3384321171) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 4161427184) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1248487316) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HWRITE ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 2) && (HSIZE <= 4) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 3) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1248487316) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HTRANS == 3)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !read_wait ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2383645724) && (HADDR <= 3697048760) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 88)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 47) && (crc_idr_out <= 49)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 28) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 224512) && (crc_out <= 1909052387) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 224512) && (crc_out <= 3920428755) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1343978400) && (bus_wr <= 1986089964) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1343978400) && (HWDATA <= 1986089964) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2144121855) && (crc_out <= 2858762836) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 224512) && (crc_out <= 3980557530) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 3659963060) && (crc_init_out <= 4140011245)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_poly_out >= 1698942922) && (crc_poly_out <= 4050057954)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 1419705769) && (bus_wr <= 1689915337)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 3411837078) && (crc_out <= 3820465863)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 39) && (crc_idr_out <= 59)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 1419705769) && (HWDATA <= 1689915337)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1843772379) && (crc_out <= 2525290541)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 200) && (crc_idr_out <= 254)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS >= 2) && (HTRANS <= 3)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 1843772379) && (HRDATA <= 2525290541)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 3411837078) && (HRDATA <= 3820465863)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2160050177) && (crc_poly_out <= 4292199679) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3659963060) && (crc_init_out <= 4140011245) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2188632580) && (HRDATA <= 2965171809) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1419705769) && (HWDATA <= 1689915337) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2188632580) && (crc_out <= 2965171809) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1419705769) && (bus_wr <= 1689915337) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3411837078) && (crc_out <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 3411837078) && (HRDATA <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 679719249) && (HADDR <= 1560649146) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 39) && (crc_idr_out <= 59) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 200) && (crc_idr_out <= 254) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2765772361) && (crc_poly_out <= 4247315706) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1690844617) && (crc_init_out <= 2732990533) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 109) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 2) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 962595186) && (HWDATA <= 1529345462) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 962595186) && (bus_wr <= 1529345462) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_write_en ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3395517588) && (HADDR <= 3842390730) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HWRITE ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 3) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1015132537) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HSElx ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HSElx ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_poly_out >= 2563440689) && (crc_poly_out <= 2899181145)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3384321171) && (crc_init_out <= 4161427184) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 2179697155) && (crc_init_out <= 2869000278) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3596028588) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 buffer_full ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HSElx ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2563440689) && (crc_poly_out <= 3231643777) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HSElx) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 3) && (HSIZE <= 4) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3105968242) && (HADDR <= 3814667462) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1015132537) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 crc_idr_en ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 2838229074) && (crc_out <= 3570230953) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 138) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 152754450) && (crc_out <= 2126777853) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1757499345) && (crc_init_out <= 1758267857) ##3 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1757499345) && (crc_init_out <= 1758267857)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1649107908) && (HRDATA <= 1664026566)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1649107908) && (HRDATA <= 1664026566) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1757499345) && (crc_init_out <= 1758267857) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2844683859) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4285701886) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2185495044) && (HADDR <= 4285701886) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 126) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) ##3 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1863677406) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2444218915) && (crc_init_out <= 4288370943) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2465992741) && (crc_init_out <= 4281948926) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 (HRDATA >= 1685642184) && (HRDATA <= 2009399791)) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (HWDATA >= 2689368128) && (HWDATA <= 4115585770) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 417522481) && (crc_init_out <= 4281948926) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 (HTRANS >= 1) && (HTRANS <= 3)) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1259658134) && (HADDR <= 3198408829) && (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 (crc_poly_out >= 1685642184) && (crc_poly_out <= 2531982893)) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 366802731) && (crc_init_out <= 4288370943) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (crc_init_out >= 927120750) && (crc_init_out <= 3955251927) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 HRESETn) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (HSIZE >= 0) && (HSIZE <= 2) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (crc_poly_out >= 900750187) && (crc_poly_out <= 3230390913) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (bus_wr >= 2689368128) && (bus_wr <= 4115585770) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (HTRANS == 3) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 (crc_init_out >= 2009399791) && (crc_init_out <= 2729896005)) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2038521843) && (HADDR <= 3983331034) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (crc_out >= 575300932) && (crc_out <= 1284029849) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2428647969) && (HRDATA <= 2438265890) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2161552897) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1290917785) && (HWDATA <= 2499650601) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2064802294) ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2126905853) && (crc_init_out <= 4288370943) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1290917785) && (bus_wr <= 2499650601) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2064802294) ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1428777386) && (crc_out <= 2144334847) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2141261311) && (crc_init_out <= 4281948926) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_idr_en ##1 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##4 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##4 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 126) && (crc_idr_out <= 255) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171) ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 196) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 196) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1649107908) && (crc_poly_out <= 1664026566) ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HWDATA >= 3206612606) && (HWDATA <= 3658669748)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 1693137353) && (HRDATA <= 2728705605)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (bus_wr >= 3206612606) && (bus_wr <= 3658669748)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 94) && (crc_idr_out <= 192) ##1 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3673380533) && (HADDR <= 4099444456) ##1 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 506619708) && (crc_out <= 881775977) && crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 3919152851) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1377050020) && (bus_wr <= 2095072761) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 2718477380) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1386303909) && (bus_wr <= 2142278655) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1377050020) && (HWDATA <= 2095072761) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 2718477380) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1386303909) && (HWDATA <= 2142278655) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1008792440) && (HWDATA <= 2142278655) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1008792440) && (bus_wr <= 2142278655) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 3)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 242) && (crc_idr_out <= 254)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 2483648040) && (HWDATA <= 3499468961)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 56) && (crc_idr_out <= 59)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_poly_out >= 1698942922) && (crc_poly_out <= 2765772361)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 2)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 1843772379) && (HRDATA <= 2188632580)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 4)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 98) && (crc_idr_out <= 107)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 2483648040) && (bus_wr <= 3499468961)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HREADY) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 544641344) && (crc_out <= 1420327337)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1843772379) && (crc_out <= 2188632580)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 544641344) && (HRDATA <= 1420327337)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 632774475) && (bus_wr <= 967574387) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 59) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 632774475) && (HWDATA <= 967574387) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2525290541) && (HRDATA <= 2965171809) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1843772379) && (crc_out <= 2188632580) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 3411837078) && (HRDATA <= 3561717928) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1420327337) && (HRDATA <= 1843772379) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2188632580) && (HRDATA <= 2525290541) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 242) && (crc_idr_out <= 254) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 152) && (crc_idr_out <= 200) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1843772379) && (HRDATA <= 2188632580) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1420327337) && (crc_out <= 1843772379) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2188632580) && (crc_out <= 2525290541) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3411837078) && (crc_out <= 3561717928) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 201563416) && (crc_init_out <= 355448106) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 107) && (crc_idr_out <= 152) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2525290541) && (crc_out <= 2965171809) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1698942922) && (crc_poly_out <= 2765772361) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 4050057954) && (crc_poly_out <= 4247315706) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2583999028) && (HWDATA <= 4292829951) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3214152319) && (HADDR <= 3572596905) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 50) && (crc_idr_out <= 93) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2583999028) && (bus_wr <= 4292829951) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 184) && (crc_idr_out <= 251) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2833569873) && (HADDR <= 3514622114) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1290917785) && (HWDATA <= 1678134216) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3257313924) && (HADDR <= 3766247104) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_write_en ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2905820762) && (HADDR <= 3592626860) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1290917785) && (bus_wr <= 1678134216) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 52) && (crc_idr_out <= 101) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 251) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2859747924) && (crc_init_out <= 3888227535) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_out >= 1236541331) && (crc_out <= 1941524967)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1015132537) && (bus_wr <= 1205964175) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 1659440581) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 crc_idr_en ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HADDR >= 3697048760) && (HADDR <= 4201619700)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 345094441) && (bus_wr <= 362648875) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (bus_wr >= 2718477380) && (bus_wr <= 2797974093)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 2838229074) && (crc_out <= 3145817719) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_poly_out >= 2563440689) && (crc_poly_out <= 2601069110)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 2517329964) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 2838229074) && (crc_out <= 3145817719) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 2383645724) && (HADDR <= 2517329964) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 345094441) && (HWDATA <= 362648875) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HRESETn ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 106) && (crc_idr_out <= 138) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (bus_wr >= 1205964175) && (bus_wr <= 1650790340)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2383645724) && (HADDR <= 2517329964) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 362648875) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 3697048760) && (HADDR <= 4201619700) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1648760772) && (HADDR <= 2517329964) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 69) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HCLK ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_out >= 3317977739) && (crc_out <= 3535857829)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 2010601967) && (bus_wr <= 2718477380) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3384321171) && (crc_init_out <= 3596028588) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_init_out >= 2179697155) && (crc_init_out <= 2269154318)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HRESETn ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HRDATA >= 69) && (HRDATA <= 106)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 131) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 940512624) && (crc_poly_out <= 2069565430) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 176)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 2010601967) && (bus_wr <= 2718477380) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 2010601967) && (HWDATA <= 2718477380) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out >= 69) && (crc_idr_out <= 106)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 1015132537) && (HWDATA <= 1205964175) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 69) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2563440689) && (crc_poly_out <= 2899181145) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 69) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 362648875) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 40) && (HRDATA <= 69) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3145817719) && (crc_out <= 3570230953) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 2010601967) && (HWDATA <= 2718477380) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 1015132537) && (bus_wr <= 1205964175) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HWDATA >= 1205964175) && (HWDATA <= 1650790340)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 4) && (HSIZE <= 6) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 3) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 1205964175) && (HWDATA <= 1650790340) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 131) && (crc_idr_out <= 138) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 1236541331) && (crc_out <= 1941524967) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 131) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 1205964175) && (bus_wr <= 1650790340) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 3) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 3697048760) && (HADDR <= 3814667462) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 131) && (HRDATA <= 138) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HWRITE) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 3535857829) && (crc_out <= 3570230953) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 2838229074) && (crc_out <= 3145817719) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 2179697155) && (crc_init_out <= 2869000278) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 3105968242) && (HADDR <= 3697048760) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 3145817719) && (crc_out <= 3570230953) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_init_out >= 3384321171) && (crc_init_out <= 3456149148)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2899181145) && (crc_poly_out <= 3231643777) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 106) && (HRDATA <= 138) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3596028588) && (crc_init_out <= 4161427184) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 buffer_full ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_poly_out >= 2098262522) && (crc_poly_out <= 2563440689)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1015132537) && (HWDATA <= 1205964175) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3145817719) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 3) && (HSIZE <= 4) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HWDATA >= 2718477380) && (HWDATA <= 2797974093)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 69) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 40) && (crc_idr_out <= 69) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 2179697155) && (crc_init_out <= 2269154318) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2899181145) && (crc_poly_out <= 3231643777) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 345094441) && (HWDATA <= 712461140) ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 833184611) && (crc_poly_out <= 940512624) ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3358351504) && crc_idr_en ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 2104315898) && crc_idr_en ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2545869359) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 345094441) && (bus_wr <= 712461140) ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 3145817719) && (crc_out <= 3230579329) ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1659440581) && (crc_out <= 1882204640) ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && !read_wait && (crc_idr_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && (crc_idr_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && (crc_idr_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && !read_wait && (crc_idr_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && !reset_pending && (crc_idr_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && !read_wait && (crc_idr_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && !read_wait && (crc_idr_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en && !read_wait && (crc_idr_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && (HRDATA == 0) && (crc_idr_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && !read_wait && (crc_idr_out == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 2772008522) ##2 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 2718477380) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 2718477380) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 612604745)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##2 (crc_idr_out == 192)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 4292199679) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2930168925) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2930168925) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 HCLK) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1948785128)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3491623072) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 612604745)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1501783987) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1291719065) && (HRDATA <= 2336418838) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1443717036)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1443717036) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) && crc_poly_en ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (HTRANS == 3) && (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1327713694) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##2 (HTRANS == 1)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 80) && (crc_idr_out <= 163) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5) && (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 612604745) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 1782771668) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3491623072) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1327713694)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 1) && (crc_idr_out <= 123) && (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1649107908) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 4099444456) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 126) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1557947833) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##1 !HSElx ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) && HRESETn ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1757499345)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) && (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##2 !reset_pending) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1960536553) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 612604745) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 4099444456)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##1 crc_poly_en ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1758267857) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 2718477380) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 126) && (crc_idr_out <= 255) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3491623072)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 650580813) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1349159328) && (crc_poly_out <= 1994295789) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 3919152851) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 !HWRITE && (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2930168925) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2930168925) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##1 !HREADY ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 1803705815) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1443717036)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1403037095) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) && HRESETn) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) && HREADY ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2930168925) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##1 !HWRITE ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3491623072)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 4) && (crc_idr_out <= 121) && (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1664026566) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##1 (crc_idr_out == 37) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) && (crc_poly_out >= 1617633728) && (crc_poly_out <= 2732671557) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2930168925) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) && reset_pending) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 78) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 !HWRITE) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1068390783) && (HRDATA <= 2816805967) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1291719065) && (HRDATA <= 2532059693) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3491623072) && (bus_wr <= 4292829951) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1960536553) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 720387925) && (HRDATA <= 4144709870) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2930168925)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3954243287) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##1 HRESETn ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2531640877)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##1 reset_pending ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2930168925)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1948785128) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1327713694)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3491623072) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 !buffer_full) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1655958469) && (crc_init_out <= 1896276450) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 !HSElx) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 2718477380) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##1 (HSIZE == 7) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 429640499) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3491623072) && (HWDATA <= 4292829951) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##1 !read_wait ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1758267857)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1403037095) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) && buffer_full ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##1 (HTRANS == 3) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1758267857) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) && HCLK) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3491623072) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1557947833) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) && HRESETn ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 224608026) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2118700028) && (HWDATA <= 4292829951) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1327713694) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##3 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1443717036) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1649107908) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) && HSElx ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1649107908) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1557947833)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1517966772) && (crc_poly_out <= 2135888382) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 373070636) && (crc_out <= 4289536767) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) && HWRITE) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 !HREADY) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2466064421)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##4 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##2 (HSIZE == 3)) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2118700028) && (bus_wr <= 4292829951) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1757499345) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) && (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 385380141) && (crc_out <= 4289536767) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 235) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1974676971) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 75) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2383068188) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2118700028) && (HWDATA <= 4292829951) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 785804125) ##3 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1269077911) && (bus_wr <= 1581436860) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1220786065) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3708791482) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 75) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2264619533) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3135949429) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2110394363) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 71717128) && (crc_poly_out <= 1767144402) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1299708314) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1299708314) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 71717128) && (crc_poly_out <= 2152653824) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 869098343) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2426887713) && (crc_out <= 4289536767) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 46) ##4 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 235) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2217550344) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2137453566) && (crc_out <= 4289536767) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 81) && (crc_idr_out <= 162) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1869080542) && (HADDR <= 2470967334) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1085289857) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 120) && (crc_idr_out <= 184) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3708791482) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##2 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 785804125) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 869098343) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 149245201) && (HADDR <= 2117771260) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3628697776) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1241070995) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2118700028) && (bus_wr <= 4292829951) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1436278187) ##4 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2903759962) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1034472827) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2217550344) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3135949429) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1158677386) && (bus_wr <= 1950301672) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 162) ##4 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1085289857) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2238772746) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1974676971) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1806994391) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1269077911) && (HWDATA <= 1581436860) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 147215121) && (HADDR <= 1708291019) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2052327924) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1725147085) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1034472827) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 75) ##4 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 147215121) && (HADDR <= 2117771260) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 7) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 4068295396) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2217550344) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2390661148) && (crc_out <= 4289536767) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2383068188) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 174) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1513578932) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1725147085) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2144121855) && (crc_out <= 4289536767) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1299708314) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 26) ##4 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 201) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1085289857) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 445523253) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 149245201) && (HADDR <= 1697129930) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3316103819) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1974676971) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 4039666913) ##4 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2052327924) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1299708314) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 5779200) && (crc_poly_out <= 2078728695) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 445523253) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 445523253) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2442298915) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3924496083) ##1 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1241070995) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2336418838) && (crc_out <= 4289536767) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 785804125) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3005426790) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2903759962) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3628697776) ##4 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 201) ##1 (crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 174) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 549607745) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1125577606) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 162) ##3 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1158677386) && (HWDATA <= 1950301672) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 80) && (crc_idr_out <= 163) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1863792606) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2217550344) ##1 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1085289857) ##2 true) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 88) && (crc_idr_out <= 162) ##1 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2300163090) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 200)) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 632774475) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2595522613) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out == 59) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1420327337) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 632774475) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2525290541) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) && (crc_idr_out == 59) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && (crc_idr_out == 59) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##2 HREADY ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (crc_idr_out == 59) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2160050177) && (crc_poly_out <= 4292199679) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2525290541) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##3 (crc_idr_out == 254) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##4 (bus_size == 1)) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 200) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3499468961)) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 967574387)) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2965171809) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 200) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##1 HWRITE ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 632774475)) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##1 HCLK ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##2 HCLK ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##4 (HSIZE == 0)) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3820465863) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3820465863) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3561717928) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3411837078) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3561717928) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##1 buffer_write_en ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##4 !HWRITE) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##2 HSElx ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1420327337) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 967574387)) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##1 !read_wait ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2188632580) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2965171809) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2188632580) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3561717928) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1420327337) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2965171809) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##1 HRESETn ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2732990533) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3499468961)) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##2 reset_pending ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##2 (HTRANS == 3) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1560649146) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##2 !HREADYOUT ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2595522613) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 (crc_idr_out == 49) ##2 true) |-> crc_poly_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##3 HREADY ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##3 buffer_write_en ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##1 (bus_size == 1) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 201563416) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1420327337) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1952497640) && (crc_out <= 2405267998) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##3 (bus_size == 1) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1690844617) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##3 (HTRANS == 0) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##1 (HSIZE == 3) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##4 !HSElx) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##2 (crc_idr_out == 39) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1420327337) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##4 !HCLK) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##2 (bus_size == 1) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3781800130) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 632774475)) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1690844617) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3820465863) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##4 !buffer_full) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##3 (HSIZE == 1) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##2 (HSIZE == 4) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##2 buffer_write_en ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##3 HWRITE ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2525290541) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && (crc_idr_out == 59) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3820465863) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) && reset_pending ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##4 (HTRANS == 0)) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 340057896) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##4 (crc_idr_out == 98)) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1843772379) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2525290541) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3411837078) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) && (crc_idr_out == 59) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) && buffer_write_en ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) && HRESETn ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2525290541) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2188632580) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2539428910) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2368009754) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 78) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2368009754) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3064211053) ##4 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2368009754) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1787692501) ##1 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2539428910) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1127573382) ##2 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 126) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2801589837) ##3 true) |-> buffer_write_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##3 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1863792606) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##4 (crc_idr_out == 122)) |-> crc_idr_en);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 204) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 2118700028) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 2118700028) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 2118700028) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 2118700028) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2765772361) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && (bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##4 HREADY) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##1 (HTRANS >= 0) && (HTRANS <= 1) ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##1 (crc_idr_out == 159) ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##1 !buffer_full ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##1 !HWRITE ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##4 (crc_idr_out == 103)) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##1 (HADDR >= 1096336258) && (HADDR <= 2127781373) ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##3 !HWRITE ##1 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2994366052) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2844167763) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) && (crc_out >= 2300767762) && (crc_out <= 2983296099) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 0) && (HRDATA <= 405939504) && (bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) && HWRITE ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##1 (crc_init_out >= 1833726426) && (crc_init_out <= 3302447241) ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##4 !HCLK) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2210983431) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##1 (HTRANS == 1) ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##1 (bus_wr >= 614826825) && (bus_wr <= 2318115860) ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##2 (crc_idr_out == 222) ##2 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##2 HRESETn ##2 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) && (bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##4 !read_wait) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##1 (crc_out >= 894298474) && (crc_out <= 1663672774) ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2210983431) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 405939504) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##2 (bus_size == 2) ##2 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##2 !reset_pending ##2 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##2 HREADY ##2 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##4 buffer_full) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##3 HRESETn ##1 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 405939504) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_idr_out >= 6) && (crc_idr_out <= 21) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##1 (crc_idr_out >= 81) && (crc_idr_out <= 159) ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_idr_out == 6) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && (bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##4 HRESETn) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##2 !HWRITE ##2 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##1 !HCLK ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##3 (crc_idr_out == 141) ##1 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##3 HSElx ##1 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##3 (bus_size == 2) ##1 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##3 HCLK ##1 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2300767762) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_poly_out >= 2994366052) && (crc_poly_out <= 3738653373) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##2 (HSIZE == 6) ##2 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##4 (HTRANS == 3)) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && (bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##1 !reset_pending ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##1 (HSIZE == 7) ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && (bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##4 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##1 (HWDATA >= 614826825) && (HWDATA <= 2318115860) ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) ##1 !read_wait ##3 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2209527815) && (bus_wr <= 2210983431) && (crc_init_out >= 405939504) && (crc_init_out <= 2059343349) ##3 !read_wait ##1 true) |-> (bus_size == 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 123) && (crc_idr_out <= 255) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en ##3 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1840241115) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1840241115) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1840241115) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1840241115) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 197) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1295638938) && (HWDATA <= 1678134216) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1295638938) && (bus_wr <= 1678134216) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 129) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 2) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 120) && (crc_idr_out <= 255) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 168) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 187) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 1) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1863792606) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 4292199679) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1030970746) && (HWDATA <= 2124799485) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1030970746) && (bus_wr <= 2124799485) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2831678545) && (crc_out <= 3954243287) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 51) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2831678545) && (crc_out <= 3954243287) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 385380141) && (crc_out <= 4289536767) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 450374965) && (crc_poly_out <= 4292199679) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 3919152851) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 78) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1327713694) && (crc_poly_out <= 1918876644) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2521684524) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2424193568) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2516225067) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2521684524) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2187751940) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2424193568) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 66) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2187751940) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2516225067) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2810149454) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2810149454) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2810149454) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 101) && (crc_idr_out <= 149) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1008792440) && (bus_wr <= 1529345462) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 1)) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1507567027) && (crc_poly_out <= 1863677406) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1008792440) && (HWDATA <= 1529345462) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 192)) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2810149454) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2426887713) && (crc_out <= 4289536767) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2930168925) ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 249)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en && read_wait ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##2 !HREADY) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && buffer_full && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1015132537) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1015132537) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##1 HRESETn ##1 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3596028588) && (crc_init_out <= 4161427184) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##2 !HSElx) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 650580813) ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2930168925) ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##1 !read_wait ##1 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1557947833) ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##3 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##1 (HTRANS == 3) ##1 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##2 HCLK) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 37) ##1 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##3 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##3 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 7) ##1 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##3 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##2 !buffer_full) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##3 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##2 !read_wait) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1649107908) ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 88) && (crc_idr_out <= 170) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##3 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && (HTRANS == 3) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##3 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 88) && (crc_idr_out <= 170) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 4)) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##3 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1649107908) ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3954243287) ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 450374965) && (crc_poly_out <= 4292199679) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1806994391) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 80) && (crc_idr_out <= 163) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3384321171) && (crc_init_out <= 3596028588) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 213) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 739852120) && (bus_wr <= 1424694185) ##2 crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 3105968242) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 739852120) && (HWDATA <= 1424694185) ##2 crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 120) && (crc_idr_out <= 183) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 213) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY && (HTRANS == 3) ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 69) ##1 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 69) ##1 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 81) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 40) ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY && buffer_full ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 3) ##1 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY && !HWRITE ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##1 !buffer_full ##1 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##2 !HSElx) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##2 !crc_idr_en) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##2 HWRITE) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 3814667462) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##2 HREADY) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 224512) && (crc_out <= 1941987303) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1) ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY && HSElx ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##2 !HRESETn) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1969149930) && (bus_wr <= 3883528910) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA == 40) ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY && !reset_pending ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##1 (HTRANS == 3) ##1 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2844683859) && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##1 !read_wait ##1 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY && !read_wait ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1960536553) && (HWDATA <= 2718477380) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##1 !HSElx ##1 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1960536553) && (bus_wr <= 2718477380) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1969149930) && (HWDATA <= 3883528910) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##2 !buffer_full) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 89) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 101) && (crc_idr_out <= 150) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2191700997) && (crc_out <= 4243918585) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 78) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HSIZE >= 0) && (HSIZE <= 3) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 126) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2191700997) && (crc_out <= 4243918585) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2191700997) && (crc_out <= 4281492222) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 89) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 610048) && (crc_poly_out <= 2135888382) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2191700997) && (crc_out <= 4281492222) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2187751940) && (crc_out <= 4285778686) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HSIZE >= 0) && (HSIZE <= 3) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2457670180) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2457670180) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 106)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 106)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2403768350) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 4115585770) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (HSIZE == 0) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 106)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 4115585770) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (crc_idr_out == 237) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3955251927) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1756142545) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (bus_size == 0) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 106)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1259658134) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 60) && (crc_idr_out <= 119) ##1 crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1666946502) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 900750187) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 900750187) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && HRESETn ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1284029849) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1666946502) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2403768350) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4) ##1 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2372197914) && (HADDR <= 2983620707) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 HREADY) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 (bus_size == 0)) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3198408829) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 249) ##1 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 249) ##1 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2689368128) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 575300932) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 (crc_idr_out == 10)) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 164) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 read_wait) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 2124799485) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2449188387) && (crc_init_out <= 4281948926) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 (HTRANS == 1)) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (crc_idr_out == 113) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && (HSIZE == 2) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 (HTRANS == 3)) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 reset_pending) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 13029121) && (HADDR <= 3994231004) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4) ##1 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 81) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2689368128) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 (crc_idr_out == 186)) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2449188387) && (crc_init_out <= 4281948926) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3230390913) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 HWRITE) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 13029121) && (HADDR <= 3994231004) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2257746445) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 !HCLK) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 900750187) && (HRDATA <= 927120750) && HWRITE ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 2124799485) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 81) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) && crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 !read_wait) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2238315018) && (HADDR <= 3445052058) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 HRESETn) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 !HCLK) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS >= 0) && (HTRANS <= 1) ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 buffer_full) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 1922727909) && (HADDR <= 2238315018) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && crc_idr_en ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 !HWRITE) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3378635922) ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 !read_wait) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 1327713694) && (HRDATA <= 1693137353) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 1922727909) && (HADDR <= 3673380533) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 203) && crc_poly_en ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 !HCLK) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3082300015) ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 3) && HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 HRESETn) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out == 158)) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 429640499) && (HRDATA <= 3378635922) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 612604745) ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 2930168925) && (HWDATA <= 3873539789) ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 722314582) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 100) ##2 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3082300015) && (HADDR <= 4099444456) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1664026566) && (crc_poly_out <= 3378635922) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HWRITE && read_wait ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 0) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 0) && (crc_idr_out <= 100) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HWRITE ##1 !reset_pending) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !reset_pending && HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270) ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HWRITE ##1 HREADY) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2027527153) ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 0) ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3378635922) ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270) ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HWDATA >= 3206612606) && (HWDATA <= 3873539789) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !crc_poly_en ##3 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !HREADY && HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 13029121) && (HADDR <= 3950567638) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HWRITE ##1 (HSIZE == 3)) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 !HWRITE) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && crc_idr_en ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 203) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HWRITE ##1 !read_wait) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 429640499) && (crc_poly_out <= 1693137353) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 5) ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_out >= 506619708) && (crc_out <= 4174633201) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 13029121) && (HADDR <= 3950567638) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 1443717036) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 429640499) && (crc_poly_out <= 3378635922) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 950241649) && (HRDATA <= 1649107908) ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_out >= 1501783987) && (crc_out <= 4174633201) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 1443717036) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 3575428266) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 !HSElx) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282) ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 6115584) && (crc_out <= 793334622) ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HTRANS == 1)) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 1327713694) && (crc_poly_out <= 1693137353) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 269794592) && (HWDATA <= 1538184631) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 6) ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 buffer_full ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 7) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 5) ##3 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1664026566) && (HRDATA <= 3378635922) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 (bus_size == 0)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 2930168925) && (bus_wr <= 3873539789) ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !HCLK && HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 !HSElx) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && crc_poly_en ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 (HTRANS == 3)) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 94) && (crc_idr_out <= 100) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HWRITE ##1 !HCLK) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !buffer_full ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) && crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 buffer_full) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out == 38) ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 417886513) && (crc_init_out <= 956903282) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HWRITE ##1 !crc_poly_en) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 612604745) ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 950241649) && (crc_poly_out <= 1649107908) ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 (HTRANS == 3)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 (bus_size == 0)) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HREADY ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 1) && (HSIZE <= 6) ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 429640499) && (HRDATA <= 1693137353) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (bus_wr >= 3206612606) && (bus_wr <= 3873539789) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 269794592) && (bus_wr <= 1538184631) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HWRITE ##1 HWRITE) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !crc_poly_en ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2027527153) ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !crc_poly_en && HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 506619708) ##4 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HWRITE && buffer_full ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 722314582) && crc_poly_en ##3 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HREADY ##2 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 4) && (HSIZE <= 7) ##1 HWRITE ##1 true) |-> (crc_init_out >= 1882356192) && (crc_init_out <= 2428647969));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HWRITE && crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (HTRANS == 3) && crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HCLK && crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HRESETn && crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 !HSElx ##1 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 (bus_size == 0) ##1 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HSElx && crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 (HTRANS == 3) ##1 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 45) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1840241115) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 HWRITE ##1 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 198) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HWRITE && crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !reset_pending && crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (HTRANS == 3) && crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 45) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (bus_size == 0) && crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 (HTRANS == 3) ##1 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 (bus_size == 0) ##1 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !reset_pending && crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 !crc_idr_en ##1 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HSIZE >= 0) && (HSIZE <= 1) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 1609027007) && (HADDR <= 2775750730) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 1609027007) && (HADDR <= 2775750730) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 !HSElx ##1 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1840241115) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HRESETn && crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 1572522427) && (HADDR <= 2736168006) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 129) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 !crc_idr_en ##1 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 129) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 HCLK ##1 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HCLK && crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 1572522427) && (HADDR <= 2736168006) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 HWRITE ##1 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 HCLK ##1 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HSIZE >= 0) && (HSIZE <= 1) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (bus_size == 0) && crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HSElx && crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2332526614) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4281948926) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (bus_size == 0) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 2374427163) && (HADDR <= 3040082026) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 2374427163) && (HADDR <= 3040082026) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2332526614) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 2238315018) && (HADDR <= 2977740386) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 2238315018) && (HADDR <= 2977740386) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4281948926) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (bus_size == 0) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1939529191) && (crc_out <= 2418929696) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HTRANS >= 2) && (HTRANS <= 3) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HTRANS >= 2) && (HTRANS <= 3) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1410931112) && (crc_poly_out <= 2175083523) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 2238315018) && (HADDR <= 3299436169) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2200359942) && (HADDR <= 2600987702) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2038521843) && (HADDR <= 2781880907) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 2238315018) && (HADDR <= 3299436169) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 2775750730) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 HCLK ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 HCLK ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && read_wait ##2 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && read_wait ##2 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2408538143) && (HWDATA <= 4292829951) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2408538143) && (bus_wr <= 4292829951) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 2470967334) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 197137687) && (crc_poly_out <= 2208696327) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 197137687) && (crc_poly_out <= 2208696327) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 9987329) && (crc_poly_out <= 2157855745) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 9987329) && (crc_poly_out <= 2157855745) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##3 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (bus_wr >= 4143872) && (bus_wr <= 1034472827) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HWDATA >= 4143872) && (HWDATA <= 1034472827) ##1 crc_idr_en ##2 true) |-> (bus_wr >= 1840241115) && (bus_wr <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HWDATA >= 4143872) && (HWDATA <= 1034472827) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (bus_wr >= 4143872) && (bus_wr <= 1034472827) ##1 crc_idr_en ##2 true) |-> (HWDATA >= 1840241115) && (HWDATA <= 2392682013));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2125031933) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2147560448) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1666946502) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1666946502) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1666946502) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1666946502) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (bus_size == 3) && crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 !HRESETn && crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##1 (bus_size == 3) ##2 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##2 read_wait ##1 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 !buffer_full && crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##1 HSElx ##2 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 !HRESETn) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 !buffer_full) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##1 reset_pending ##2 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 (bus_size == 3)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HTRANS == 2) && crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##1 !crc_idr_en ##2 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 !HCLK && crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 HSElx) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##1 read_wait ##2 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 read_wait) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##2 !HCLK ##1 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##2 (HTRANS == 1) ##1 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 (HSIZE == 5)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##1 HWRITE ##2 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && reset_pending ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 HWRITE) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 !HREADY) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HSIZE == 0) && crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##1 HCLK ##2 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 HREADY && crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##2 HSElx ##1 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && HCLK ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 196) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && HWRITE ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_poly_out >= 469702967) && (crc_poly_out <= 4258863867) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 144) && (crc_idr_out <= 199) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_poly_out >= 469702967) && (crc_poly_out <= 4258863867) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 244935965) && (crc_out <= 4281492222) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 244935965) && (crc_out <= 4281492222) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 540479808) && (crc_out <= 4281492222) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2117566972) && (bus_wr <= 4291356927) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 540479808) && (crc_out <= 4281492222) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_init_out >= 7924480) && (crc_init_out <= 3855171787) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2117566972) && (HWDATA <= 4291356927) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en ##3 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 !HREADY && crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 !HREADY && crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 !reset_pending && crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_init_out >= 7924480) && (crc_init_out <= 3931334868) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 !read_wait ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 !HSElx && crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 !HSElx && crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 !HWRITE && crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_idr_en ##2 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_size >= 0) && (bus_size <= 1) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 !reset_pending && crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 !HRESETn && crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 6) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 32279299) && (crc_out <= 2122240508) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 !HRESETn && crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 !HWRITE && crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 reset_pending ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 HRESETn ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 HRESETn ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 reset_pending ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 4281492222) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 4281492222) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2181851652) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_idr_out >= 2) && (crc_idr_out <= 134) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_idr_out >= 2) && (crc_idr_out <= 134) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 3920410835) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 read_wait ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_idr_out >= 2) && (crc_idr_out <= 124) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 2) && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_idr_out >= 2) && (crc_idr_out <= 124) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 2) && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 172085524) && (crc_init_out <= 2148852224) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 249)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 4009038045) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_size == 0) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) && HWRITE ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2326546965) && (HADDR <= 4286795007) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 4009038045) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_poly_out >= 311903525) && (crc_poly_out <= 4285641470) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 HSElx ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HTRANS >= 1) && (HTRANS <= 3) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 7924480) && (crc_init_out <= 2240515083) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 HCLK) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) && HWRITE ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 172085524) && (crc_init_out <= 2148852224) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2135888382) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 HREADY ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 HSElx ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 7924480) && (crc_init_out <= 2240515083) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_poly_out >= 311903525) && (crc_poly_out <= 4285641470) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 !HREADY && crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 HCLK && crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1704773067) && (bus_wr <= 2321201172) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HTRANS >= 2) && (HTRANS <= 3) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 !read_wait && crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 7924480) && (crc_init_out <= 1924803045) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 7924480) && (crc_init_out <= 1924803045) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 3876473550) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 (HTRANS == 3) && crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 3876473550) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 HRESETn && crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2539736110) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 1822949337) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1704773067) && (HWDATA <= 2321201172) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 1822949337) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 2144121855) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 2144121855) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 74) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && reset_pending ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_idr_out >= 2) && (crc_idr_out <= 66) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HREADY ##2 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_idr_out >= 2) && (crc_idr_out <= 66) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 172) && (crc_idr_out <= 255) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_idr_out >= 2) && (crc_idr_out <= 59) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 buffer_full ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 40) ##2 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 HREADY ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 40) ##2 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 7924480) && (crc_init_out <= 1843535323) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 buffer_full ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 7924480) && (crc_init_out <= 1843535323) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 69) ##1 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA == 69) ##1 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2733152325) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 2018929648) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2733152325) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 1) ##2 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 HCLK ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_out >= 35648260) && (crc_out <= 2018929648) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_idr_out >= 2) && (crc_idr_out <= 59) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 HREADY ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##4 !HSElx) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##2 HCLK ##2 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && HCLK && crc_idr_en ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (HTRANS == 3) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##4 (HSIZE == 4)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##3 (bus_size == 0)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##3 !HSElx ##1 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_init_out >= 2352375832) && (crc_init_out <= 2981689443) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && HWRITE && crc_idr_en ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_out >= 2191700997) && (crc_out <= 4268438780) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && !HSElx && crc_idr_en ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_init_out >= 2352375832) && (crc_init_out <= 2981689443) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en && read_wait ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##3 !HWRITE ##1 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && HRESETn ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_out >= 2193049093) && (crc_out <= 4268438780) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##2 HSElx ##2 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && HRESETn ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_out >= 2191700997) && (crc_out <= 4268438780) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##2 !reset_pending ##2 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en && reset_pending ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (HTRANS == 3) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_out >= 2193049093) && (crc_out <= 4268438780) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##4 (HTRANS == 3)) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##4 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209) ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209) ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 buffer_full ##3 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 2)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956) ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 HSElx ##3 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6) ##3 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 read_wait ##3 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 (HTRANS == 2) ##3 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 213) && crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HSIZE >= 0) && (HSIZE <= 3) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_init_out >= 2352375832) && (crc_init_out <= 2948985439) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 !HWRITE ##3 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 !HCLK ##3 true) |-> (HADDR >= 2177342467) && (HADDR <= 2927252572));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_idr_out >= 2) && (crc_idr_out <= 87) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859) ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_init_out >= 2143420415) && (crc_init_out <= 4187453171) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_init_out >= 2352375832) && (crc_init_out <= 2948985439) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 5) ##1 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2531640877) ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HADDR >= 156611346) && (HADDR <= 2192097285) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_init_out >= 2143420415) && (crc_init_out <= 4187453171) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (crc_idr_out >= 2) && (crc_idr_out <= 87) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640) ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213) ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 198) ##1 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 46)) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HADDR >= 156611346) && (HADDR <= 2192097285) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (HSIZE >= 6) && (HSIZE <= 7) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40) && crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 !reset_pending ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (HSIZE >= 6) && (HSIZE <= 7) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40) && crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1648742340) && (crc_out <= 2691891264) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2130746366) ##1 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2181851652) ##1 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 !HCLK ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 HREADY ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 !reset_pending ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 1) ##2 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1814000600) && (HWDATA <= 2387779100) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1399054758) && (crc_out <= 2122240508) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HADDR >= 13029121) && (HADDR <= 1756142545) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1814000600) && (bus_wr <= 2387779100) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 133) && (crc_idr_out <= 195) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 1925356005) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HADDR >= 13029121) && (HADDR <= 1756142545) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 76) ##2 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441)) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 133) && (crc_idr_out <= 195) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 !HCLK ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 2) ##2 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 255) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 1432096682) && (crc_init_out <= 2165231618));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_out >= 1952497640) && (crc_out <= 2191700997) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 1550109112) && (crc_init_out <= 2288780816) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 2) && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 1513258420) && (crc_init_out <= 2050941940) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HTRANS >= 0) && (HTRANS <= 1) ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (HSIZE >= 5) && (HSIZE <= 7) ##1 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 !HRESETn ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 1550109112) && (crc_init_out <= 2288780816) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 120) && (crc_idr_out <= 187) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HADDR >= 1626774977) && (HADDR <= 2772008522) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HSIZE >= 0) && (HSIZE <= 1) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 1513258420) && (crc_init_out <= 2128465405) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 1513258420) && (crc_init_out <= 2050941940) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_init_out >= 1513258420) && (crc_init_out <= 2128465405) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 1179097484) && (HWDATA <= 1739892175) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##2 (HSIZE >= 5) && (HSIZE <= 7) ##1 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 129) && (crc_idr_out <= 255) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 129) && (crc_idr_out <= 255) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 1179097484) && (bus_wr <= 1739892175) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HSIZE >= 0) && (HSIZE <= 1) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 2) && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HADDR >= 98853643) && (HADDR <= 2135481342) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 HWRITE ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1545085880) && (HWDATA <= 2701585474) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HADDR >= 98853643) && (HADDR <= 2135481342) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2898139225) && (HADDR <= 4286795007) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 1986081772) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 2159504385) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 81) && (crc_idr_out <= 160) && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1545085880) && (bus_wr <= 2701585474) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 2159504385) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 81) && (crc_idr_out <= 160) && (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 1986081772) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 269794592) && (HWDATA <= 1538184631) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 2185847300) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 !HRESETn ##3 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_poly_out >= 1399326118) && (crc_poly_out <= 2152653824) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 !HCLK ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 !HRESETn ##2 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en && reset_pending ##4 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 (HTRANS == 0) ##1 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 !HREADY ##3 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681) ##4 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 buffer_full) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 !HSElx ##3 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 98) && (crc_idr_out <= 147) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out == 100)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 !reset_pending) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 (HSIZE == 5) ##1 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 269794592) && (bus_wr <= 1538184631) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 reset_pending ##1 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HADDR >= 1648760772) && (HADDR <= 2820189264) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 6) ##3 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1656635333) && (crc_poly_out <= 1856207325) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 !HRESETn) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 (HSIZE == 5)) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606) ##4 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 HRESETn ##1 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 read_wait ##2 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 buffer_full ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && HWRITE && crc_poly_en ##4 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 !crc_poly_en) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606) ##4 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 !reset_pending ##2 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 HREADY ##2 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_poly_out >= 1348031392) && (crc_poly_out <= 2152653824) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 HREADY ##1 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1501783987) ##4 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 (HTRANS == 0) ##3 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && HWRITE && crc_poly_en ##4 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_poly_out >= 1399326118) && (crc_poly_out <= 2152653824) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) && crc_poly_en ##4 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 HSElx ##2 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 reset_pending ##3 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1656635333) && (crc_poly_out <= 1856207325) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_poly_out >= 1348031392) && (crc_poly_out <= 2152653824) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 47) ##3 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 !crc_poly_en ##1 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 HCLK ##3 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605) ##4 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 269794592) && (bus_wr <= 1538184631) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605) ##4 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3226060416) ##4 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 2185847300) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 92) && (crc_idr_out <= 145) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 269794592) && (HWDATA <= 1538184631) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HADDR >= 1504843187) && (HADDR <= 2157685761) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 !HWRITE) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 !HSElx) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_poly_out >= 2294008849) && (crc_poly_out <= 4285641470) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 4) ##2 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_idr_out >= 48) && (crc_idr_out <= 89) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !HCLK ##2 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) && HCLK ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_poly_out >= 1348031392) && (crc_poly_out <= 1925356005) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 203) ##2 true) |-> (HADDR >= 1425979305) && (HADDR <= 2174424067));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) && HCLK ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 98) && (crc_idr_out <= 153) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HWDATA >= 1015132537) && (HWDATA <= 1767430610) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 74) && (crc_idr_out <= 137) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_idr_out >= 48) && (crc_idr_out <= 89) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (bus_wr >= 1015132537) && (bus_wr <= 1767430610) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (crc_poly_out >= 1348031392) && (crc_poly_out <= 1925356005) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_out >= 2113968124) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2468806694) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 !HWRITE ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 buffer_full ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 3814667462) ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 87) && (crc_idr_out <= 168) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 1388872613) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 3814667462) ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 1388872613) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_out >= 2122240508) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 4099444456)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1443717036)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 4099444456)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1757499345)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 HSElx ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##4 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1757499345)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 6115584)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 224608026)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1443717036)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 224608026)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_out >= 2385472540) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1443717036)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 224608026)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2072780279) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##4 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (bus_wr >= 917532013) && (bus_wr <= 1488733105) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 90) && (crc_idr_out <= 174) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1443717036)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 92) && (crc_idr_out <= 174) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 192) && crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HWDATA >= 917532013) && (HWDATA <= 1488733105) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 224608026)) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 6115584)) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 192) && crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2730891333) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 68) && (crc_idr_out <= 121) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2372197914) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 !buffer_full ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2082980856) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 68) && (crc_idr_out <= 121) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 132) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 read_wait ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 read_wait ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 !HREADY ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 !reset_pending ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 200) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) && HCLK ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 200) ##1 (crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HTRANS == 2) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 3202380413) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HSIZE >= 4) && (HSIZE <= 7) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (crc_idr_out >= 125) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (bus_wr >= 2842128466) && (bus_wr <= 4276056829) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 106) ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HRESETn && crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 69)) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HWDATA >= 2842128466) && (HWDATA <= 4276056829) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (bus_wr >= 2609723447) && (bus_wr <= 4276056829) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HWDATA >= 2609723447) && (HWDATA <= 4276056829) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 248065309) && (crc_init_out <= 3384321171) ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 248065309) && (crc_init_out <= 3384321171) ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2844683859) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HWDATA >= 2842128466) && (HWDATA <= 4276056829) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !buffer_full && crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HREADY ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HREADY && crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 3231643777) ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (bus_wr >= 2842128466) && (bus_wr <= 4276056829) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 106) ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 69)) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HCLK && crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 1) && (HTRANS <= 3) ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HCLK ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 106) ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 124) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HWDATA >= 2609723447) && (HWDATA <= 4276056829) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 3) && crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !reset_pending ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HSElx && crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 3596028588) ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !buffer_full && crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HREADY ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !reset_pending ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2844683859) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HREADY && crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HCLK ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 3231643777) ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HSElx && crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 1) && (HTRANS <= 3) ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 3535857829) ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 129) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 3) && crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 3596028588) ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HRESETn && crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 1) && (HSIZE <= 5) ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (bus_wr >= 2609723447) && (bus_wr <= 4276056829) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !read_wait ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 1) && (HSIZE <= 5) ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 3535857829) ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !read_wait ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 106) ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HCLK && crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 213) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 40) ##1 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 138) && (crc_idr_out <= 249) ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 138) && (crc_idr_out <= 249) ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 138) && (HRDATA <= 249) ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HSElx ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1015132537) && (HWDATA <= 1205964175) ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HWDATA >= 2379637275) && (HWDATA <= 4276056829) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_poly_out >= 2294008849) && (crc_poly_out <= 2968450145) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HRESETn ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 40) ##1 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HCLK ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 40) ##1 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (bus_wr >= 2379637275) && (bus_wr <= 4276056829) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 712461140) ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 213) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 1) ##1 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 138) ##2 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1015132537) && (HWDATA <= 1205964175) ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1015132537) && (bus_wr <= 1205964175) ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HREADY ##1 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 40) ##1 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6) ##2 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 138) ##2 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 712461140) ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 138) && (HRDATA <= 249) ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6) ##2 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_poly_out >= 2294008849) && (crc_poly_out <= 2990497380) ##1 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2160050177) && (crc_poly_out <= 3166379129) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HWDATA >= 2379637275) && (HWDATA <= 4276056829) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 712461140) ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 712461140) ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HSElx ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HCLK ##1 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1015132537) && (bus_wr <= 1205964175) ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 4) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HRESETn ##1 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 213) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (bus_wr >= 2379637275) && (bus_wr <= 4276056829) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1659440581) && (crc_out <= 1904036834) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 1) ##1 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 1) && (HTRANS <= 2) ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 1690844617) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HREADY ##1 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full ##2 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 1) && (HTRANS <= 2) ##2 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1659440581) && (crc_out <= 1904036834) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 213) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##3 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 1803705815) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##3 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##3 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##3 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##3 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##3 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##3 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##3 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (bus_wr >= 2183868420) && (bus_wr <= 4276056829) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##3 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 362648875) ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##3 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 362648875) ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##3 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (bus_wr >= 2183868420) && (bus_wr <= 4276056829) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##3 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##3 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##3 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HWDATA >= 2183868420) && (HWDATA <= 4276056829) ##2 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##3 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1469917615) && (crc_poly_out <= 2161552897) ##1 (HWDATA >= 2183868420) && (HWDATA <= 4276056829) ##2 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##1 crc_idr_en ##1 !HREADY ##2 true) |-> (HADDR >= 1869080542) && (HADDR <= 2470967334));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##3 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##3 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 362648875) ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3596028588) && (crc_init_out <= 4161427184) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 362648875) ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##3 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3596028588) && (crc_init_out <= 4161427184) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##4 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 2141261311) ##4 crc_idr_en) |-> (crc_init_out >= 2167058946) && (crc_init_out <= 2869000278));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 59) && (crc_idr_out <= 118) ##3 crc_poly_en) |-> (HWDATA >= 1352873889) && (HWDATA <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##4 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 59) && (crc_idr_out <= 118) ##3 crc_poly_en) |-> (bus_wr >= 1352873889) && (bus_wr <= 2053874164));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2665289789) && (crc_poly_out <= 3074208878) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2015421424) && (crc_out <= 2046365683) ##3 true) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 (HSIZE == 5)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1513258420) && (crc_init_out <= 2735881286) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 461857079) && (HADDR <= 4285701886) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 !crc_poly_en) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 432855347) && (HADDR <= 4285701886) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1445745068) && (HADDR <= 2201655302) ##1 crc_idr_en ##3 true) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 buffer_full && crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 HREADY) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 !HRESETn && crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 !read_wait ##1 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 !reset_pending) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en && read_wait ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 !HSElx ##1 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 !HREADY ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 HCLK ##1 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 !HCLK && crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 (HTRANS == 0)) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 reset_pending ##1 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 !buffer_full ##1 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 (HTRANS == 0) ##1 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 (HSIZE == 1) && crc_poly_en ##2 true) |-> (HSIZE == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 !HRESETn) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 !HWRITE && crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1445745068) && (HADDR <= 2201655302) ##1 crc_idr_en ##3 true) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 (HTRANS == 3) && crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 2865358933) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 489758522) && (HADDR <= 4285701886) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (bus_size >= 0) && (bus_size <= 1) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_out >= 224512) && (crc_out <= 2137453566) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) && HRESETn ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2202308614) && (crc_poly_out <= 2923929692) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 53864198) && (crc_out <= 3995871452) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_out >= 224512) && (crc_out <= 2200274438) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2160050177) && (crc_poly_out <= 2816887887) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 7941888) && (crc_out <= 1974676971) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 7941888) && (crc_out <= 4078759142) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3139514998) && (HADDR <= 3466655901) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 53864198) && (crc_out <= 1961783785) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 HCLK ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2840845906) && (HADDR <= 3276715142) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3139514998) && (HADDR <= 3734439101) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 read_wait ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_out >= 1451422125) && (crc_out <= 2144334847) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2118700028) && (HWDATA <= 4271696125) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2118700028) && (bus_wr <= 4271696125) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2303906322) && (crc_init_out <= 2874607702) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 53864198) && (crc_out <= 4092382951) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2160050177) && (crc_poly_out <= 2732671557) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 1509951924) && (crc_init_out <= 2706281026) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 5) ##1 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282) ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 2236613130) && (HADDR <= 4285701886) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !crc_poly_en ##1 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3378635922) ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3082300015) ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745218119) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270) ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270) ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 203) && crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 506619708) ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3378635922) ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) && crc_poly_en ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2367267354) && (HWDATA <= 4271696125) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1424574889) && (crc_out <= 2137453566) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2367267354) && (bus_wr <= 4271696125) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2462084645) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2185495044) && (HADDR <= 4282113278) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 !HSElx ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 reset_pending) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 !HSElx ##2 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 HREADY) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 !HREADY ##2 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 HSElx ##1 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 reset_pending ##2 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 !reset_pending ##1 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (bus_size >= 1) && (bus_size <= 2) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 (HSIZE == 5)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 HCLK ##2 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 !crc_poly_en) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2157685761) && (HADDR <= 4278350590) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 !HRESETn ##2 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 HREADY ##1 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2116325884) && (crc_init_out <= 2780792395) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 (HTRANS == 0)) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 (HTRANS == 0) ##2 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 read_wait ##1 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 !HRESETn ##1 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 HRESETn) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2451977252) && (HADDR <= 3361848464) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 6) ##2 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605) ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 4) ##1 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2141261311) && (crc_init_out <= 2678801471) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605) ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681) ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606) ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3226060416) ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 47) ##2 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1439309739) && (bus_wr <= 2118700028) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (bus_size == 1) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1439309739) && (HWDATA <= 2118700028) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !HCLK ##1 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1501783987) ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HWRITE ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606) ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 203) ##1 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en && reset_pending ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HTRANS == 0) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2070564342) && (crc_init_out <= 4245107962) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2099987450) && (crc_init_out <= 4245107962) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 2064802294) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 2064802294) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2099987450) && (crc_init_out <= 4211968758) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2372401690) && (crc_init_out <= 4245107962) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2465992741) && (crc_init_out <= 4245107962) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2442167843) && (crc_init_out <= 4211968758) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 5) ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 !HREADY ##1 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 read_wait ##1 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 1529345462) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HSIZE >= 6) && (HSIZE <= 7) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 read_wait) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 203) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HTRANS == 3)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !reset_pending ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HSIZE == 4)) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 1) && (HSIZE <= 4) ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 HSElx) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 3) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 881775977) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 buffer_full ##1 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 !HCLK) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 1443717036) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3082300015) && (HADDR <= 4099444456) ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 1443717036) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 722314582) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 722314582) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 !HRESETn ##1 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 192) && (crc_idr_out <= 203) ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 956903282) && (crc_init_out <= 1757499345) ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 crc_poly_en) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 1529345462) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !buffer_full && HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3445052058) ##4 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx && reset_pending ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 0) && HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##4 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) && crc_poly_en ##4 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##4 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 950241649) ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3) ##3 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 192) ##3 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 881775977) ##4 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HCLK && HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HWRITE ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 429640499) ##4 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 88) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HRESETn && HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 429640499) ##4 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 6) ##1 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 1) ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 950241649) ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##4 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##4 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 224608026) && (HRDATA <= 1327713694) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !read_wait ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !buffer_full ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 1557947833) && (crc_init_out <= 1757499345) ##1 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1) ##3 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !read_wait && HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 49) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 0) ##2 true) |-> (crc_idr_out >= 202) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 37) && (crc_idr_out <= 76) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 39) && (crc_idr_out <= 85) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 5741312) && (crc_out <= 2193049093) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 48) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3)) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 7) ##1 (HRDATA >= 900750187) && (HRDATA <= 927120750) ##1 true) |-> (HSIZE == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) && crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 429640499) ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 429640499) ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 881775977) ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 398296879) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3445052058) ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 224512) && (crc_out <= 2137453566) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 224512) && (crc_out <= 2144334847) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 52) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 58) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 62) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 66) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1015132537) ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1015132537) ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1015132537) ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1015132537) ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_out >= 1952497640) && (crc_out <= 2191700997) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 82) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 126) && (crc_idr_out <= 255) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 78) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 90) ##1 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 HWRITE && crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) && (crc_init_out >= 1609927615) && (crc_init_out <= 2739843654) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1814000600) && (HWDATA <= 2387779100) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1814000600) && (bus_wr <= 2387779100) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 1) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1820350425) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1820350425) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 73) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1545085880) && (HWDATA <= 2701585474) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1545085880) && (bus_wr <= 2701585474) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_idr_out >= 100) && (crc_idr_out <= 148));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) && HWRITE ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1507567027) && (crc_poly_out <= 1863677406) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && HRESETn ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 74) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##4 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 63) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##4 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##4 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##4 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) && HCLK ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 1690844617) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HSIZE >= 0) && (HSIZE <= 3) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1507567027) && (crc_poly_out <= 1863677406) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 1803705815) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1327713694) && (crc_poly_out <= 1918876644) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_idr_en ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) && (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && reset_pending ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 HREADY ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 2141261311) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (crc_out >= 2503171114) && (crc_out <= 4289536767) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1327713694) && (crc_poly_out <= 1918876644) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3105968242) && (HADDR <= 3814667462) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 reset_pending ##1 (HSIZE == 3)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 2179697155) && (crc_init_out <= 4161427184) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (HADDR >= 1327360) && (HADDR <= 2117771260) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HWRITE && reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) && (crc_out >= 224512) && (crc_out <= 3914985682) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 345094441) && (bus_wr <= 1205964175) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 reset_pending ##1 !read_wait) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HRESETn && reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1015132537) && (HWDATA <= 1205964175) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 buffer_full && reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 reset_pending ##1 (HTRANS == 3)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 4) && (HSIZE <= 6) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 1) && (HSIZE <= 6) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 106) ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HSElx && reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !read_wait && reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 reset_pending ##1 (bus_size == 0)) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HCLK && reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 0) && reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 345094441) && (HWDATA <= 1205964175) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 3) && reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1015132537) && (bus_wr <= 1205964175) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_size == 0) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 69) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2517329964) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 2179697155) && (crc_init_out <= 2869000278) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HCLK ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HWRITE ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3145817719) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 3607992494) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 249) ##2 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1659440581) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 69) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2383645724) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HSElx ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !crc_idr_en ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 3) ##1 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3596028588) && crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4) ##2 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 !reset_pending) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 2) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1022335353) && (HADDR <= 3697048760) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HREADY) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HTRANS == 2) && (bus_size == 3)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 2844683859) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 1205964175) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 2517329964) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 1506950067) && (HADDR <= 2517329964) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 read_wait) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (HSElx && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 76) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HSElx ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 !HREADY) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HCLK ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HSElx ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 2838229074) && (crc_out <= 4039666913) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 76) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 1506950067) && (HADDR <= 3697048760) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 40) && (crc_idr_out <= 213) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 2104315898) ##1 (HADDR >= 2185495044) && (HADDR <= 2531640877) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 1205964175) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1882204640) && (crc_out <= 3145817719) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 40) && (HRDATA <= 213) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 5)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1022335353) && (HADDR <= 2517329964) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 !HSElx) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 1378259364) && (crc_init_out <= 3596028588) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 !HWRITE) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##1 (crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (HSIZE >= 0) && (HSIZE <= 3) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en ##1 !HRESETn) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 3) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 1) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 248065309) && (crc_init_out <= 1436278187) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 read_wait ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 76) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1659440581) && (crc_out <= 1882204640) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 0) ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 69) && (HRDATA <= 76) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 213) ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1887562209) && (HWDATA <= 2718477380) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1104113539) && (HADDR <= 1506950067) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 read_wait ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 crc_poly_en && reset_pending ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 2838229074) && (crc_out <= 3230579329) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3384321171) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1659440581) && (crc_out <= 2104315898) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 buffer_full && crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 196) && (HRDATA <= 213) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 1236541331) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 833184611) && (crc_poly_out <= 940512624) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1887562209) && (bus_wr <= 2718477380) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 4) && (HSIZE <= 5) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 2838229074) && (crc_out <= 3535857829) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 345094441) && (bus_wr <= 1205964175) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 196) && (crc_idr_out <= 213) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 1378259364) && (crc_init_out <= 2179697155) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 131) && (crc_idr_out <= 213) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 345094441) && (bus_wr <= 712461140) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 3) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_size == 3) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) && crc_idr_en ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1104113539) && (HADDR <= 2383645724) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 (HTRANS == 3) && crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 131) && (HRDATA <= 213) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 69) && (crc_idr_out <= 76) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS >= 1) && (HTRANS <= 2) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 3) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1022335353) && (HADDR <= 1506950067) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HRESETn ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 345094441) && (HWDATA <= 1205964175) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 1) && (HTRANS <= 2) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##2 HRESETn && crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 1506950067) && (HADDR <= 2185495044) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 5) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS >= 1) && (HTRANS <= 2) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 3230579329) && (crc_out <= 4039666913) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HCLK ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 3145817719) && (crc_out <= 3230579329) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 345094441) && (HWDATA <= 712461140) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 2104315898) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_idr_en ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !buffer_full ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HWRITE ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 198) && (crc_idr_out <= 249) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (crc_out >= 2188632580) && (crc_out <= 4289536767) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 712461140) && (HWDATA <= 1205964175) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 1) ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 712461140) && (bus_wr <= 1205964175) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 198) && (HRDATA <= 249) ##1 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 198) ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 196) && (HRDATA <= 213) ##1 (HADDR >= 2185495044) && (HADDR <= 2531640877) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 1904036834) ##4 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !reset_pending ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 read_wait ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 956903282) && (crc_init_out <= 1757499345) ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HSIZE == 4)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 881775977) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 5) ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 192) && (crc_idr_out <= 203) ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HTRANS == 3)) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (crc_init_out >= 12047105) && (crc_init_out <= 1657365445) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 1443717036) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 1443717036) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 1) && (HSIZE <= 4) ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 !HCLK) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 read_wait ##1 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 224608026) && (HRDATA <= 1327713694) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 3) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 buffer_full ##1 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 crc_poly_en) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 HSElx) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3) ##3 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !buffer_full ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 !HCLK ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 722314582) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3082300015) && (HADDR <= 4099444456) ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 !HREADY ##1 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1) ##3 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 203) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 1557947833) && (crc_init_out <= 1757499345) ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 !HRESETn ##1 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 192) ##3 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 185) && (crc_idr_out <= 255) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 722314582) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 read_wait) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (crc_init_out >= 12047105) && (crc_init_out <= 2082907128) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 1) ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HCLK && HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 429640499) ##4 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 950241649) ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !read_wait && HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##4 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##4 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HWRITE ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##4 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) && crc_poly_en ##4 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 950241649) ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 6) ##1 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 0) ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 HSElx ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !buffer_full && HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 881775977) ##4 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##4 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##4 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HRESETn && HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##4 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx && reset_pending ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 429640499) ##4 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##4 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 0) && HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##4 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3445052058) ##4 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !read_wait ##1 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 49) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 88) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 191) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##2 (HADDR >= 330535719) && (HADDR <= 1756142545) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 !reset_pending ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (bus_wr >= 2514735659) && (bus_wr <= 4291356927) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (HWDATA >= 2514735659) && (HWDATA <= 4291356927) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 183) && (crc_idr_out <= 255) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (HWDATA >= 2152354304) && (HWDATA <= 4291356927) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 3919152851) ##1 crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (bus_wr >= 2152354304) && (bus_wr <= 4291356927) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 !read_wait ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2921740380) ##1 crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HADDR >= 1648760772) && (HADDR <= 2820189264) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_size >= 0) && (bus_size <= 1) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 HSElx ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 !HREADY ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 450374965) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HADDR >= 1626774977) && (HADDR <= 2772008522) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 !HWRITE ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (crc_init_out >= 1338223519) && (crc_init_out <= 1953169384) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_size >= 0) && (bus_size <= 1) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 196) && (crc_idr_out <= 213) ##1 (HADDR >= 2185495044) && (HADDR <= 2531640877) ##3 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 !HCLK ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 450374965) && (crc_poly_out <= 4292199679) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_init_out >= 7924480) && (crc_init_out <= 3931334868) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 read_wait ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_init_out >= 7924480) && (crc_init_out <= 3855171787) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2468806694) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2372197914) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HTRANS == 2) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2072780279) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HTRANS >= 0) && (HTRANS <= 1) ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2082980856) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 3920410835) ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 !HRESETn ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 buffer_full ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1545085880) && (bus_wr <= 2701585474) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HADDR >= 1504843187) && (HADDR <= 2157685761) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HWDATA >= 1015132537) && (HWDATA <= 1767430610) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HTRANS >= 0) && (HTRANS <= 1) ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 read_wait ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1545085880) && (HWDATA <= 2701585474) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (bus_wr >= 1015132537) && (bus_wr <= 1767430610) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 HCLK ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 !HRESETn ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && HRESETn ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_poly_out >= 2294008849) && (crc_poly_out <= 2990497380) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1814000600) && (bus_wr <= 2387779100) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1814000600) && (HWDATA <= 2387779100) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2082980856) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 1690844617) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 (HTRANS == 3) && crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 !read_wait && crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_out >= 2385472540) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_out >= 1952497640) && (crc_out <= 2191700997) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2063837174) && (HWDATA <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_poly_out >= 2294008849) && (crc_poly_out <= 2968450145) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2372197914) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 HCLK && crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (bus_wr >= 917532013) && (bus_wr <= 1488733105) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 !HREADY ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && reset_pending ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 HRESETn && crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_size == 0) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HWDATA >= 917532013) && (HWDATA <= 1488733105) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 74) && (crc_idr_out <= 137) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 !HREADY && crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2063837174) && (bus_wr <= 2810149454));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441)) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2468806694) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719)) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441)) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40) && crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278)) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 2159504385) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (HADDR >= 2072780279) && (HADDR <= 4237387513) ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 2159504385) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964)) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 254) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 1986081772) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40) && crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624)) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 1986081772) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HSIZE >= 0) && (HSIZE <= 3) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 74) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_poly_out >= 2294008849) && (crc_poly_out <= 4285641470) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 !reset_pending ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 3920410835) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 51) && (crc_idr_out <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 120) && (crc_idr_out <= 184) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 HRESETn && crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 HCLK && crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 !read_wait && crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_init_out >= 7924480) && (crc_init_out <= 3931334868) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1424574889) && (crc_out <= 2137453566) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 crc_idr_en ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 (HTRANS == 3) && crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 !HREADY && crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 1803705815) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 HREADY ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 2159504385) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 !buffer_full ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2539736110) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 1179097484) && (bus_wr <= 1739892175) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 2185847300) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 87) && (crc_idr_out <= 168) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HTRANS >= 2) && (HTRANS <= 3) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 2185847300) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 2159504385) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2125031933) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HADDR >= 1626774977) && (HADDR <= 2772008522) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HADDR >= 1648760772) && (HADDR <= 2820189264) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 1388872613) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 1388872613) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HSIZE >= 4) && (HSIZE <= 7) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 98) && (crc_idr_out <= 147) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2147560448) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 1179097484) && (HWDATA <= 1739892175) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 2185847300) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 92) && (crc_idr_out <= 145) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 HREADY ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_out >= 2385472540) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 2185847300) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 crc_idr_en ##3 true) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) && (crc_init_out >= 12047105) && (crc_init_out <= 2141261311) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_poly_out >= 2294008849) && (crc_poly_out <= 4285641470) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 HSElx ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_size == 0) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_init_out >= 7924480) && (crc_init_out <= 3855171787) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HTRANS >= 1) && (HTRANS <= 3) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 HWRITE ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 98) && (crc_idr_out <= 153) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 90) && (crc_idr_out <= 174) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_out >= 2122240508) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 !buffer_full ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_out >= 2113968124) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2730891333) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 !read_wait ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_out >= 2122240508) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 92) && (crc_idr_out <= 174) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 !HCLK ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HADDR >= 1504843187) && (HADDR <= 2157685761) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 buffer_full ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_out >= 2113968124) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 buffer_full ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 HWRITE ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 HREADY ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 4292199679) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (crc_idr_out >= 125) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (bus_size == 1) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 1179097484) && (HWDATA <= 1739892175) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 !HWRITE ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 59) && (crc_idr_out <= 118) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 149) && (crc_idr_out <= 201));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 120) && (crc_idr_out <= 187) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 1986081772) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 1986081772) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 1179097484) && (bus_wr <= 1739892175) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (HWDATA >= 15739137) && (HWDATA <= 1388872613) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (bus_wr >= 15739137) && (bus_wr <= 1388872613) ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !crc_poly_en) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 buffer_full ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 5)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 HREADY ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HTRANS >= 1) && (HTRANS <= 3) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && read_wait ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HTRANS >= 2) && (HTRANS <= 3) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2202308614) && (crc_poly_out <= 2923929692) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270) ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270) ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282) ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3082300015) ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3378635922) ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 506619708) ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2462084645) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && crc_poly_en ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 203) && crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3378635922) ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 HCLK ##3 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_poly_out >= 2294008849) && (crc_poly_out <= 2990497380) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##2 crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HCLK ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !read_wait ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (HSElx && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out == 0)) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HTRANS >= 0) && (HTRANS <= 1) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !read_wait ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 !reset_pending ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !buffer_full ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2125031933) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 3226060416) && (HADDR <= 4099444456) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HWDATA >= 1443717036) && (HWDATA <= 3873539789) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (bus_wr >= 1443717036) && (bus_wr <= 3873539789) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 506619708) && (crc_out <= 3954243287) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 2561989681) && (crc_init_out <= 3624399536) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 3082300015) && (HADDR <= 4099444456) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 88) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 0) && (crc_idr_out <= 37) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 !buffer_full && crc_poly_en) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_init_out >= 1757499345) && (crc_init_out <= 2561989681) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 !buffer_full && HSElx) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (bus_wr >= 612604745) && (bus_wr <= 3873539789) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out >= 0) && (crc_idr_out <= 192) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (crc_poly_out >= 2294008849) && (crc_poly_out <= 2968450145) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 3378635922) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE >= 1) && (HSIZE <= 3) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 429640499) && (HRDATA <= 3378635922) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 468242231) && (HADDR <= 3445052058) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HWDATA >= 612604745) && (HWDATA <= 3873539789) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2730891333) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_out >= 6115584) && (crc_out <= 1501783987) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 3082300015) && (HADDR <= 3445052058) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (HREADY && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 224608026) && (HRDATA <= 2728705605) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 !buffer_full && HWRITE) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2930168925) && (HWDATA <= 3491623072) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 224608026) && (crc_poly_out <= 2728705605) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2930168925) && (bus_wr <= 3491623072) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HRESETn ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_init_out >= 1757499345) && (crc_init_out <= 3624399536) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HWDATA >= 612604745) && (HWDATA <= 1443717036) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 1557947833) && (crc_init_out <= 1757499345) ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HTRANS == 1) ##1 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 224608026) && (HRDATA <= 950241649) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2539736110) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (bus_wr >= 612604745) && (bus_wr <= 1443717036) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 224608026) && (crc_poly_out <= 429640499) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 7) ##2 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HCLK ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 3) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_out >= 506619708) && (crc_out <= 881775977) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS >= 1) && (HTRANS <= 3) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 4058817251) && (HADDR <= 4099444456) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HWRITE ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 429640499) && (HRDATA <= 1664026566) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 read_wait ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 1664026566) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 3) ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out == 192) ##1 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 37) && (crc_idr_out <= 203) ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 37) ##2 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 37) && (crc_idr_out <= 94) ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 224608026) && (HRDATA <= 950241649) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_out >= 6115584) && (crc_out <= 881775977) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 3673380533) && (HADDR <= 4099444456) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1327713694) && (HRDATA <= 1664026566) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !HSElx ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1327713694) && (crc_poly_out <= 1664026566) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HWDATA >= 1015132537) && (HWDATA <= 1767430610) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !HREADY ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 47) && (crc_idr_out <= 49) ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 224608026) && (crc_poly_out <= 950241649) ##2 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HTRANS == 2) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3575428266) && (crc_out <= 3954243287) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 6)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 3) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 650580813) && (HADDR <= 2238315018) ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 468242231) && (HADDR <= 650580813) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 224608026) && (crc_poly_out <= 950241649) ##1 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 buffer_full ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out == 47)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !reset_pending ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 37) && (crc_idr_out <= 49) ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1649107908) && (HRDATA <= 1664026566) ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (bus_wr >= 1015132537) && (bus_wr <= 1767430610) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 956903282) && (crc_init_out <= 1757499345) ##3 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2563440689) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 299775267) && (HADDR <= 3983331034) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 468242231) ##4 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) && crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 98) && (crc_idr_out <= 147) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) && crc_poly_en ##4 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2468806694) && (HADDR <= 3983331034) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HWRITE ##1 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 259323678) && (HADDR <= 3983331034) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 88) && crc_poly_en ##4 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 88) ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_init_out >= 2147560448) && (crc_init_out <= 4245107962) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1664026566) ##4 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 5) && crc_poly_en ##4 !buffer_full) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3575428266) ##4 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3491623072) ##4 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3491623072) ##4 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1758267857) ##4 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3445052058) ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 74) && (crc_idr_out <= 137) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 192) ##2 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 0) ##1 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3) ##2 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_poly_en ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 429640499) ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_poly_en ##4 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1) ##2 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 429640499) ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 1) ##1 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 881775977) ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 92) && (crc_idr_out <= 145) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1664026566) ##4 true) |-> (HSIZE >= 0) && (HSIZE <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HWDATA >= 917532013) && (HWDATA <= 1488733105) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (HTRANS >= 2) && (HTRANS <= 3) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1385151909) && (bus_wr <= 2083787256) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (bus_size >= 1) && (bus_size <= 2) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (bus_wr >= 917532013) && (bus_wr <= 1488733105) ##1 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2660618813) && (HADDR <= 3983331034) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2378917915) && (HWDATA <= 2964620897) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && !reset_pending ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2378917915) && (bus_wr <= 2964620897) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (bus_size >= 0) && (bus_size <= 1) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2153251840) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1385151909) && (HWDATA <= 2083787256) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2038521843) && (HADDR <= 3983331034) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (crc_poly_out >= 1443109292) && (crc_poly_out <= 2181851652) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1385151909) && (bus_wr <= 1887562209) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2510794283) && (crc_init_out <= 4288370943) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1385151909) && (HWDATA <= 1887562209) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 98) && (crc_idr_out <= 153) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 346936105) && (HADDR <= 4286795007) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2214849032) && (HADDR <= 2937121886) ##2 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1509209011) && (crc_out <= 2215384584) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && (crc_idr_out >= 58) && (crc_idr_out <= 117) ##4 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (HSIZE >= 0) && (HSIZE <= 2) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (crc_idr_out >= 0) && (crc_idr_out <= 128) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (HREADYOUT ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##2 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 298507043) && (bus_wr <= 4292829951) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2202308614) && (crc_poly_out <= 2923929692) ##1 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 60) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (bus_wr >= 2306808850) && (bus_wr <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 298507043) && (HWDATA <= 4292829951) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 185) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2410868767) && (crc_poly_out <= 2994366052) ##1 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##2 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 3972982489) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (HWDATA >= 2306808850) && (HWDATA <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1961783785) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2483648040) && (bus_wr <= 3499468961) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HWRITE && (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && HRESETn) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !buffer_full && (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 544641344) ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2598159413) ##2 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 544641344) && (HRDATA <= 2188632580) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && read_wait) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 107) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 3499468961) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 1) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2483648040) ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 87) && (crc_idr_out <= 168) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2483648040) && (HWDATA <= 3499468961) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (bus_wr >= 2116754428) && (bus_wr <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (HWDATA >= 2116754428) && (HWDATA <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 98) && buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 544641344) && (crc_out <= 2188632580) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 544641344) && (crc_out <= 1420327337) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 120) && (crc_idr_out <= 187) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 484340025) ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && HSElx) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 152) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2483648040) ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && HCLK) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !buffer_write_en) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2064493046) ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 477206328) ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2141261311) && (crc_init_out <= 4288370943) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && HREADY) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 544641344) ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 3499468961) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && HREADYOUT) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 544641344) && (HRDATA <= 1420327337) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en && read_wait ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 2326582805) ##3 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 168) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1756142545) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_init_out >= 1570918843) && (crc_init_out <= 2200378886) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 2244164619) ##3 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1529345462) && (HWDATA <= 2718477380) ##1 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2071686646) && (crc_out <= 2300767762) ##3 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 2125031933) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1819770328) && (crc_out <= 2144334847) ##1 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 168) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 2718477380) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 2718477380) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1529345462) && (bus_wr <= 2718477380) ##1 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_init_out >= 1451824045) && (crc_init_out <= 2153251840) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##1 !HRESETn ##2 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1939529191) && (crc_out <= 2418929696) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1030970746) && (bus_wr <= 2118700028) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 !HWRITE && crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 !HREADY && crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##1 !buffer_full ##2 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##1 !HSElx ##2 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 (HTRANS == 3) && crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 92) && (crc_idr_out <= 174) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##1 !read_wait ##2 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 184) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2462084645) ##2 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##1 HCLK ##2 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 68) && (crc_idr_out <= 132) ##2 crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##3 buffer_full) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 buffer_full && crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##2 HSElx ##1 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##1 (crc_idr_out >= 90) && (crc_idr_out <= 174) ##3 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##3 reset_pending) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##2 !buffer_full ##1 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1030970746) && (HWDATA <= 2118700028) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 !HSElx && crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##3 read_wait) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##2 HREADY ##1 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##2 (HTRANS == 0) ##1 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##3 (HTRANS == 0)) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##1 !HREADY ##2 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en && reset_pending ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (HTRANS == 3) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2146458111) && (crc_poly_out <= 4292199679) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1952497640) && (crc_out <= 2415961120) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2046365683) && (crc_out <= 2280572943) ##3 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2118700028) ##1 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2118700028) ##1 buffer_write_en ##1 true) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 353152810) && (HADDR <= 2318405652) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (crc_init_out >= 1546170808) && (crc_init_out <= 2758076488) ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1863792606) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 6) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1414525352) && (bus_wr <= 2118700028) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 45) ##1 crc_idr_en ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1343978400) && (HWDATA <= 1718647756) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 1733538766) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && HRESETn ##1 crc_poly_en ##3 true) |-> (crc_out >= 1582134204) && (crc_out <= 2789113420));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1343978400) && (bus_wr <= 1718647756) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 3919152851) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1414525352) && (HWDATA <= 2118700028) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 1733538766) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 124) ##2 crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 1) && (HSIZE <= 4) ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 1871861215) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HCLK && HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1529345462) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HRESETn && HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 0)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1529345462) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !read_wait && HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !reset_pending ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1529345462) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx && reset_pending) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 0) && HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1156275081) && (HWDATA <= 1887562209) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 1)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 100)) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 956903282) && (crc_init_out <= 1757499345) ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 1557947833) && (crc_init_out <= 1757499345) ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1156275081) && (bus_wr <= 1887562209) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !buffer_full && HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HWRITE) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1529345462) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 88) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !buffer_full ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 3) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1) ##1 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 192) ##1 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2325040149) && (HWDATA <= 2931411549) ##1 crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2325040149) && (bus_wr <= 2931411549) ##1 crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3082300015) && (HADDR <= 4099444456) ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 353152810) && (HADDR <= 1779167700) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !read_wait ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 203) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 49) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1814000600) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3) ##1 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !crc_poly_en ##1 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##2 (crc_idr_out >= 125) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1814000600) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 5) ##1 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 192) && (crc_idr_out <= 203) ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3082300015) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 429640499) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 203) && crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3378635922) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 881775977) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 950241649) ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 224608026) && (HRDATA <= 1327713694) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 506619708) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3445052058) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 5) ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 950241649) ##1 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 429640499) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) && crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3378635922) ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 722314582) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 881775977) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2735117382) && (HWDATA <= 3912329938) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2735117382) && (bus_wr <= 3912329938) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 722314582) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 1443717036) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_idr_en ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 53) && (crc_idr_out <= 100) ##2 crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 1443717036) && crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2426887713) && (crc_out <= 4289536767) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2405267998) && (crc_out <= 4289536767) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2154808832) && (crc_poly_out <= 4292199679) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 938055535) && (HWDATA <= 1887562209) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 938055535) && (bus_wr <= 1887562209) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1756142545) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 184) && (crc_idr_out <= 202) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 58) && (crc_idr_out <= 117) ##3 (HSIZE >= 4) && (HSIZE <= 7) ##1 crc_idr_en) |-> (HSIZE >= 1) && (HSIZE <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2470967334) ##1 crc_poly_en ##2 true) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 187) && (crc_idr_out <= 209) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 385380141) && (crc_out <= 4289536767) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2172157442) && (crc_init_out <= 2881264727) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_poly_out >= 873216) && (crc_poly_out <= 1711937996) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2172157442) && (crc_init_out <= 2881264727) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2161627649) && (crc_init_out <= 2872364118) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1529345462) && (HWDATA <= 2033215986) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1529345462) && (bus_wr <= 2033215986) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 220) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_poly_out >= 36642564) && (crc_poly_out <= 1820768217) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_poly_out >= 873216) && (crc_poly_out <= 1797889494) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_idr_en ##3 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_poly_out >= 873216) && (crc_poly_out <= 1851633116) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2168501250) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1441310123) && (HADDR <= 2135481342) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2168501250) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 39)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 0)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 107)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 242)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 2)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 1)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 254)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 98)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 56)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 59)) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 254) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3820465863) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 152) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3411837078) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2300163090) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 242) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1824506329) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 107) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3820465863) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 56) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 39) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 1670938055) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 200) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) && buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2188632580) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 1670938055) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3561717928) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1824506329) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 1625161665) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2408538143) && (HWDATA <= 4292829951) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2965171809) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2525290541) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1843772379) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2598159413) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2965171809) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1843772379) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3411837078) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2525290541) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2188632580) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2408538143) && (bus_wr <= 4292829951) ##2 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 199) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 1625161665) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1420327337) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1420327337) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3561717928) ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_write_en ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2143420415) && (crc_init_out <= 4281948926) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size == 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 255) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_out >= 6115584) && (crc_out <= 2126622717) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 121) && (crc_idr_out <= 185) ##3 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 126) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_poly_out >= 36642564) && (crc_poly_out <= 2160050177) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 124) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 buffer_write_en ##1 true) |-> (bus_size == 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_out >= 6115584) && (crc_out <= 2188632580) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_init_out >= 37282052) && (crc_init_out <= 1820610521) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 crc_poly_en ##2 HSElx) |-> (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_poly_out >= 873216) && (crc_poly_out <= 2161552897) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && HCLK ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_init_out >= 37282052) && (crc_init_out <= 2026202609) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 (HADDR >= 330535719) && (HADDR <= 1756142545) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 131) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_init_out >= 37282052) && (crc_init_out <= 2113835003) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4281948926) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_init_out >= 37282052) && (crc_init_out <= 2125031933) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 192)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 3300397705) && (crc_poly_out <= 3796668612) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1554100665) && (crc_poly_out <= 2765772361) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2765772361) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 3145817719) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 1236541331) && (crc_out <= 3535857829) ##1 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 106) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 buffer_full) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 1) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 2531640877) ##3 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (crc_idr_out >= 140) && (crc_idr_out <= 198) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 76) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 249) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 138) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138) ##3 (HWDATA >= 1205964175) && (HWDATA <= 2010601967) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 1) ##3 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 read_wait) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 345094441) && (HWDATA <= 1205964175) ##1 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 69)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 1) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 106)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HREADY) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2738390598) && (HADDR <= 3814667462) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3814667462) ##3 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 138) && (crc_idr_out <= 196) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 3570230953) ##3 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 196) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 138) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 196) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2517329964) && (HADDR <= 2531640877) ##3 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2563440689) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 196) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 HCLK) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 6) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 4) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 138) && (HRDATA <= 196) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 249) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 69) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1913980900) && (crc_poly_out <= 2447914019) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 4161427184) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2869000278) ##3 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 106) && (HRDATA <= 249) ##1 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 940512624) && (crc_poly_out <= 3231643777) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 3697048760) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 69) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 5)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 176) && (HRDATA <= 249) ##1 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 69) && (HRDATA <= 76) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 3231643777) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 138) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HRDATA == 106)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 3) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 106) && (crc_idr_out <= 249) ##1 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 2) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HREADY ##1 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA == 106) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 6)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !reset_pending ##3 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 131) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 HRESETn && reset_pending) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) ##3 (HWDATA >= 1205964175) && (HWDATA <= 2010601967) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 6) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 106) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 249) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 40) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 345094441) && (bus_wr <= 1205964175) ##1 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 76) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HREADY ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 !HWRITE ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 40) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 4) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 2) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 196) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2447914019) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 176) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !reset_pending ##1 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 69) && (crc_idr_out <= 76) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 2)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3192330364) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 0) ##3 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) ##3 (HWDATA >= 1205964175) && (HWDATA <= 2010601967) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HRDATA == 69)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3105968242) ##3 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 2) && (HTRANS <= 3) ##3 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##4 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 106) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 3570230953) && crc_idr_en ##4 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 138) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 249)) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 176) && (crc_idr_out <= 249) ##1 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 40) ##1 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 69) ##2 true) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##3 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) ##2 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !read_wait ##3 HRESETn) |-> (bus_size == 0));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 3) && reset_pending ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1887562209) && (HWDATA <= 2718477380) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 76) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !read_wait ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 3) && HCLK ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 3) ##2 reset_pending) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2563440689) && (crc_poly_out <= 2844683859) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 196) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1882204640) && (crc_out <= 2838229074) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 4161427184) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1887562209) && (bus_wr <= 2718477380) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA == 40) ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) && crc_idr_en ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 40) ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 1) ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 129) && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 196) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) && crc_idr_en ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 3) ##2 !HRESETn) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 3) ##2 (HTRANS == 2)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 2) && (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772) ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2563440689) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 crc_idr_en ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2869000278) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 213) ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 2) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 1882204640) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 3) ##1 !reset_pending ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 2) && (HTRANS <= 3) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 3) ##1 HREADY ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3814667462) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 1) ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HCLK ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 131) ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 0) ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2179697155) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 2531640877) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !reset_pending ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 213) && (HRDATA <= 249) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2531640877) && (HADDR <= 3697048760) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 1) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 138) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2738390598) && (HADDR <= 3814667462) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 3570230953) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 6) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2844683859) && (crc_poly_out <= 3231643777) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 0) ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 213) && (crc_idr_out <= 249) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 198) ##1 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (HWDATA >= 1278061976) && (HWDATA <= 1823136729) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (HWDATA >= 4143872) && (HWDATA <= 1779271636) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (HWDATA >= 4143872) && (HWDATA <= 2117566972) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (bus_wr >= 4143872) && (bus_wr <= 2117566972) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3105968242) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 196) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##1 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 196) && crc_idr_en ##2 (bus_size == 3) ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 78));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (bus_wr >= 1278061976) && (bus_wr <= 1823136729) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (bus_wr >= 4143872) && (bus_wr <= 1779271636) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 255) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2309310995) && (crc_init_out <= 2936869982) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##2 (HWDATA >= 2853632) && (HWDATA <= 1945890279) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1451708845) && (HADDR <= 2201655302) ##4 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745218119) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (HWDATA >= 285282082) && (HWDATA <= 1480099760) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (bus_wr >= 285282082) && (bus_wr <= 1480099760) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##2 (HADDR >= 330535719) && (HADDR <= 1756142545) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (crc_idr_out >= 152) && (crc_idr_out <= 199) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 !HCLK ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##4 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 4161427184) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 4161427184) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HCLK) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HCLK) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (crc_idr_out >= 152) && (crc_idr_out <= 201) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 buffer_full ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 489758522) && (HADDR <= 1833950170) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (HTRANS == 1) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1664026566)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1758267857)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) && crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1664026566)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1774317011) && (crc_poly_out <= 2135888382) ##4 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3491623072)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3491623072)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (crc_poly_out >= 2208696327) && (crc_poly_out <= 4285641470) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 468242231)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3575428266)) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1892128737) && (crc_init_out <= 2428647969) ##4 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 353152810) && (HADDR <= 2318405652) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 12047105) && (crc_init_out <= 1861366749) && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##4 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 !HRESETn ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 2214849032) && (HADDR <= 4285701886) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 184) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) && HCLK ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 2502680618) && (HADDR <= 4285701886) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4281948926) ##2 (HWDATA >= 2853632) && (HWDATA <= 1945890279) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4281948926) ##2 (HWDATA >= 2853632) && (HWDATA <= 1945890279) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 2185495044) && (HADDR <= 4282113278) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 610048) && (crc_poly_out <= 2135888382) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 489758522) && (HADDR <= 2375004699) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2179697155) && (crc_init_out <= 2872364118) ##2 (HWDATA >= 2853632) && (HWDATA <= 1945890279) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943) ##2 (HWDATA >= 2853632) && (HWDATA <= 1945890279) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1971381739) && (crc_poly_out <= 2260324365) ##4 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 353152810) && (HADDR <= 1779167700) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 !HSElx ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) && HRESETn ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (HSIZE >= 3) && (HSIZE <= 4) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 255383838) && (bus_wr <= 4271696125) && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 12047105) && (crc_init_out <= 2082907128) && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 255383838) && (HWDATA <= 4271696125) && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (crc_poly_out >= 2469938214) && (crc_poly_out <= 4285641470) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 !read_wait && crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 2660642365) && (HADDR <= 4282113278) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 HWRITE && crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 !buffer_full && crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 HCLK && crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2168292354) && (bus_wr <= 4271696125) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2168292354) && (HWDATA <= 4271696125) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 432855347) && (HADDR <= 4285701886) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 2616783415) && (HADDR <= 4282113278) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##2 (HADDR >= 330535719) && (HADDR <= 1756142545) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 reset_pending ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (HTRANS >= 0) && (HTRANS <= 1) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (crc_idr_out >= 121) && (crc_idr_out <= 254) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 470107448) && (HADDR <= 4282113278) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##2 (HADDR >= 330535719) && (HADDR <= 1756142545) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 366119723) && (bus_wr <= 4276056829) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 366119723) && (HWDATA <= 4276056829) && (crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1760339409) ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) && (crc_out >= 6115584) && (crc_out <= 4006568157) ##3 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 7941888) && (crc_out <= 2126777853) && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 7941888) && (crc_out <= 3995871452) && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 213) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 2531640877)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 213) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 192) && (crc_idr_out <= 203) ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 956903282) && (crc_init_out <= 1757499345) ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 reset_pending ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 1443717036) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HSIZE == 4)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 read_wait ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HTRANS == 3)) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 1) && (HSIZE <= 4) ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !reset_pending ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 881775977) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 5) ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 1443717036) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 buffer_full ##1 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3082300015) && (HADDR <= 4099444456) ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1) ##3 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 722314582) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 192) ##3 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 3) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 722314582) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2372401690) && (crc_init_out <= 4245107962) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (crc_idr_out >= 125) && (crc_idr_out <= 254) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 crc_poly_en) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 !HREADY ##1 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 read_wait ##1 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 203) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 HSElx) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 !HCLK) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !buffer_full ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 224608026) && (HRDATA <= 1327713694) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 read_wait) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 1557947833) && (crc_init_out <= 1757499345) ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 !HRESETn ##1 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3) ##3 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##4 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##4 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 6) ##1 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2388426780) && (crc_init_out <= 4245107962) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 0) && HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 1) ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !read_wait && HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##4 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 429640499) ##4 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 881775977) ##4 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3445052058) ##4 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !buffer_full && HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 HWRITE ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HWRITE ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) && crc_poly_en ##4 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 0) ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 950241649) ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !read_wait ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HRESETn && HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HCLK && HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 429640499) ##4 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 950241649) ##1 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx && reset_pending ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##4 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 88) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 254) ##1 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (bus_wr >= 2853632) && (bus_wr <= 985191797) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 HCLK ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 49) && crc_poly_en ##2 HSElx ##2 true) |-> (crc_idr_out >= 164) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2101966842) && (crc_init_out <= 4245107962) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (HWDATA >= 2853632) && (HWDATA <= 985191797) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 !HRESETn && crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (bus_size >= 0) && (bus_size <= 1) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 HREADY) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 !buffer_full) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 4245107962) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 buffer_full ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_idr_out >= 1) && (crc_idr_out <= 81) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 (HTRANS == 0)) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_out >= 1436436395) && (crc_out <= 2144334847) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (HTRANS == 0) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2510794283) && (crc_init_out <= 4245107962) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (bus_wr >= 2853632) && (bus_wr <= 2064802294) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (HWDATA >= 2853632) && (HWDATA <= 2064802294) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_out >= 1461158830) && (crc_out <= 2113968124) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (bus_wr >= 2853632) && (bus_wr <= 2095072761) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (HWDATA >= 2853632) && (HWDATA <= 2095072761) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2124799485) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2124799485) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_out >= 6805248) && (crc_out <= 2113968124) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (HADDR >= 501133627) && (HADDR <= 4285701886) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 read_wait ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_poly_out >= 433080627) && (crc_poly_out <= 1443109292) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 !HSElx ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_poly_out >= 2152653824) && (crc_poly_out <= 4264160508) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (HADDR >= 2233107466) && (HADDR <= 4285701886) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (bus_wr >= 2853632) && (bus_wr <= 1664238534) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_out >= 7941888) && (crc_out <= 2144334847) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (HWDATA >= 2853632) && (HWDATA <= 1664238534) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HADDR >= 515388221) && (HADDR <= 4187308787) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (bus_wr >= 2853632) && (bus_wr <= 1704773067) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 !HWRITE ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HWDATA >= 2142278655) && (HWDATA <= 4271696125) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (HWDATA >= 2853632) && (HWDATA <= 1704773067) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 !HRESETn ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_init_out >= 2113835003) && (crc_init_out <= 4204141813) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (bus_wr >= 2142278655) && (bus_wr <= 4271696125) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_init_out >= 2126905853) && (crc_init_out <= 4204141813) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 !HREADY ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (bus_wr >= 2179335683) && (bus_wr <= 4271696125) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HSIZE >= 4) && (HSIZE <= 7) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HWDATA >= 2179335683) && (HWDATA <= 4271696125) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_init_out >= 2179963395) && (crc_init_out <= 4269773564) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 185) && (crc_idr_out <= 255) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HADDR >= 2853918292) && (HADDR <= 3939784917) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_init_out >= 2145510399) && (crc_init_out <= 4269773564) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (bus_size == 1) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 HRESETn ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_poly_out >= 2545869359) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_init_out >= 2235209226) && (crc_init_out <= 2764882505) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 !buffer_full ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_poly_out >= 2205592582) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_init_out >= 2481192487) && (crc_init_out <= 4269773564) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2201160198) && (HADDR <= 4286795007) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 4286795007) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (bus_size >= 1) && (bus_size <= 2) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2245496331) && (HADDR <= 2871008342) && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3239254146) && (HWDATA <= 3269279877) && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 178887957) && (crc_out <= 691344210) && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 (HWDATA >= 1529345462) && (HWDATA <= 1579094460)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 (crc_idr_out >= 35) && (crc_idr_out <= 80)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 (crc_init_out >= 1071489407) && (crc_init_out <= 3478173342)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1221275537) && (crc_init_out <= 1458217389) && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 (bus_wr >= 1529345462) && (bus_wr <= 1579094460)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3239254146) && (bus_wr <= 3269279877) && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (HTRANS == 0) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HADDR >= 2853918292) && (HADDR <= 4187308787) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HADDR >= 2736168006) && (HADDR <= 4187308787) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##2 (HADDR >= 330535719) && (HADDR <= 1756142545) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 crc_poly_en ##3 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HADDR >= 2598159413) && (HADDR <= 4261160187) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_idr_en ##2 reset_pending ##1 true) |-> (crc_idr_out >= 125) && (crc_idr_out <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HADDR >= 2159244801) && (HADDR <= 4261160187) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HADDR >= 2338831894) && (HADDR <= 4187308787) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 614826825) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 614826825) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HADDR >= 3030408297) && (HADDR <= 4187308787) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 56) && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HADDR >= 2185495044) && (HADDR <= 4187308787) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HSIZE >= 0) && (HSIZE <= 3) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 196) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 196) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2738390598) && (HADDR <= 3814667462) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1248487316) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1248487316) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 752635225) && (bus_wr <= 1428864426) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 752635225) && (HWDATA <= 1428864426) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 752635225) && (HWDATA <= 1428864426) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_idr_out >= 1) && (crc_idr_out <= 68) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_out >= 5741312) && (crc_out <= 1909052387) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 752635225) && (bus_wr <= 1428864426) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 412867377) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 412867377) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_out >= 32497411) && (crc_out <= 2084661240) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 HWRITE ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (HTRANS == 0) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_idr_out >= 1) && (crc_idr_out <= 50) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_out >= 5741312) && (crc_out <= 2174026243) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2468806694) && (HADDR <= 3983331034) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_idr_out >= 2) && (crc_idr_out <= 62) ##1 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2660618813) && (HADDR <= 3983331034) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 918480237) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 918480237) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 74) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 299775267) && (HADDR <= 3983331034) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2038521843) && (HADDR <= 3983331034) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2510794283) && (crc_init_out <= 4288370943) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 259323678) && (HADDR <= 3983331034) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2453870116) && (crc_init_out <= 4281948926) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 126) && (crc_idr_out <= 197) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 126) && (crc_idr_out <= 197) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) && (crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2214849032) && (HADDR <= 2937121886) ##2 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 346936105) && (HADDR <= 4286795007) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2152653824) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2152653824) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 123) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 123) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 298507043) && (bus_wr <= 4292829951) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##2 (HADDR >= 330535719) && (HADDR <= 1756142545) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (HREADYOUT ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2141261311) && (crc_init_out <= 4288370943) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##2 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1939529191) && (crc_out <= 2418929696) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 298507043) && (HWDATA <= 4292829951) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 3972982489) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1509209011) && (crc_out <= 2215384584) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 2326582805) ##3 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 185) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2410868767) && (crc_poly_out <= 2994366052) ##1 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2071686646) && (crc_out <= 2300767762) ##3 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 69) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2202308614) && (crc_poly_out <= 2923929692) ##1 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1863792606) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 124) && (crc_idr_out <= 188) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 124) && (crc_idr_out <= 188) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2483648040) && (HWDATA <= 3499468961) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 544641344) && (crc_out <= 2188632580) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2064493046) ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 3499468961) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1529345462) && (HWDATA <= 2718477380) ##1 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 98) && buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 107) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 1) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && HREADY) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 2244164619) ##3 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1952497640) && (crc_out <= 2415961120) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HWRITE && (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 544641344) && (HRDATA <= 2188632580) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && HREADYOUT) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && HCLK) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && HRESETn) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 544641344) && (crc_out <= 1420327337) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##2 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en && read_wait ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 544641344) && (HRDATA <= 1420327337) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && HSElx) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !buffer_full && (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2483648040) ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 2718477380) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 544641344) ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 2718477380) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2598159413) ##2 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 3499468961) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 477206328) ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1529345462) && (bus_wr <= 2718477380) ##1 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 152) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) && read_wait) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 484340025) ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2483648040) && (bus_wr <= 3499468961) && buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !buffer_write_en) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2483648040) ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 544641344) ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1030970746) && (bus_wr <= 2118700028) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1819770328) && (crc_out <= 2144334847) ##1 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2046365683) && (crc_out <= 2280572943) ##3 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2462084645) ##2 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1961783785) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1030970746) && (HWDATA <= 2118700028) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2118700028) ##1 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1756142545) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 60) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2118700028) ##1 buffer_write_en ##1 true) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 4292199679) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1343978400) && (bus_wr <= 1718647756) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 1733538766) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 1733538766) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 742570840) && (bus_wr <= 1269077911) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 742570840) && (HWDATA <= 1269077911) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 742570840) && (HWDATA <= 1269077911) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1414525352) && (HWDATA <= 2118700028) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1414525352) && (bus_wr <= 2118700028) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 742570840) && (bus_wr <= 1269077911) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1343978400) && (HWDATA <= 1718647756) ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1814000600) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1814000600) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 120) && (crc_idr_out <= 184) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1008792440) && (HWDATA <= 1529345462) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1008792440) && (bus_wr <= 1529345462) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1008792440) && (bus_wr <= 1529345462) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1008792440) && (HWDATA <= 1529345462) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 184) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 168) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 50) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 54) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 51) ##2 crc_poly_en ##1 true) |-> (crc_idr_out >= 62) && (crc_idr_out <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 362648875) && (bus_wr <= 1248487316) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 254) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 362648875) && (bus_wr <= 1248487316) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 138) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 362648875) && (HWDATA <= 1248487316) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 362648875) && (HWDATA <= 1248487316) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 138) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 254) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1887562209) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3105968242) && (HADDR <= 3814667462) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1659440581)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1887562209) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 read_wait) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 36642564) && (crc_poly_out <= 2161552897) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 176276245) && (crc_init_out <= 2200378886) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 36642564) && (crc_poly_out <= 2161552897) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2517329964)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1887562209) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3105968242) && (HADDR <= 3814667462) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 176276245) && (crc_init_out <= 2200378886) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 131) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3596028588) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HWRITE) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 read_wait) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1887562209) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2517329964)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3596028588) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HWRITE) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1659440581)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 131) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 889457514) && (HWDATA <= 1419705769) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 889457514) && (bus_wr <= 1419705769) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 170) && (crc_idr_out <= 255) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 889457514) && (bus_wr <= 1419705769) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 889457514) && (HWDATA <= 1419705769) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 123) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 168) && (crc_idr_out <= 255) ##2 crc_poly_en) |-> (crc_idr_out >= 80) && (crc_idr_out <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 138) && (crc_idr_out <= 196) && crc_idr_en ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2738390598) && (HADDR <= 3105968242) && crc_idr_en ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HADDR >= 1022335353) && (HADDR <= 1104113539)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 1) ##3 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 138) && (HRDATA <= 196) && crc_idr_en ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_out >= 3535857829) && (crc_out <= 4039666913)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 reset_pending) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HWDATA >= 1764417490) && (HWDATA <= 2010601967)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1913980900) && (crc_poly_out <= 2447914019) && crc_idr_en ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2517329964) && (HADDR <= 2531640877) ##3 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (bus_wr >= 1764417490) && (bus_wr <= 2010601967)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1426843562) && (crc_out <= 2137453566) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1422478761) && (crc_out <= 2137453566) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1506950067) && (HADDR <= 2383645724) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2545869359) && (crc_poly_out <= 2563440689) ##2 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3384321171) ##2 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 69) && (crc_idr_out <= 76) ##2 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 198) && (crc_idr_out <= 249) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 712461140) && (HWDATA <= 1205964175) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 198) && (HRDATA <= 249) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 69) && (HRDATA <= 76) ##2 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 712461140) && (bus_wr <= 1205964175) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 36642564) && (crc_poly_out <= 1933209574) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 36642564) && (crc_poly_out <= 1933209574) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 68) && (crc_idr_out <= 132) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 7) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 855636837) && (bus_wr <= 1290917785) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 855636837) && (HWDATA <= 1290917785) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 855636837) && (HWDATA <= 1290917785) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 855636837) && (bus_wr <= 1290917785) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1659440581) && (crc_out <= 1904036834) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2718477380) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1015132537) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1015132537) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2718477380) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745769031) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 123) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 123) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1590823869) && (crc_out <= 2789113420) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1948785128) && (crc_out <= 2415961120) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1948785128) && (crc_out <= 2415961120) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 203) && (crc_idr_out <= 255) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1939529191) && (crc_out <= 2426887713) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 889457514) && (bus_wr <= 1290917785) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 889457514) && (bus_wr <= 1290917785) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 207) && (crc_idr_out <= 255) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 889457514) && (HWDATA <= 1290917785) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 889457514) && (HWDATA <= 1290917785) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1939529191) && (crc_out <= 2418929696) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##1 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1415942568) && (crc_out <= 2052327924) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##1 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1863792606) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1863792606) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 224512) && (crc_out <= 1941987303) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 201) && (crc_idr_out <= 255) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 78) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1426843562) && (crc_out <= 2137453566) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1507567027) && (crc_poly_out <= 2239922187) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1507567027) && (crc_poly_out <= 2239922187) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1441619371) && (crc_poly_out <= 2157855745) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 148) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 199) && (crc_idr_out <= 255) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 255) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 148) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1448695212) && (crc_out <= 2197267461) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 HSElx) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 80) && (crc_idr_out <= 163) ##1 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3239254146) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3239254146) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) && HRESETn ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 (HTRANS == 0)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 178887957) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1458217389) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) && HCLK ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2082729976) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2245496331) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2130746366) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 (crc_idr_out == 35)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1221275537) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2042594291) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 !HREADY) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 136) && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3269279877) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1338223519) && (crc_init_out <= 2001627630) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 (HSIZE == 3)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 (crc_idr_out == 80)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3269279877) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 691344210) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 (HSIZE == 0)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2871008342) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 311937829) && (HWDATA <= 614826825) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 (HTRANS == 2)) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 !HCLK) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2193049093) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 !buffer_full && (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 311937829) && (bus_wr <= 614826825) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3914985682) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) && HCLK ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 2) && (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) && (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 168) && (crc_idr_out <= 255) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1863677406) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1856207325) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 60) && (crc_idr_out <= 127) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 138) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 46) && (crc_idr_out <= 91) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1965271530) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) && (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3836430537) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 buffer_write_en ##1 (HTRANS == 1)) |-> (bus_size >= 2) && (bus_size <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 201) ##2 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 124) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3895791312) ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1657365445) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1861366749) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 956903282) && (crc_init_out <= 3624399536)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 2238315018) && (HADDR <= 4099444456)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2102827002) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 6) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##3 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2438894114) && (HWDATA <= 4292829951) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2438894114) && (bus_wr <= 4292829951) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 224608026) && (HRDATA <= 2728705605) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 192) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 590355270) && (bus_wr <= 3206612606) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 612604745) && (bus_wr <= 3491623072) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 612604745) && (HWDATA <= 3491623072) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 crc_poly_en ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 590355270) && (HWDATA <= 3206612606) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1557947833) && (crc_init_out <= 2641590842) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 224608026) && (crc_poly_out <= 2728705605) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 956903282) && (crc_init_out <= 2641590842) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 (crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_poly_out >= 2082729976) && (crc_poly_out <= 2090806777) ##1 true) |-> (bus_size >= 1) && (bus_size <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2185495044) && (HADDR <= 4282113278) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2185495044) && (HADDR <= 4282113278) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2009399791) && (crc_init_out <= 2303936018) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2009399791) && (crc_init_out <= 2303936018) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745218119) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2318115860) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 123) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1979114475) && (crc_init_out <= 2293723665) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2318115860) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745218119) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 53) && (crc_idr_out <= 100) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1979114475) && (crc_init_out <= 2293723665) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 123) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1648742340) && (crc_out <= 2691891264) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 201)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1648742340) && (crc_out <= 2691891264) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1664630726) && (HADDR <= 2780725323) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 46) && (crc_idr_out <= 92) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1939529191) && (crc_out <= 2415961120) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 46) && (crc_idr_out <= 92) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1664630726) && (HADDR <= 2780725323) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 131) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 131) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 99) && (crc_idr_out <= 149) ##4 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 99) && (crc_idr_out <= 149) ##4 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1425979305) && (HADDR <= 2165744642) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1425979305) && (HADDR <= 2165744642) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 1) && (HSIZE <= 2)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2844683859) && (crc_poly_out <= 3607992494) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 131) && (HRDATA <= 138)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 4) && (HSIZE <= 6)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2048673268) && (crc_out <= 2300767762) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1236541331)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2545869359)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2844683859) && (crc_poly_out <= 3607992494) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !crc_idr_en) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 131) && (crc_idr_out <= 138)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 2179697155) && (crc_init_out <= 2869000278)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2545869359)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2179697155) && (crc_init_out <= 2876000854) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2175083523) && (crc_poly_out <= 2940803166) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1236541331)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1803705815) && (crc_init_out <= 2247350283) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1803705815) && (crc_init_out <= 2247350283) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !crc_idr_en) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 1) && (HSIZE <= 2)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2383645724)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 reset_pending) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2383645724)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 131) && (crc_idr_out <= 138)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 reset_pending) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 1659440581)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2048673268) && (crc_out <= 2300767762) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 131) && (HRDATA <= 138)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 3145817719) && (crc_out <= 3570230953)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 4) && (HSIZE <= 6)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 2179697155) && (crc_init_out <= 2869000278)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 3145817719) && (crc_out <= 3570230953)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 1659440581)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA == 40) ##3 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 40) ##3 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 0) ##3 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 176) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3105968242) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2844683859) && (crc_poly_out <= 3231643777) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2738390598) && (HADDR <= 3814667462) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 1882204640) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 196) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 213) ##3 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) && crc_idr_en ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 2531640877) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 213) && (HRDATA <= 249) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 2104315898) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn ##3 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1) ##3 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2869000278) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2179697155) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1659440581) && (crc_out <= 1882204640) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 196) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 213) && (crc_idr_out <= 249) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 176) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 197) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) && crc_idr_en ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 197) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) && crc_idr_en ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !read_wait ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 76) && (HRDATA <= 106) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HCLK ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 2) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 3570230953) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##4 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 46)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 3) ##1 !HRESETn) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 2) && (HTRANS <= 3) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 196) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3814667462) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 reset_pending ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HRDATA == 106)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 read_wait) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 138) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 76) && (crc_idr_out <= 106) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !reset_pending ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) ##2 (HWDATA >= 475177784) && (HWDATA <= 2718477380) ##2 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 106)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HREADY) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 4161427184) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##4 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3192330364) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 6) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2563440689) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 3570230953) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 2)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2517329964) && (HADDR <= 3697048760) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 5)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1882204640) && (crc_out <= 3145817719) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1887562209) && (bus_wr <= 2718477380) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1887562209) && (HWDATA <= 2718477380) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2447914019) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 2) && (HSIZE <= 3) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 buffer_full) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 196) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 3) ##1 (HTRANS == 2)) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2563440689) && (crc_poly_out <= 2844683859) ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 138) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2638193210) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 120) && (crc_idr_out <= 184) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 76) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 1) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 69) ##2 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !reset_pending && (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 3) && HREADY ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 69) ##2 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 940512624) && (crc_poly_out <= 3231643777) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 2) && (HSIZE <= 4) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 3) ##2 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 3231643777) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2638193210) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2545869359) && (crc_poly_out <= 3231643777) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 76) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 198) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (HSIZE >= 2) && (HSIZE <= 7) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2172157442) && (crc_init_out <= 2881264727) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2048673268) && (crc_out <= 2300767762) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 3105968242) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 2383645724) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 249) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HCLK ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 1236541331) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2179697155) && (crc_init_out <= 3384321171) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 4) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1410443688) && (crc_out <= 2336418838) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1410443688) && (crc_out <= 2336418838) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 3697048760) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 2517329964) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 2838229074) ##1 (bus_size == 3) ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 1871861215));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 196) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 196) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1719032780) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 2) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && read_wait ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 52) && (crc_idr_out <= 100) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && read_wait ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 86) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out >= 69) && (crc_idr_out <= 249)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_out >= 1236541331) && (crc_out <= 3535857829)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HRDATA >= 69) && (HRDATA <= 249)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !read_wait) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3596028588) && (crc_init_out <= 4161427184) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 362648875) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 362648875) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3384321171) && (crc_init_out <= 3596028588) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 196) && (crc_idr_out <= 213) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 69) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1984638956) && (crc_init_out <= 2869000278) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 69) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3145817719) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2273974287) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2273974287) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 1904036834) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 196) && (HRDATA <= 213) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 3972982489) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 3896029904) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1892128737) && (crc_init_out <= 2581878835) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2309310995) && (crc_init_out <= 2936869982) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1892128737) && (crc_init_out <= 2581878835) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1856207325) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2470967334) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2470967334) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 9987329) && (crc_poly_out <= 2157855745) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1856207325) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 9987329) && (crc_poly_out <= 2157855745) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 92) && (crc_idr_out <= 173) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 92) && (crc_idr_out <= 173) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 1236541331) && (crc_out <= 3570230953) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 1) && (HSIZE <= 6) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 940512624) && (crc_poly_out <= 3231643777) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS >= 2) && (HTRANS <= 3) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 2179697155) && (crc_init_out <= 4161427184) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2145398271) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2260324365) && (crc_poly_out <= 2884828759) ##2 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 46) && (crc_idr_out <= 92) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 9987329) && (crc_poly_out <= 1748199376) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 9987329) && (crc_poly_out <= 1863677406) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 9987329) && (crc_poly_out <= 1863677406) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 46) && (crc_idr_out <= 92) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2145398271) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 9987329) && (crc_poly_out <= 1748199376) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##4 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 HCLK ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 HCLK ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && (crc_idr_out >= 159) && (crc_idr_out <= 204) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##4 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1869080542) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) && crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) && crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 123) && (crc_idr_out <= 255) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 49)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 123) && (crc_idr_out <= 255) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380)) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171)) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && HWRITE ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && crc_idr_en ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && crc_idr_en ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2831678545) && (crc_out <= 3954243287) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3575428266) ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1758267857) ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1664026566) ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2720648772) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2831678545) && (crc_out <= 3954243287) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 45) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 468242231) ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3491623072) ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1664026566) ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 88) && crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2720648772) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2157004289) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3491623072) ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 45) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2157004289) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) && crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2318115860) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2318115860) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 69) && (HRDATA <= 213) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 362648875) && (bus_wr <= 2718477380) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 362648875) && (HWDATA <= 2718477380) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 3607992494) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 69) && (crc_idr_out <= 213) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 362648875) && (HWDATA <= 2718477380) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 69) && (HRDATA <= 213) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 3607992494) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 362648875) && (bus_wr <= 2718477380) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 69) && (crc_idr_out <= 213) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2380217371) && (crc_poly_out <= 4274883837) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2449188387) && (crc_init_out <= 4281948926) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 66) && (crc_idr_out <= 125) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HSIZE >= 0) && (HSIZE <= 1) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 298507043) && (bus_wr <= 4292829951) ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2449188387) && (crc_init_out <= 4281948926) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2461072421) && (crc_poly_out <= 4274883837) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2380217371) && (crc_poly_out <= 4274883837) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2461072421) && (crc_poly_out <= 4274883837) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 66) && (crc_idr_out <= 125) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 298507043) && (HWDATA <= 4292829951) ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HSIZE >= 0) && (HSIZE <= 1) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 69) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 362648875) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 2104315898) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1648760772) && (HADDR <= 2517329964) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 362648875) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3145817719) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 69) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 63) && (crc_idr_out <= 125) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 1719032780) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 13029121) && (HADDR <= 3994231004) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 1719032780) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 63) && (crc_idr_out <= 125) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2457670180) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 1854079965) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2444218915) && (crc_init_out <= 4281948926) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 1854079965) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2444218915) && (crc_init_out <= 4281948926) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2332526614) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2457670180) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 13029121) && (HADDR <= 3994231004) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2332526614) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2513067563) && (crc_poly_out <= 4274883837) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2480569383) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 1736082894) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 88) && (crc_idr_out <= 170) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2480569383) && (HADDR <= 4253319419) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 164) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 1736082894) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (crc_init_out >= 259027742) && (crc_init_out <= 1694668234) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 88) && (crc_idr_out <= 170) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 164) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2513067563) && (crc_poly_out <= 4274883837) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 60) && (crc_idr_out <= 86) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HRESETn && crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2033215986) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HRESETn && crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !reset_pending && crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HSElx && crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HCLK && crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HWRITE && crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2033215986) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 buffer_full ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (HTRANS == 3) && crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 366802731) && (crc_init_out <= 4272797949) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2033215986) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (HTRANS == 3) && crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 366802731) && (crc_init_out <= 4272797949) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (bus_size == 0) && crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !reset_pending && crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HWRITE && crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2033215986) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HSElx && crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HCLK && crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (bus_size == 0) && crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 3082300015) && (HADDR <= 4099444456)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 crc_poly_en) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2832324177) && (crc_out <= 3931275476) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 90) && (crc_idr_out <= 142) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 90) && (crc_idr_out <= 142) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2832324177) && (crc_out <= 3931275476) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 60) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2356958744) && (crc_poly_out <= 2552361520) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 60) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 330061607) && (crc_init_out <= 4288370943) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && (crc_init_out >= 2101966842) && (crc_init_out <= 4288370943) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2356958744) && (crc_poly_out <= 2552361520) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 330061607) && (crc_init_out <= 4288370943) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (HWDATA >= 4143872) && (HWDATA <= 2066836982) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 349096233) && (crc_init_out <= 4272797949) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 187) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 349096233) && (crc_init_out <= 4272797949) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) && (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (bus_wr >= 4143872) && (bus_wr <= 1696128970) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (HWDATA >= 4143872) && (HWDATA <= 1696128970) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 2033215986) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 187) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (bus_wr >= 4143872) && (bus_wr <= 2066836982) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2191700997) && (crc_out <= 4281492222) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2191700997) && (crc_out <= 4281492222) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 2033215986) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 881775977) && (crc_out <= 3954243287) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 88) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2735117382) && (bus_wr <= 3912329938) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 !HRESETn ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HTRANS >= 2) && (HTRANS <= 3) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HTRANS >= 2) && (HTRANS <= 3) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2497348137) && (crc_out <= 4281492222) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2503171114) && (crc_out <= 4281492222) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2104315898) && (crc_out <= 4285778686) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2497348137) && (crc_out <= 4281492222) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 2503171114) && (crc_out <= 4281492222) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 165) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2735117382) && (HWDATA <= 3912329938) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 89) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2104315898) && (crc_out <= 4285778686) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 165) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (crc_init_out >= 85051658) && (crc_init_out <= 1694668234) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 89) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 3206612606) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 6115584) && (crc_out <= 1948785128)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 3206612606) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 650580813) && (HADDR <= 4099444456) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_poly_en ##1 HSElx) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HSIZE >= 0) && (HSIZE <= 3) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 reset_pending ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_poly_en ##1 HREADY) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 129) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_poly_en ##1 read_wait) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 129) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_poly_en ##1 !reset_pending) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_poly_en ##1 !HCLK) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HSIZE >= 0) && (HSIZE <= 3) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_poly_en ##1 (HSIZE == 1)) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 !read_wait && crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && (crc_idr_out >= 159) && (crc_idr_out <= 254) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2152653824) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (crc_init_out >= 7924480) && (crc_init_out <= 1755914193) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 1572522427) && (HADDR <= 2736168006) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 !buffer_full && crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 1551454648) && (HADDR <= 2736168006) ##1 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 45) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2110394363) && (crc_poly_out <= 4274883837) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2152653824) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 !HWRITE ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && (crc_init_out >= 2337996822) && (crc_init_out <= 4288370943) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 HWRITE && crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (crc_idr_out >= 155) && (crc_idr_out <= 201) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 1572522427) && (HADDR <= 2736168006) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 HCLK && crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2110394363) && (crc_poly_out <= 4274883837) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 1551454648) && (HADDR <= 2736168006) ##1 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 45) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 298507043) && (HWDATA <= 4292829951) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 298507043) && (bus_wr <= 4292829951) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 201) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2187751940) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && read_wait ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 201) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1795968982) && (crc_out <= 2046365683) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1795968982) && (crc_out <= 2046365683) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2187751940) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1869080542) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 704244563) && (HADDR <= 2494189609) && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1869080542) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2083787256) && (crc_poly_out >= 1275083160) && (crc_poly_out <= 3255064708)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 173)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2083787256) && (crc_init_out >= 2240945163) && (crc_init_out <= 3963842264)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1863677406) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 206) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1848531420) && (bus_wr <= 2066836982) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 !HCLK ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2309454355) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 1)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 0)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 249)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 138)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 197) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 138)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2309454355) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 2)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 2)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 249)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 206) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1820768217) && (crc_poly_out <= 2007561199) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2531640877) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 1)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2531640877) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1820768217) && (crc_poly_out <= 2007561199) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 168) && (crc_idr_out <= 204) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 76)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 197) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 213) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 0)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 76)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 131)) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 131)) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 168) && (crc_idr_out <= 204) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 213) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2321201172) && (bus_wr <= 4292829951) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2321201172) && (HWDATA <= 4292829951) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3920410835) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2411200031) && (crc_init_out <= 4272797949) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 220) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (crc_init_out >= 7924480) && (crc_init_out <= 1669865927) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 220) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3920410835) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2411200031) && (crc_init_out <= 4272797949) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 610048) && (crc_poly_out <= 2135888382) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1425979305) && (HADDR <= 2165744642) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2022685681) && (crc_poly_out <= 4065046244) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && (crc_poly_out >= 2205592582) && (crc_poly_out <= 4267186940) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2172157442) && (crc_init_out <= 2881264727) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2022685681) && (crc_poly_out <= 4065046244) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 187) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 187) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2168501250) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2172157442) && (crc_init_out <= 2881264727) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (crc_idr_out >= 129) && (crc_idr_out <= 249) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2168501250) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2733152325) && (bus_wr <= 4292829951) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2733152325) && (HWDATA <= 4292829951) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 39102212) && (crc_init_out <= 3918484179) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##1 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1624761793) && (crc_out <= 2816805967) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1759463377) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1624761793) && (crc_out <= 2816805967) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##1 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 39102212) && (crc_init_out <= 3918484179) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1759463377) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) && (crc_init_out >= 2388426780) && (crc_init_out <= 4240371961) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) && (crc_init_out >= 2388426780) && (crc_init_out <= 4240371961) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 1882356192) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2551181872) && (crc_init_out <= 4288370943) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2551181872) && (crc_init_out <= 4288370943) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (HTRANS == 1) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 213) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) && HREADY ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1824506329) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) && HREADY ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && (crc_poly_out >= 2510909483) && (crc_poly_out <= 4267186940) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1824506329) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2531640877)) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 330061607) && (crc_init_out <= 4288370943) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 1871861215) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE >= 2) && (HSIZE <= 4)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2069565430) && (crc_poly_out <= 3231643777) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (bus_size == 0)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !read_wait ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HRDATA >= 69) && (HRDATA <= 176)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 3) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 712461140) && (bus_wr <= 2718477380) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out >= 69) && (crc_idr_out <= 176)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !reset_pending) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 0) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 712461140) && (HWDATA <= 2718477380) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2202157062) && (HWDATA <= 2232081418) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 !reset_pending && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 !HWRITE && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1771177939) && (HADDR <= 2174424067) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1771177939) && (HADDR <= 2174424067) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 !HWRITE && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2202157062) && (bus_wr <= 2232081418) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 !reset_pending && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2166618626) && (HWDATA <= 2232081418) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1795666390) && (crc_out <= 2046365683) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (HTRANS >= 0) && (HTRANS <= 1) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2084661240) && (crc_out <= 2775773770) ##4 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2084661240) && (crc_out <= 2775773770) ##4 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2166618626) && (bus_wr <= 2232081418) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 1759463377) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2921740380) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2921740380) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 345094441) && (bus_wr <= 1205964175) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS >= 2) && (HTRANS <= 3) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 345094441) && (HWDATA <= 1205964175) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !reset_pending ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 40) && (crc_idr_out <= 138) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 40) && (HRDATA <= 138) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_size == 0) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 2838229074) && (crc_out <= 3570230953) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 0) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 201) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2071223286) && (crc_init_out <= 4272797949) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2071223286) && (crc_init_out <= 4272797949) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2424193568) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2521684524) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 201) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2516225067) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2521684524) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2066836982) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2082907128) && (crc_init_out <= 4272797949) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2082907128) && (crc_init_out <= 4272797949) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2516225067) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2033215986) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2066836982) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 196) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2033215986) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2424193568) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 196) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2293723665) && (crc_init_out <= 2529889325) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1762553810) && (HADDR <= 2165744642) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 4292199679) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (crc_idr_out >= 132) && (crc_idr_out <= 254) ##1 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 3105968242)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 3105968242)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2583999028) && (bus_wr <= 4292829951) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2583999028) && (HWDATA <= 4292829951) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 2125031933) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 425881906) && (HADDR <= 4285701886) && (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964)) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 4161427184) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2531640877) && (HADDR <= 3814667462) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HREADY && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HREADY && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2531640877) && (HADDR <= 3814667462) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 4161427184) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1806994391) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1529345462) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2412317727) && (HADDR <= 2638193210) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1529345462) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 112) && (crc_idr_out <= 195) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 112) && (crc_idr_out <= 195) ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1349185440) && (HADDR <= 1915481060) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1840241115) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1666946502) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1840241115) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 2128465405) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1666946502) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1762553810) && (HADDR <= 2462084645) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 373109036) && (crc_poly_out <= 4292199679) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 0) && (crc_idr_out <= 94)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HWDATA >= 590355270) && (HWDATA <= 1443717036)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (bus_wr >= 590355270) && (bus_wr <= 1443717036)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 224608026) && (HRDATA <= 1327713694)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 2466064421) && (crc_init_out <= 3624399536)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 590355270) && (HWDATA <= 1443717036) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 590355270) && (bus_wr <= 1443717036) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 49) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 reset_pending) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2066836982) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2066836982) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 0) && (crc_idr_out <= 49) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS >= 1) && (HTRANS <= 3) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 buffer_full ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2408538143) && (HWDATA <= 4292829951) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2408538143) && (bus_wr <= 4292829951) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HCLK) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1429399978) && (HADDR <= 2177342467) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2598159413) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2181851652) && (crc_poly_out <= 2923929692) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 704244563) && (HADDR <= 1448935340) && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2083787256) && HRESETn) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 217)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2083787256) && HREADY) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2083787256) && (crc_init_out >= 3014347879) && (crc_init_out <= 3963842264)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1441310123) && (HADDR <= 1448935340)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2083787256) && (crc_out >= 373070636) && (crc_out <= 704447827)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2083787256) && (crc_poly_out >= 2512605739) && (crc_poly_out <= 3255064708)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1762553810) && (HADDR <= 2165744642) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 (crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2144121855) && (crc_out <= 4289536767) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 2118700028) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 1) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 1) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 2118700028) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 2) && (HSIZE <= 4) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 2124799485) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 2124799485) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2124799485) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 3607992494) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2124799485) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 32279299) && (crc_out <= 2122240508) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 32279299) && (crc_out <= 2122240508) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2600987702) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2490509864) && (HADDR <= 4286795007) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2098262522) && (crc_poly_out <= 3231643777) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 1205964175) && (bus_wr <= 2010601967) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (bus_wr >= 2010601967) && (bus_wr <= 2797974093)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_out >= 2838229074) && (crc_out <= 3535857829)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HWDATA >= 2010601967) && (HWDATA <= 2797974093)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HCLK ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE >= 3) && (HSIZE <= 4)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HTRANS == 3)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 2179697155) && (crc_init_out <= 3384321171) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3292922504) && (crc_init_out <= 4161427184) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 1205964175) && (HWDATA <= 2010601967) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1399054758) && (crc_out <= 2122240508) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1399054758) && (crc_out <= 2122240508) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2161627649) && (crc_init_out <= 2539928622) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HCLK ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1248487316) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HWRITE ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 3145817719) && (crc_out <= 3570230953) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1248487316) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 1) && (HSIZE <= 3) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 40) && (HRDATA <= 106) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 40) && (crc_idr_out <= 106) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2383645724) && (HADDR <= 3697048760) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !read_wait ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 1236541331) && (crc_out <= 3230579329) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 3) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 reset_pending ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 3) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 3) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 !HWRITE ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 69) && (HRDATA <= 138) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 69) && (crc_idr_out <= 138) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1882204640)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1659440581) && (crc_out <= 2104315898) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HCLK) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2531640877)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2531640877)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HSElx) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HCLK) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1882204640)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HSElx) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 69) && (crc_idr_out <= 138) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 69) && (HRDATA <= 138) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1659440581) && (crc_out <= 2104315898) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && HREADY ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1348031392) && (crc_poly_out <= 1990971373) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 2563440689) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 3873539789) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3596028588) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 3873539789) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3596028588) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 2563440689) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HSIZE >= 4) && (HSIZE <= 7) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 12047105) && (crc_init_out <= 3992572635) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2466064421) && (crc_init_out <= 2641590842) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 224608026) && (HRDATA <= 1327713694) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 124) && (crc_idr_out <= 188) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en && reset_pending ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 124) && (crc_idr_out <= 188) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 612604745) && (HWDATA <= 1443717036) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 612604745) && (bus_wr <= 1443717036) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 2580730931) && (crc_poly_out <= 4285641470) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 0) && (crc_idr_out <= 47)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 49) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 590355270) && (HWDATA <= 722314582) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HRESETn) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 224608026) && (crc_poly_out <= 950241649)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3082300015) && (HADDR <= 3445052058) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 269794592) && (HWDATA <= 1538184631) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 3082300015) && (HADDR <= 3445052058)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 590355270) && (bus_wr <= 722314582) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 224608026) && (HRDATA <= 950241649)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HRESETn ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 269794592) && (bus_wr <= 1538184631) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HREADY ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !buffer_full) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 2466064421) && (crc_init_out <= 2641590842)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 124) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !HREADY) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 124) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 2641590842) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1762553810) && (HADDR <= 2165744642) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 1443717036) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3082300015) && (HADDR <= 4099444456) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 1501783987) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 1443717036) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1557947833) && (crc_init_out <= 1758267857) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2930168925) && (bus_wr <= 3491623072) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 1649107908) && (crc_poly_out <= 3378635922) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 3) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1649107908) && (crc_poly_out <= 2728705605) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 37) && (crc_idr_out <= 49) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 read_wait ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HSElx ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1649107908) && (HRDATA <= 2728705605) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1327713694) && (crc_poly_out <= 1664026566) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !reset_pending ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2930168925) && (HWDATA <= 3491623072) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 956903282) && (crc_init_out <= 1757499345) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1327713694) && (HRDATA <= 1664026566) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##1 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 1649107908) && (HRDATA <= 3378635922) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1760339409) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 196) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 196) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_out >= 224512) && (crc_out <= 2126777853) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (crc_poly_out >= 58982663) && (crc_poly_out <= 2160050177) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (HADDR >= 13029121) && (HADDR <= 2157685761) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_out >= 224512) && (crc_out <= 2098478586) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 HREADY ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138)) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 2728705605) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 881775977) && (crc_out <= 3954243287) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 429640499) && (HRDATA <= 2728705605) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (HADDR >= 13029121) && (HADDR <= 2177342467) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (crc_out >= 5741312) && (crc_out <= 2033876466) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (HADDR >= 13029121) && (HADDR <= 1865691102) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (HADDR >= 1602113470) && (HADDR <= 2781880907) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 !HREADY ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 49) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 590355270) && (HWDATA <= 1443717036)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 1327713694)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 3624399536)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 590355270) && (bus_wr <= 1443717036)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HSElx) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 4) && (HSIZE <= 7)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS >= 0) && (HTRANS <= 1)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2390661148) && (crc_out <= 4289536767) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 reset_pending) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 6115584) && (crc_out <= 881775977)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !read_wait) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1704773067) && (bus_wr <= 2321201172) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1704773067) && (HWDATA <= 2321201172) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1704773067) && (bus_wr <= 2321201172) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1704773067) && (HWDATA <= 2321201172) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2512041003) && (bus_wr <= 4276056829) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_out >= 224512) && (crc_out <= 1909052387) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (bus_size >= 2) && (bus_size <= 3) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2512041003) && (HWDATA <= 4276056829) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2083787256) && (crc_poly_out >= 3025868392) && (crc_poly_out <= 3255064708)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2083787256) && (crc_init_out >= 3659898548) && (crc_init_out <= 3963842264)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941987303) && (crc_out <= 2336418838) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2066836982) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 3873539789) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 197) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1841557467) && (crc_init_out <= 2405673502) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2518831148) && (bus_wr <= 4270417661) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2066836982) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 1612975040) && (crc_out <= 2803828814) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2518831148) && (HWDATA <= 4270417661) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 !reset_pending && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 !HCLK && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 !HRESETn && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2651688508) && (bus_wr <= 4276056829) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2066836982) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (bus_size == 3) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 (HSIZE == 0) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 3873539789) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2066836982) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2651688508) && (HWDATA <= 4276056829) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 !HWRITE && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 3919152851) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 2738390598) && (HRDATA >= 40) && (HRDATA <= 196) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 123) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2168501250) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 123) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2153251840) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_idr_out >= 96) && (crc_idr_out <= 145) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 2772008522) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 HWRITE ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 196) && (HRDATA <= 213) ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 3) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 2452220452) && (HADDR <= 4261160187) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (crc_poly_out >= 1913980900) && (crc_poly_out <= 2492234793) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (HADDR >= 17851650) && (HADDR <= 3977993946) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 185) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 196) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1887562209) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3596028588) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 3) && (HSIZE <= 4) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1360408482) && (HADDR <= 2043039219) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1887562209) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HSElx ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2144911359) && (bus_wr <= 4284413694) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2144911359) && (HWDATA <= 4284413694) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 404817200) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 !HRESETn ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !buffer_full ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 404817200) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 404817200) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 HRESETn ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 197) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 404817200) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 57) && (crc_idr_out <= 115) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (HTRANS == 2) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 248065309) && (crc_init_out <= 2179697155) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 3) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 40) && (HRDATA <= 76) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3105968242) && (HADDR <= 3814667462) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 read_wait ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 2517329964) && (HADDR <= 4201619700) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 4) && (HSIZE <= 6) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 3) && (HSIZE <= 5) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 46) && (crc_idr_out <= 106) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1327360) && (HADDR <= 1887046112) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HRDATA >= 162) && (HRDATA <= 176)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 2838229074) && (crc_out <= 3570230953) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2069565430) && (crc_poly_out <= 2563440689) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HSElx ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_poly_out >= 2563440689) && (crc_poly_out <= 2899181145)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 40) && (crc_idr_out <= 76) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HWRITE ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 3105968242) && (HADDR <= 3814667462) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2517329964) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HSElx ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HWRITE ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 138) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 712461140) && (HWDATA <= 1205964175) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_poly_out >= 2899181145) && (crc_poly_out <= 3231643777)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_out >= 2838229074) && (crc_out <= 3317977739)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1648760772) && (HADDR <= 2531640877) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 46) && (HRDATA <= 106) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out >= 162) && (crc_idr_out <= 176)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1659440581) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2098262522) && (crc_poly_out <= 2899181145) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 712461140) && (bus_wr <= 1205964175) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HSElx) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 118) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 47662341) && (HWDATA <= 3883528910) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 2658376252) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 47662341) && (bus_wr <= 3883528910) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 2658376252) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 4143872) && (bus_wr <= 3932781780) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2531640877)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 4143872) && (bus_wr <= 3932781780) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 47662341) && (bus_wr <= 3883528910) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 213) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 4143872) && (HWDATA <= 3932781780) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 47662341) && (HWDATA <= 3883528910) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2412977183) && (HWDATA <= 4284413694) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 4143872) && (HWDATA <= 3932781780) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2412977183) && (bus_wr <= 4284413694) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (HADDR >= 2201655302) && (HADDR <= 4261160187) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2588870708) && (crc_init_out <= 4288370943) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_out >= 1420327337) && (crc_out <= 2098478586) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 116) && (crc_idr_out <= 180) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_idr_out >= 103) && (crc_idr_out <= 152) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213)) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1760339409) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1760339409) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2126905853) && (crc_init_out <= 4288370943) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 138) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 40) && (HRDATA <= 69) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1887562209) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 40) && (crc_idr_out <= 69) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 crc_idr_en ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 138) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1887562209) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 2838229074) && (crc_out <= 3230579329) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 362648875) && (bus_wr <= 1248487316) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 362648875) && (HWDATA <= 1248487316) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1887562209) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 buffer_full ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2383645724) && (HADDR <= 3105968242) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 362648875) && (bus_wr <= 1248487316) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1887562209) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 362648875) && (HWDATA <= 1248487316) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1823136729) && (bus_wr <= 2403768350) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (HSIZE >= 3) && (HSIZE <= 4) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1823136729) && (HWDATA <= 2403768350) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (HSIZE >= 1) && (HSIZE <= 3) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1813969880) && (crc_poly_out <= 2135888382) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_idr_out >= 80) && (crc_idr_out <= 155) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2155567104) && (HWDATA <= 4276056829) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 2446601251) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2155567104) && (bus_wr <= 4276056829) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 2446601251) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HADDR >= 1327360) && (HADDR <= 1700898762) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 HCLK ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_idr_out >= 80) && (crc_idr_out <= 162) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2168292354) && (HWDATA <= 4271696125) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2168292354) && (bus_wr <= 4271696125) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 read_wait) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HWRITE) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HWRITE) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2869000278)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 read_wait) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2531640877) && (HADDR <= 3105968242) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2869000278)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 2104315898) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 2104315898) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2531640877) && (HADDR <= 3105968242) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2155567104) && (HWDATA <= 4270417661) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 !buffer_full ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1552721849) && (HADDR <= 2775750730) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 2499650601) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 2499650601) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2155567104) && (bus_wr <= 4270417661) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1938551271) && (HWDATA <= 2408538143) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1938551271) && (HWDATA <= 2408538143) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##4 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##4 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1938551271) && (bus_wr <= 2408538143) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1938551271) && (bus_wr <= 2408538143) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1581660092) && (HADDR <= 2247063563) ##4 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (bus_wr >= 2152354304) && (bus_wr <= 4292829951) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 2832920145) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HADDR >= 1327360) && (HADDR <= 1572522427) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HWDATA >= 2152354304) && (HWDATA <= 4292829951) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (HWDATA >= 362648875) && (HWDATA <= 4284413694) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2071686646) && (crc_out <= 2300767762) ##2 crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 2832920145) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (bus_wr >= 362648875) && (bus_wr <= 4284413694) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2718477380) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2718477380) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2718477380) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2718477380) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 224608026) && (crc_poly_out <= 429640499) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 224608026) && (HRDATA <= 429640499) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2545869359) && (crc_poly_out <= 4281299198) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2715510339) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1659440581) && (crc_out <= 2104315898) ##1 (HADDR >= 2185495044) && (HADDR <= 2531640877) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 612604745) && (HWDATA <= 722314582) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1501783987) && (crc_out <= 1948785128) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 881775977) && (crc_out <= 1501783987) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 612604745) && (bus_wr <= 722314582) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2561989681) && (crc_init_out <= 2641590842) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) ##1 (HADDR >= 2185495044) && (HADDR <= 2531640877) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2715510339) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 3873539789) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 124) && (crc_idr_out <= 188) ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 3873539789) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1933209574) && (crc_poly_out <= 2322654740) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 3873539789) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##3 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 3873539789) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 129) && (crc_idr_out <= 255) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 3) && (HSIZE <= 4)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2561989681) && (crc_init_out <= 2641590842) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 3)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 6) && (HSIZE <= 7)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 1) && (HSIZE <= 3)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3206612606) && (HWDATA <= 3491623072) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 192) && (crc_idr_out <= 203) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 950241649) && (crc_poly_out <= 1327713694)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 224608026) && (crc_poly_out <= 429640499)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 224608026) && (HRDATA <= 429640499)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 2466064421) && (crc_init_out <= 2561989681)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 956903282) && (crc_init_out <= 1757499345)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 37) && (crc_idr_out <= 47)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 192) && (crc_idr_out <= 203)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 2728705605) && (HRDATA <= 3378635922)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 3673380533) && (HADDR <= 4099444456)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 read_wait) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3206612606) && (bus_wr <= 3491623072) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 590355270) && (bus_wr <= 612604745) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 590355270) && (HWDATA <= 612604745) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 47) && (crc_idr_out <= 49) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 950241649) && (HRDATA <= 1327713694)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 6) && (HSIZE <= 7) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 1501783987) && (crc_out <= 1948785128) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 3082300015) && (HADDR <= 3226060416)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1757499345) && (crc_init_out <= 1758267857) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2161627649) && (crc_init_out <= 2539928622) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_poly_out >= 2161552897) && (crc_poly_out <= 4292199679) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1984638956) && (crc_init_out <= 3596028588) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HCLK && buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1648760772) && (HADDR <= 3697048760) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1)) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY && buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HADDR >= 1327360) && (HADDR <= 1817391576) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2309454355) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 3570230953) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HSElx && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !read_wait && buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2309454355) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 3) && buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3082300015) && (HADDR <= 3445052058) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 224608026) && (HRDATA <= 1327713694) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 881775977) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 722314582) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en && reset_pending ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2466064421) && (crc_init_out <= 2641590842) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 722314582) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 2930168925) && (bus_wr <= 3206612606) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2444911651) && (crc_poly_out <= 4292199679) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 47) && (crc_idr_out <= 49) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 148) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 1557947833) && (crc_init_out <= 1757499345) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 2930168925) && (HWDATA <= 3206612606) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HCLK ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 468242231) && (HADDR <= 650580813) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1649107908) && (HRDATA <= 1664026566) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 1327713694) && (HRDATA <= 1649107908) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 1327713694) && (crc_poly_out <= 1649107908) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1649107908) && (crc_poly_out <= 1664026566) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3575428266) && (crc_out <= 3954243287) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 650580813) && (HADDR <= 2238315018) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 1948785128) && (crc_out <= 3954243287) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 1) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 59) && (crc_idr_out <= 118) ##3 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 reset_pending ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242)) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019)) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588)) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138)) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_idr_out >= 123) && (crc_idr_out <= 186) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953)) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1795666390) && (crc_out <= 2046365683) ##3 crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (HADDR >= 2616783415) && (HADDR <= 4286795007) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537)) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537)) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##3 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3596028588) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_poly_out >= 2216463880) && (crc_poly_out <= 2968450145) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HREADY && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2563440689) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 88)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 47)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 0)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 950241649)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HRESETn) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 49) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 0) && (crc_idr_out <= 47)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 5) && (HSIZE <= 7)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 956903282) && (crc_init_out <= 1757499345) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !buffer_full) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HREADY) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en && read_wait ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 2641590842)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 950241649)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1696128970) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 3607992494) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1913980900) && (crc_poly_out <= 2563440689) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1887562209) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1913980900) && (crc_poly_out <= 2844683859) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_idr_out >= 0) && (crc_idr_out <= 119) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2595522613) && (crc_init_out <= 4269773564) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (crc_idr_out >= 0) && (crc_idr_out <= 125) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_idr_out >= 0) && (crc_idr_out <= 81) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) && buffer_full ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1696128970) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1887562209) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1863792606) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2551181872) && (crc_init_out <= 4288370943) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2161552897) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_idr_out >= 129) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##4 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2141261311) && (crc_init_out <= 4288370943) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3963496664)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2240945163)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3014347879)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1275083160)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 3940310229) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1608671167) && (crc_poly_out <= 2526032941) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2083787256) && HCLK) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2066836982)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3963842264)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2117566972)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3255064708)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2512605739)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2083787256) && HSElx) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 !crc_idr_en ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) && read_wait ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2066836982)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2063837174)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2083673592)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2063837174)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3659898548)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3963842264)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3025868392)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2083673592)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1448935340)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 88) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 704244563)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2117566972)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1441310123)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_idr_out >= 0) && (crc_idr_out <= 80) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2494189609)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) && (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2101966842) && (crc_init_out <= 2200378886) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (bus_wr >= 1650790340) && (bus_wr <= 1764417490)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2101966842) && (crc_init_out <= 2200378886) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HWDATA >= 1650790340) && (HWDATA <= 1764417490)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 152) && (crc_idr_out <= 203) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 152) && (crc_idr_out <= 203) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 46) && (crc_idr_out <= 92) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##4 crc_idr_en && read_wait) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##4 HSElx && crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 !HCLK ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 0)) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_idr_out >= 0) && (crc_idr_out <= 121) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##4 buffer_full && crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2161552897) && (crc_poly_out <= 2862485589) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_poly_out >= 1338148255) && (crc_poly_out <= 2042594291) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##4 (HTRANS == 2) && crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_idr_out >= 0) && (crc_idr_out <= 87) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 45) && (crc_idr_out <= 89) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2200359942) && (HADDR <= 2600987702) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4281299198) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2145398271) && (crc_poly_out <= 2521216044) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3192330364) && crc_idr_en ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2145398271) && (crc_poly_out <= 2521216044) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 166) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (bus_wr >= 2152354304) && (bus_wr <= 2333261334) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 420980530) && (HADDR <= 836922723) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2071686646) && (crc_out <= 2300767762) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 47) && (crc_idr_out <= 95) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (bus_size >= 2) && (bus_size <= 3) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##4 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 78) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (crc_init_out >= 2234594314) && (crc_init_out <= 4281948926) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##3 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2386156060) && (bus_wr <= 3158709368) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HWDATA >= 2152354304) && (HWDATA <= 2333261334) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##4 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2386156060) && (HWDATA <= 3158709368) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HADDR >= 1022335353) && (HADDR <= 1104113539)) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 2383645724) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2014845936) && (crc_init_out <= 2309310995) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1015132537) && (HWDATA <= 1205964175) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 3) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2383645724) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 4) && (HSIZE <= 6) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 1236541331) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3292922504) && (crc_init_out <= 3384321171) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2014845936) && (crc_init_out <= 2309310995) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HWDATA >= 1764417490) && (HWDATA <= 2010601967)) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2545869359) && (crc_poly_out <= 2563440689) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_out >= 3535857829) && (crc_out <= 4039666913)) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_init_out >= 248065309) && (crc_init_out <= 1436278187)) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 123) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 1236541331) && (crc_out <= 1941524967) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 69) && (HRDATA <= 76) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1887562209) && (HWDATA <= 2718477380) ##3 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1015132537) && (bus_wr <= 1205964175) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (bus_wr >= 1764417490) && (bus_wr <= 2010601967)) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 123) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 2179697155) && (crc_init_out <= 2269154318) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1882204640) && (crc_out <= 2838229074) ##3 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2563440689) && (crc_poly_out <= 2844683859) ##3 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2899181145) && (crc_poly_out <= 3231643777) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1887562209) && (bus_wr <= 2718477380) ##3 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 69) && (crc_idr_out <= 76) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !crc_idr_en ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 5)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1104113539) && (HADDR <= 1506950067) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 2838229074) && (crc_out <= 4039666913) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 248065309) && (crc_init_out <= 1436278187) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 !HSElx ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1022335353) && (HADDR <= 3697048760) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 889457514) && (HWDATA <= 1352873889) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1022335353) && (HADDR <= 1506950067) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 1506950067) && (HADDR <= 3697048760) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 6115584) ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1104113539) && (HADDR <= 2383645724) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_init_out >= 29708547) && (crc_init_out <= 3895791312) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 224608026) ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) && (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 479084857) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HREADY) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HTRANS == 2) && (bus_size == 3)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HRESETn ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 479084857) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1757499345) ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (crc_init_out >= 2405673502) && (crc_init_out <= 3032626281) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 192) && crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 1205964175) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 read_wait ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 1378259364) && (crc_init_out <= 3596028588) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 40) && (crc_idr_out <= 213) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 HRESETn ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 2844683859) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 3230579329) && (crc_out <= 4039666913) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 4) && (HSIZE <= 5) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS >= 1) && (HTRANS <= 2) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 479084857) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 224608026) ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS >= 1) && (HTRANS <= 2) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HSElx ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 2) && (crc_idr_out <= 77) && (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1443717036) ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 479084857) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1022335353) && (HADDR <= 2517329964) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 40) && (HRDATA <= 213) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 HWRITE ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 1378259364) && (crc_init_out <= 2179697155) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 49) && (crc_idr_out <= 102) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (bus_wr >= 20916482) && (bus_wr <= 2118700028) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 889457514) && (bus_wr <= 1352873889) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 3) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_poly_out >= 2674524734) && (crc_poly_out <= 4292199679) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 46)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (HWDATA >= 20916482) && (HWDATA <= 2118700028) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 1205964175) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 5) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 4099444456) ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (crc_init_out >= 2551982128) && (crc_init_out <= 4281948926) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1443717036) ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 read_wait ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (bus_wr >= 2718477380) && (bus_wr <= 2797974093)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 3) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HRDATA >= 69) && (HRDATA <= 106)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 176)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 131) && (crc_idr_out <= 138) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2899181145) && (crc_poly_out <= 3231643777) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 reset_pending ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 1) && (HSIZE <= 2) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 4) && (HSIZE <= 5) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 3230579329) && (crc_out <= 3535857829) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 69) && (HRDATA <= 76) ##2 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 4)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 2010601967) && (bus_wr <= 2718477380) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 2010601967) && (HWDATA <= 2718477380) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out >= 69) && (crc_idr_out <= 106)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 1436278187) && (crc_init_out <= 2179697155) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HCLK ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 69) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 131) && (HRDATA <= 138) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 3) && (HSIZE <= 4) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HWDATA >= 2010601967) && (HWDATA <= 2238209546)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3145817719) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 106) && (HRDATA <= 138) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 3535857829) && (crc_out <= 4039666913) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 reset_pending ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##3 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 1378259364) && (crc_init_out <= 2179697155) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 3)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 248065309) && (crc_init_out <= 1378259364) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HRESETn ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 1764417490) && (bus_wr <= 2010601967) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 crc_idr_en ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 2383645724) && (HADDR <= 2517329964) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 106) && (crc_idr_out <= 138) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2143420415) && (crc_init_out <= 2280158735) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HADDR >= 3697048760) && (HADDR <= 4201619700)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 198) && (crc_idr_out <= 249) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 1015132537) && (bus_wr <= 1205964175) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 2179697155) && (crc_init_out <= 2869000278) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_poly_out >= 2563440689) && (crc_poly_out <= 2601069110)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 2838229074) && (crc_out <= 3145817719) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (bus_wr >= 2010601967) && (bus_wr <= 2238209546)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 1022335353) && (HADDR <= 1506950067) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 3697048760) && (HADDR <= 3814667462) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HWRITE) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3384321171) ##2 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 1015132537) && (HWDATA <= 1205964175) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 1764417490) && (HWDATA <= 2010601967) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1022335353) && (HADDR <= 1104113539) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 69) && (crc_idr_out <= 76) ##2 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HWDATA >= 2718477380) && (HWDATA <= 2797974093)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 198) && (HRDATA <= 249) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2069565430) && (crc_poly_out <= 2098262522) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HWDATA >= 1205964175) && (HWDATA <= 1650790340)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2545869359) && (crc_poly_out <= 2563440689) ##2 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_out >= 1236541331) && (crc_out <= 1941524967)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_out >= 3316103819) && (crc_out <= 3317977739)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 69) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (bus_wr >= 1205964175) && (bus_wr <= 1650790340)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 buffer_full ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 HRESETn) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 3535857829) && (crc_out <= 3570230953) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 2531640877) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HADDR >= 2117771260) && (HADDR <= 2383645724)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2143420415) && (crc_init_out <= 2280158735) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 248065309) && (crc_init_out <= 1378259364) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 150) && (crc_idr_out <= 200) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 2) && (crc_idr_out <= 68) && (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 2838229074) && (crc_out <= 3535857829) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 198) && (HRDATA <= 249) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 345094441) && (bus_wr <= 1205964175) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 81) && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !buffer_full ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 255) && (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 632774475) && (HWDATA <= 1236448147) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 1) && (HTRANS <= 2) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 345094441) && (HWDATA <= 712461140) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 833184611) && (crc_poly_out <= 940512624) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 131) && (crc_idr_out <= 213) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HWRITE ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 632774475) && (HWDATA <= 990615414) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (crc_out >= 35648260) && (crc_out <= 3921763027) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (HSElx && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 198) && (crc_idr_out <= 249) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 3) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1659440581) && (crc_out <= 2104315898) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HADDR >= 1327360) && (HADDR <= 2201160198) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 632774475) && (bus_wr <= 990615414) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 198) ##1 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 2838229074) && (crc_out <= 3230579329) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 632774475) && (bus_wr <= 1236448147) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 1) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 345094441) && (bus_wr <= 712461140) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 3) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1477010864) && (crc_init_out <= 2764882505) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 3145817719) && (crc_out <= 3230579329) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 1) ##1 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 1506950067) && (HADDR <= 2517329964) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_init_out >= 32282371) && (crc_init_out <= 3967071448) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 345094441) && (HWDATA <= 1205964175) ##1 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) && buffer_full ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 131) && (HRDATA <= 213) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (crc_out >= 6805248) && (crc_out <= 2188632580) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 HRESETn ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HSElx ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 1649838532) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 1506950067) && (HADDR <= 2185495044) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1863677406) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1787692501) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1913980900) && (crc_poly_out <= 2447914019) && crc_idr_en ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2048673268) && (crc_out <= 2300767762) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745769031) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 148) && (crc_idr_out <= 200) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 40) && (HRDATA <= 46) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1506950067) && (HADDR <= 2383645724) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 362648875) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 1) ##3 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 198) && (crc_idr_out <= 249) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 138) && (crc_idr_out <= 196) && crc_idr_en ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1979114475) && (crc_init_out <= 2299985938) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 40) && (crc_idr_out <= 46) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2048673268) && (crc_out <= 2300767762) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2844683859) && (crc_poly_out <= 3607992494) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 69) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745769031) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HRESETn ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2383645724) && (HADDR <= 2517329964) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2738390598) && (HADDR <= 3105968242) && crc_idr_en ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 3145817719) && (crc_out <= 3230579329) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 138) && (HRDATA <= 196) && crc_idr_en ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HREADY ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 833184611) && (crc_poly_out <= 940512624) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 148) && (crc_idr_out <= 200) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 712461140) && (bus_wr <= 1205964175) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 712461140) && (HWDATA <= 1205964175) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1979114475) && (crc_init_out <= 2299985938) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 351516969) && (crc_poly_out <= 1492554161) ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 198) && (HRDATA <= 249) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 69) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2844683859) && (crc_poly_out <= 3607992494) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 362648875) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HCLK ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 76) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 185) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 2) && (crc_idr_out <= 84) && (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3384321171) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##4 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 2517329964) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HCLK ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (crc_out >= 6805248) && (crc_out <= 2144334847) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 1904036834) ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598) ##4 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1659440581) && (crc_out <= 1882204640) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) && (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 1236541331) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HADDR >= 1327360) && (HADDR <= 2004116974) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##4 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 2104315898) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1327360) && (HADDR <= 1851132380) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 reset_pending ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 76) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 362648875) && (bus_wr <= 1814000600) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##4 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (HADDR >= 1429399978) && (HADDR <= 2157685761) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364) ##4 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 196) && (crc_idr_out <= 213) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) && crc_idr_en ##4 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 76) ##2 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_size == 3) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_init_out >= 32282371) && (crc_init_out <= 3965330648) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 HCLK ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_idr_out >= 65) && (crc_idr_out <= 123) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 2) && (crc_idr_out <= 62) && (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##4 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2273974287) && crc_idr_en ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2810149454) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 69) && (HRDATA <= 76) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2810149454) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##4 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 69) && (crc_idr_out <= 76) ##2 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HTRANS >= 2) && (HTRANS <= 3) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) ##4 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_poly_out >= 2581675059) && (crc_poly_out <= 4292199679) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 362648875) && (HWDATA <= 1814000600) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 2) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_size == 3)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 1)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 196) && (HRDATA <= 213) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2545869359)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2517329964) && (HADDR <= 2531640877)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 131) && (crc_idr_out <= 138)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2273974287) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1236541331)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 1904036834) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 reset_pending) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !crc_idr_en) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 1)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1659440581) && (crc_out <= 1882204640)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 131) && (HRDATA <= 138)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 3145817719) && (crc_out <= 3570230953)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 213) && (HRDATA <= 249)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2179697155)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 131) && (HRDATA <= 138)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 196) && (crc_idr_out <= 213) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2383645724)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !crc_idr_en) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 131) && (crc_idr_out <= 138)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2531640877) && (HADDR <= 2738390598) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 196) && (HRDATA <= 213) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 213) && (crc_idr_out <= 249)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 reset_pending) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 196) && (crc_idr_out <= 213) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2273974287) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2116325884) && (crc_init_out <= 2815016527) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2531640877) && (HADDR <= 2738390598) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 213) && (HRDATA <= 249)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 3145817719) && (crc_out <= 3570230953)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 1904036834) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2844683859) && (crc_poly_out <= 3231643777)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2273974287) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2383645724)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2517329964) && (HADDR <= 2531640877)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_size == 3)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 0) && (HTRANS <= 1)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 0) && (HTRANS <= 1)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2273974287) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2179697155)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1236541331)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2545869359)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2116325884) && (crc_init_out <= 2815016527) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1659440581) && (crc_out <= 1882204640)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2844683859) && (crc_poly_out <= 3231643777)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 213) && (crc_idr_out <= 249)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2124799485) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2124799485) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2517329964) && (HADDR <= 2531640877) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (crc_out >= 35648260) && (crc_out <= 2098478586) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (bus_size == 3) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 0) ##3 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1882204640) && (crc_out <= 3145817719) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HTRANS >= 1) && (HTRANS <= 3) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 213) ##3 true) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2325040149) && (HWDATA <= 2931411549) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1887562209) && (bus_wr <= 2718477380) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) && (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 HWRITE ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1887562209) && (HWDATA <= 2718477380) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2325040149) && (bus_wr <= 2931411549) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1793912789) && (crc_init_out <= 2172157442) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1327360) && (HADDR <= 2201655302) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 3718331067) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3082300015) && (HADDR <= 3226060416) && crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2728705605) && (HRDATA <= 3378635922) && crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 3718331067) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2403768350) && (HWDATA <= 3718331067) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2403768350) && (bus_wr <= 3718331067) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2466064421) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2007119343) && (crc_poly_out <= 2283836944) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 612604745) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 4099444456) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (HWDATA >= 20916482) && (HWDATA <= 1678134216) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_idr_out >= 62) && (crc_idr_out <= 125) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (bus_wr >= 20916482) && (bus_wr <= 1751167440) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 192) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1443717036) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 3814667462) ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1443717036) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (crc_out >= 1532969398) && (crc_out <= 2126622717) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_idr_out >= 65) && (crc_idr_out <= 126) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1327713694) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 255) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1757499345) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 47) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 224608026) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 881775977) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1948785128) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (HWDATA >= 20916482) && (HWDATA <= 1751167440) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) && (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (crc_init_out >= 1683016136) && (crc_init_out <= 2842096722) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2007119343) && (crc_poly_out <= 2283836944) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 429640499) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 612604745) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1327713694) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 429640499) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 2104315898) ##1 (HADDR >= 2185495044) && (HADDR <= 2531640877) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 6115584) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 3814667462) ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) && (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (bus_wr >= 20916482) && (bus_wr <= 1678134216) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 224608026) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2172157442) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1899630562) && (HWDATA <= 3718331067) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1899630562) && (bus_wr <= 3718331067) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3491623072) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (crc_out >= 1632970690) && (crc_out <= 2816805967) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 48) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 1)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 HCLK ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1649107908) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 255) && HCLK ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 4) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (HSIZE >= 6) && (HSIZE <= 7) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 203) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 192) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 1)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 HREADY) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1664026566) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2930168925) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 (HSIZE == 1)) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 4)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 37) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 HSElx) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 !buffer_full && crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 7)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2930168925) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1557947833) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 6)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 reset_pending) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2137453566) && (crc_out <= 2858762836) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 HRESETn) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 0)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HWRITE) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 (HTRANS == 0)) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 88) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 7) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 !HRESETn && crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2181851652) && (crc_poly_out <= 2947286111) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 3)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 !read_wait ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3491623072) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1664026566) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 6) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3575428266) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3954243287) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2403768350) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 47) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 52) && (crc_idr_out <= 100) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2403768350) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1758267857) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1649107908) ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 !reset_pending && crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HWRITE ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 192)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 203)) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !HCLK) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 0) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 2838229074) && (crc_out <= 3570230953) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 3) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 118) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 0) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HSIZE >= 6) && (HSIZE <= 7) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HSElx && reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HWRITE && reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1248487316) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1887562209) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !read_wait && reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 106)) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 40) && (crc_idr_out <= 138) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 60) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 345094441) && (HWDATA <= 1205964175) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 196) && (crc_idr_out <= 213) ##1 (HADDR >= 2185495044) && (HADDR <= 2531640877) ##3 (HTRANS == 2)) |-> read_wait);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 HRESETn && reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 0) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2319833620) && (crc_init_out <= 2948985439) ##4 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1887562209) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 2838229074) && (crc_out <= 3570230953) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 49) ##1 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HTRANS == 3) && reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HRDATA == 106)) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (bus_size == 0) && reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 127910671) && (HWDATA <= 3962719448) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 2563440689) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS >= 2) && (HTRANS <= 3) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out == 100)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 127910671) && (bus_wr <= 3962719448) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1760339409) ##1 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HWRITE ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1760339409) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 HREADY && reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_size == 0) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 60) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 345094441) && (bus_wr <= 1205964175) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 1236541331) && (crc_out <= 3570230953) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 1) && (HSIZE <= 6) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 40) && (HRDATA <= 138) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 2)) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS >= 2) && (HTRANS <= 3) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (crc_out >= 1599621054) && (crc_out <= 2816805967) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1248487316) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 !read_wait ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (HADDR >= 2589261876) && (HADDR <= 4172019953) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 940512624) && (crc_poly_out <= 3231643777) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !read_wait ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 2179697155) && (crc_init_out <= 4161427184) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (crc_out >= 2018929648) && (crc_out <= 2188632580) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 612604745) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1969149930) && (bus_wr <= 3887297743) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 612604745) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4281299198) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1969149930) && (HWDATA <= 3887297743) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1501783987) && (crc_out <= 1948785128) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 83) && (crc_idr_out <= 166) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2561989681) && (crc_init_out <= 2641590842) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 203) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##3 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2738390598) && (HADDR <= 3814667462) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 196) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1248487316) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1248487316) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 196) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 1205964175) && (bus_wr <= 2010601967) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3596028588) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 !crc_poly_en) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 !HSElx) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !read_wait ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 203) ##2 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 6) ##3 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3145817719) && (crc_out <= 3570230953) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2303906322) && (crc_init_out <= 2874607702) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 read_wait ##2 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2383645724) && (HADDR <= 3697048760) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 2383645724) && (HADDR <= 2517329964) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 HSElx ##2 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 !HWRITE) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2899181145) && (crc_poly_out <= 3231643777) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HCLK ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 !HRESETn ##2 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HCLK ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HCLK ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 reset_pending ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2501056042) && (crc_poly_out <= 4292199679) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2069565430) && (crc_poly_out <= 3231643777) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 40) && (HRDATA <= 76) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !reset_pending ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 40) && (crc_idr_out <= 76) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 HRESETn ##1 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 40) ##3 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2160050177) && (crc_poly_out <= 4292199679) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 1) && (HSIZE <= 2) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 220) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2517329964) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 (HSIZE == 5) ##1 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 3) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 2) && (HSIZE <= 4) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 2179697155) && (crc_init_out <= 2869000278) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2545869359) && (crc_poly_out <= 4292199679) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 1) && (HSIZE <= 3) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 HREADY ##1 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 47) ##3 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 138) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 !reset_pending ##2 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 !crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 !reset_pending) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 (HTRANS == 0) ##1 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 3) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1887562209) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !HCLK ##2 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 !HRESETn) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 (HSIZE == 5)) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 1205964175) && (HWDATA <= 2010601967) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 2838229074) && (crc_out <= 3145817719) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 712461140) && (bus_wr <= 2718477380) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1887562209) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 2179697155) && (crc_init_out <= 3384321171) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2098262522) && (crc_poly_out <= 3231643777) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 crc_idr_en ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn ##3 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 HREADY ##2 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 712461140) && (HWDATA <= 2718477380) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (HSIZE >= 4) && (HSIZE <= 7) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HSElx ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##4 buffer_full) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1) ##3 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 4) ##2 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##3 reset_pending ##1 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##3 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA == 40) ##3 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 3607992494) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 3206612606) && (HWDATA <= 3873539789)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 6) && (HSIZE <= 7)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1327713694) && (HRDATA <= 1649107908) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 950241649) && (crc_poly_out <= 1327713694)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2930168925) && (HWDATA <= 3206612606) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 192) && (crc_idr_out <= 203)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 2561989681)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1327713694) && (crc_poly_out <= 1649107908) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 6115584) && (crc_out <= 506619708)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 37) && (crc_idr_out <= 47)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 429640499)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 793334622) && (crc_out <= 881775977)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 429640499)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 47) && (crc_idr_out <= 49) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 3206612606) && (bus_wr <= 3873539789)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 650580813) && (HADDR <= 2238315018) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2930168925) && (bus_wr <= 3206612606) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 1501783987) && (crc_out <= 1948785128)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1557947833) && (crc_init_out <= 1757499345) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 4)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 950241649) && (HRDATA <= 1327713694)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 2728705605) && (HRDATA <= 3378635922)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2930168925) && (HWDATA <= 3491623072) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2466064421) && (crc_init_out <= 2641590842) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2930168925) && (bus_wr <= 3491623072) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en && reset_pending) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 881775977) && (crc_out <= 1948785128) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2563440689) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 reset_pending ##3 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681) ##4 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3105968242) && (HADDR <= 3814667462) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HREADY) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##4 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 148) && (crc_idr_out <= 200) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 1) ##2 reset_pending) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) && crc_poly_en ##4 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2175083523) && (crc_poly_out <= 4292199679) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HWDATA >= 1947215336) && (HWDATA <= 2438894114) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2135888382) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3226060416) ##4 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 4) ##1 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##4 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 1436278187) && (crc_init_out <= 2269154318) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 69) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606) ##4 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 2179697155) && (crc_init_out <= 2269154318) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 3) && (HSIZE <= 4) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 196) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 1236541331) && (crc_out <= 1941524967) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 !HSElx ##3 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 2838229074) && (crc_out <= 3230579329) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && HCLK ##4 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 (HTRANS == 0) ##3 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !read_wait ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en && reset_pending ##4 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 HCLK ##3 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 46)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##4 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 69) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 !HRESETn ##3 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 2010601967) && (bus_wr <= 2718477380) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##1 !HREADY ##3 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en ##4 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 249) ##1 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##4 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HSElx ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 4161427184) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##4 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1501783987) ##4 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 469989688) && (HADDR <= 4286795007) && (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##4 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && HWRITE && crc_poly_en ##4 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 HSElx ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 1436278187) && (crc_init_out <= 2179697155) ##1 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 1) ##2 (HTRANS == 2)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3814667462) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 5)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##4 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2869000278) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 1) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##4 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606) ##4 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605) ##4 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 148) && (crc_idr_out <= 200) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2563440689) && (crc_poly_out <= 3231643777) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 196) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605) ##4 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2135888382) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 2053874164) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1659440581) && (crc_out <= 1882204640) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 1882204640) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (bus_wr >= 1947215336) && (bus_wr <= 2438894114) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##4 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 2010601967) && (HWDATA <= 2718477380) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (crc_poly_out >= 2593050677) && (crc_poly_out <= 4281299198) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 read_wait) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 1236541331) && (crc_out <= 3230579329) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2116325884) && (crc_init_out <= 4269773564) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 2053874164) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 (HSIZE >= 5) && (HSIZE <= 7) ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 2531640877) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1492554161) && (crc_poly_out <= 2208958983) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 3145817719) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 1) ##2 !HRESETn) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 3570230953) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && HWRITE && crc_poly_en ##4 true) |-> (HADDR >= 0) && (HADDR <= 2185495044));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2415393823) && (crc_poly_out <= 4281299198) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1422478761) && (crc_out <= 2137453566) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 2) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1953706472) && (crc_init_out <= 2337996822) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1953706472) && (crc_init_out <= 2337996822) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 196) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 213) && (crc_idr_out <= 249) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 1) ##1 !reset_pending ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (crc_poly_out >= 2472945190) && (crc_poly_out <= 4285641470) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 66) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) && crc_idr_en ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 213) ##3 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !reset_pending ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 2104315898) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 1) && HCLK ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 76) && (crc_idr_out <= 106) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 3) && (HSIZE <= 5) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 reset_pending ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2179697155) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2844683859) && (crc_poly_out <= 3231643777) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) ##2 (HWDATA >= 475177784) && (HWDATA <= 2718477380) ##2 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 138) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA == 69) ##3 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 196) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2738390598) && (HADDR <= 3814667462) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 196) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 69) ##3 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 213) && (HRDATA <= 249) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 3) ##2 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 2) && (HSIZE <= 3) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2372401690) && (crc_init_out <= 2556897840) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 2) && (HTRANS <= 3) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 0) ##3 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 3) && (HSIZE <= 4) ##2 reset_pending) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 48) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HWDATA >= 1840241115) && (HWDATA <= 2401085470) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3105968242) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 69) ##2 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 2) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 1) ##1 HREADY ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 138) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 196) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_idr_en ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 69) ##2 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (bus_wr >= 1840241115) && (bus_wr <= 2401085470) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 4) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 249) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##2 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> buffer_full);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 2) && (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 82) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719) ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HREADY ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 106) ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HSElx && crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2531640877) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 248065309) && (crc_init_out <= 3384321171) ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !read_wait ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2738390598) && (HADDR <= 3814667462) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##4 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2325040149) && (bus_wr <= 2931411549) ##3 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 940512624) && (crc_poly_out <= 3231643777) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HCLK && crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2810149454) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 248065309) && (crc_init_out <= 3384321171) ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !buffer_full && crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HREADY && crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 176) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 76) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 3) && crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 1) && (HSIZE <= 5) ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 4) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2810149454) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 138) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 3231643777) ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 106) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !reset_pending ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 69)) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 3535857829) ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 3535857829) ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !read_wait ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 1759463377) ##3 crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 2104315898) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HCLK ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 3) && crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2531640877) && (HADDR <= 3697048760) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2325040149) && (HWDATA <= 2931411549) ##3 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 76) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##4 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 1) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HRESETn && crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 2) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 196) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 52) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 106) ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 249) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2545869359) && (crc_poly_out <= 3231643777) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !reset_pending ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 3596028588) ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HREADY && crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 4161427184) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 106) ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 1882204640) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HSElx && crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HRESETn && crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HCLK ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 3596028588) ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 !HREADY) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 213) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 1) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 69)) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 3231643777) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 1) && (HSIZE <= 5) ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 3) ##1 (HTRANS == 2)) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 read_wait) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 106)) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) && HRESETn ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 46)) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 196) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 69) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 2) && (HSIZE <= 4) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 1) && (HTRANS <= 3) ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 198) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 buffer_full) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !buffer_full && crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 106) ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1659440581) && (crc_out <= 1882204640) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 5)) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HCLK ##1 (HTRANS == 1) ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 3) ##1 !HRESETn) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HCLK && crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 2)) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2844683859) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2844683859) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 3231643777) ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 76) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HREADY ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 2) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 249) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 !HWRITE ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 1) && (HTRANS <= 3) ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2318115860) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2318115860) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1863792606) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3814667462) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 712461140) ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745769031) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1015132537) && (bus_wr <= 1205964175) ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 69)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 69) ##2 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 0) ##3 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2869000278) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 106) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 1) ##1 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 69) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6) ##2 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 249) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 106)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1659440581) && (crc_out <= 1904036834) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3105968242) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HTRANS == 0)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 162)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn ##3 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2181851652) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2179697155) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 1236541331) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 1) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 crc_idr_en ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 213) ##3 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 1) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 5) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 170) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 712461140) ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1015132537) && (HWDATA <= 1205964175) ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 131) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA == 106) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 213) && (crc_idr_out <= 249) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1795666390) && (crc_out <= 2046365683) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA == 40) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2181851652) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 3) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 69) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 138) && (HRDATA <= 249) ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2844683859) && (crc_poly_out <= 3231643777) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 3105968242) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 138) && (crc_idr_out <= 249) ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1015132537) && (bus_wr <= 1205964175) ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 2531640877) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 138) && (HRDATA <= 249) ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !reset_pending && (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HREADY ##1 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) && crc_idr_en ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 46) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 HCLK) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 40) ##1 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 40) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 712461140) ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HRESETn ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 40) ##1 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HRDATA == 69)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HCLK ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 1) ##1 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 6)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 3570230953) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1795666390) && (crc_out <= 2046365683) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 1) && (HTRANS <= 2) ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HSElx ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1) ##3 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 90) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1015132537) && (HWDATA <= 1205964175) ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 !HREADY ##1 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 2517329964) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (HSIZE == 2)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2563440689) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 40) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HTRANS == 2) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1659440581) && (crc_out <= 1904036834) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 6) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1983287276) && (bus_wr <= 3962719448) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2447914019) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 3) ##2 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 213) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 !HREADY ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 2) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 3697048760) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 1) && (HTRANS <= 2) ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 106) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 2154808832));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 4) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2179697155) && (crc_init_out <= 3384321171) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HWDATA >= 2096901625) && (HWDATA <= 2820983376) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (bus_wr >= 2096901625) && (bus_wr <= 2820983376) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 buffer_full) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HRESETn ##1 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 2838229074) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6) ##2 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 249) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1513258420) && (crc_init_out <= 2735881286) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (bus_size >= 1) && (bus_size <= 2) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full ##2 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 40) ##1 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1424574889) && (crc_out <= 2137453566) ##2 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1983287276) && (HWDATA <= 3962719448) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA == 40) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 6) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 2) ##1 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1343978400) && (HWDATA <= 1986089964) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1343978400) && (bus_wr <= 1986089964) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HREADY ##1 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2284591632) && (HADDR <= 4285701886) && (bus_size == 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 1865691102));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 4) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 138) && (crc_idr_out <= 249) ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 249)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##3 crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HSElx ##2 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 2383645724) ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 3570230953) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HCLK ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 213) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HCLK ##1 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 40) ##1 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 3) && HREADY ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 2) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 213) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 0) ##3 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 712461140) ##1 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441) ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_idr_en ##4 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2517329964) && (HADDR <= 2531640877) ##4 (bus_size == 3)) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 213) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 366119723) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 366119723) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 366119723) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 366119723) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) && crc_poly_en ##4 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2337996822) && (crc_init_out <= 2564241457) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##3 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1780776404) && (crc_init_out <= 2153251840) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1887562209) && (HWDATA <= 2718477380) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##3 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1759463377) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3596028588) && (crc_init_out <= 4161427184) && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##3 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2531640877) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 1) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##3 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##3 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 213) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1343978400) && (HWDATA <= 1986089964) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !read_wait ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2116325884) && (crc_init_out <= 2780792395) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HCLK ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1343978400) && (bus_wr <= 1986089964) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##3 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##3 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##3 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##3 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1759463377) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1780776404) && (crc_init_out <= 2153251840) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##3 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##3 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1882204640) && (crc_out <= 3145817719) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2408836639) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 213) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3596028588) && (crc_init_out <= 4161427184) && crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##3 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 2) && (HTRANS <= 3) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !reset_pending ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##3 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##3 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##3 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2578700851) && (HADDR <= 4286795007) && (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##3 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##3 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HTRANS >= 1) && (HTRANS <= 2) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2531640877) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 1925356005) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##4 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1887562209) && (bus_wr <= 2718477380) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2563440689) && (crc_poly_out <= 2844683859) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 40) ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 1925356005) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HREADY ##2 true) |-> HREADY);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2517329964) && (HADDR <= 3697048760) ##2 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 2128465405) ##3 crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##3 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3192330364) && crc_idr_en ##3 (bus_size == 3) ##1 true) |-> reset_pending);
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 172) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2179697155) && (crc_init_out <= 2872364118) ##2 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 172) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 0)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 1)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 213)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 362648875) ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 138)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 138)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 131)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 3919152851) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 76)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 131)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 2)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 362648875) ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2340390934) && (bus_wr <= 3073717870) ##3 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 2)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 0)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 76)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 249)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 362648875) ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2141261311) && (crc_init_out <= 2678801471) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 362648875) ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##3 crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (bus_wr >= 1566169530) && (bus_wr <= 2712029763) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##3 crc_idr_en ##1 true) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 0)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 1)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 249)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1327360) && (HADDR <= 2165744642) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6)) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 213)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (HWDATA >= 1566169530) && (HWDATA <= 2712029763) ##3 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 0)) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2340390934) && (HWDATA <= 3073717870) ##3 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3378635922)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (bus_size == 1) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 203) && crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 2064802294) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3082300015)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3378635922)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 crc_poly_en ##3 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 506619708)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1501783987)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 2064802294) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3226060416)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 1509951924) && (crc_init_out <= 2706281026) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 (HSIZE == 1) && crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 255) && crc_poly_en ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 (HTRANS == 0) && crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 60) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 read_wait ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) && crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681)) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 60) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en && reset_pending) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 2128465405) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1479208880) && (crc_poly_out <= 2175083523) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1719032780) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2172157442) && (crc_init_out <= 2881264727) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2172157442) && (crc_init_out <= 2881264727) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2161627649) && (crc_init_out <= 2539928622) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 373070636) && (crc_out <= 4289536767) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 298507043) && (bus_wr <= 4292829951) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 298507043) && (HWDATA <= 4292829951) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2161627649) && (crc_init_out <= 2539928622) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1501783987) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 4099444456) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1757499345) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 385380141) && (crc_out <= 4289536767) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 39) && (crc_idr_out <= 85) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2238315018) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3226060416) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2466064421) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 148) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 612604745) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1443717036) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 192) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##3 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 203) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 47) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1443717036) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) && crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 612604745) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 138) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 4)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 192)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2840845906) && (HADDR <= 3276715142) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 37)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 124) ##4 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 7)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1557947833) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2930168925) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 0)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 650580813) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 47)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 6)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HWRITE) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !crc_poly_en) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 203)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2930168925) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3954243287) ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 5)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3)) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 612604745) && (HWDATA <= 722314582) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3226060416) && (HADDR <= 3445052058) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 468242231) && (HADDR <= 650580813) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2561989681) && (crc_init_out <= 2641590842) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2930168925) && (bus_wr <= 3206612606) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3575428266) && (crc_out <= 3954243287) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 881775977) && (crc_out <= 1501783987) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2930168925) && (HWDATA <= 3206612606) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 612604745) && (bus_wr <= 722314582) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 298507043) && (HWDATA <= 4292829951) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2325040149) && (bus_wr <= 2931411549) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1442784171) && (bus_wr <= 1650790340) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1865691102) && (HADDR <= 2480569383) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2137453566) && (crc_out <= 4289536767) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 124) ##2 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 3) && read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##4 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2325040149) && (HWDATA <= 2931411549) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1442784171) && (HWDATA <= 1650790340) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 298507043) && (bus_wr <= 4292829951) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2408836639) && (crc_out <= 4289536767) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1869080542) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2161355777) && (bus_wr <= 2829224017) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 80) && (crc_idr_out <= 163) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 2728705605) && (HRDATA <= 3378635922)) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922)) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2161355777) && (bus_wr <= 2829224017) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2161355777) && (HWDATA <= 2829224017) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2161355777) && (HWDATA <= 2829224017) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 3082300015) && (HADDR <= 3226060416)) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !crc_poly_en ##1 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2598159413) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 37) && (crc_idr_out <= 76) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 2066836982) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 1986081772) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 148) && (crc_idr_out <= 200) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 148) && (crc_idr_out <= 200) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 2066836982) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 5) ##1 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 1986081772) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 144) && (crc_idr_out <= 199) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 144) && (crc_idr_out <= 199) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##3 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2598159413) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 2063837174) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3378635922) ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HTRANS == 0) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3378635922) ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 506619708) ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2321201172) && (bus_wr <= 2930168925) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##4 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2224007689) && (crc_out <= 4285778686) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1939529191) && (crc_out <= 2418929696) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2321201172) && (HWDATA <= 2930168925) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2128465405) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270) ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282) ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270) ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 124) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 2063837174) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 203) && crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3082300015) ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 299600163) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 299600163) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2116754428) && (bus_wr <= 4292829951) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2116754428) && (HWDATA <= 4292829951) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 201) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 4292199679) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 201) && (crc_idr_out <= 255) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2561989681) && (crc_init_out <= 2641590842) && crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3226060416) && (HADDR <= 3445052058) && crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 881775977) && (crc_out <= 1501783987) && crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 1757499345) && (crc_init_out <= 2466064421) ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 37) && crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2202308614) && (crc_poly_out <= 2923929692) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1422478761) && (crc_out <= 2137453566) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 HCLK && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 !HREADY && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (bus_size >= 0) && (bus_size <= 1) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) && (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 !read_wait && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 !HSElx && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) && HCLK ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 (HSIZE == 5)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 (HTRANS == 0)) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 !crc_poly_en) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 !reset_pending) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 330061607) && (crc_init_out <= 4288370943) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2451977252) && (HADDR <= 3361848464) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2372401690) && (crc_init_out <= 4245107962) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 HREADY) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 2236613130) && (HADDR <= 4285701886) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 255) && (crc_out >= 5741312) && (crc_out <= 2126777853) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 !HRESETn) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3139514998) && (HADDR <= 3734439101) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 2) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en && read_wait ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 buffer_full && crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 (HTRANS == 3) && crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 (HTRANS == 0) ##1 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 !read_wait ##1 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 !buffer_full ##1 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 !HSElx ##1 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 450374965) && (crc_poly_out <= 4292199679) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 HCLK ##1 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2325040149) && (bus_wr <= 2931411549) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 !HWRITE && crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2325040149) && (HWDATA <= 2931411549) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2160050177) && (crc_poly_out <= 2732671557) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 !HCLK && crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 !HRESETn && crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##1 reset_pending ##1 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##4 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 185) && (crc_idr_out <= 255) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (HSIZE == 3) ##1 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2442167843) && (crc_init_out <= 4211968758) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 82) && (crc_idr_out <= 165) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 2865358933) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2408538143) && (HWDATA <= 4292829951) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2408538143) && (bus_wr <= 4292829951) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 69) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1648760772) && (HADDR <= 2517329964) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3145817719) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2318115860) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2318115860) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 362648875) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2318115860) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2318115860) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 2104315898) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 69) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 362648875) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2318115860) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2318115860) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2810149454) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3226060416)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 208) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 HCLK ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2810149454) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 612604745)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2238315018)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1443717036) && (HWDATA <= 1983287276) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1557947833)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1758267857)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 6) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2930168925)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1948785128)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 650580813)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2665289789) && (crc_poly_out <= 3074208878) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1546170808) && (crc_init_out <= 2758076488) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1443717036) && (bus_wr <= 1983287276) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 468242231)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2466064421)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3445052058)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 450374965) && (crc_poly_out <= 4292199679) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3491623072)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 read_wait ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3491623072)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 612604745)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2810149454) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2810149454) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2930168925)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 3202380413) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842)) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 1)) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 0)) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !HCLK) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HWRITE) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 385380141) && (crc_out <= 4289536767) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1788404181) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2465992741) && (crc_init_out <= 4245107962) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 203)) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 4)) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2596808245) && (crc_out <= 4285778686) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2118700028) && (HWDATA <= 4271696125) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2160050177) && (crc_poly_out <= 2816887887) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 432855347) && (HADDR <= 4285701886) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2118700028) && (bus_wr <= 4271696125) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3139514998) && (HADDR <= 3466655901) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 201) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2070564342) && (crc_init_out <= 4245107962) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 201) && (crc_idr_out <= 255) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 548879681) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 391636782) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 391636782) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 548879681) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3226060416) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1) ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1501783987) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##3 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 !HSElx ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 47) ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 461857079) && (HADDR <= 4285701886) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 6) ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 58) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2099987450) && (crc_init_out <= 4245107962) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 192) ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2033215986) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_init_out >= 2099987450) && (crc_init_out <= 4211968758) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3) ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) && crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2033215986) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3445052058) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2137453566) && (crc_out <= 4289536767) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 429640499) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 62) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##1 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 881775977) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2426887713) && (crc_out <= 4289536767) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (HADDR >= 489758522) && (HADDR <= 4285701886) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 429640499) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) && crc_poly_en ##3 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##1 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1479208880) && (crc_poly_out <= 2161552897) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2462084645) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2160050177) && (crc_poly_out <= 3166379129) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 132) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) && (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) && (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1824506329) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1824506329) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 745648984) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2367267354) && (bus_wr <= 4271696125) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 745648984) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 745648984) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##2 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 745648984) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 129) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2367267354) && (HWDATA <= 4271696125) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##1 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537)) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2066836982) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2412317727) && (HADDR <= 2638193210) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2066836982) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2733152325) && (HWDATA <= 4292829951) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2733152325) && (bus_wr <= 4292829951) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1529345462) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 53864198) && (crc_out <= 4092382951) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1529345462) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2426887713) && (crc_out <= 4289536767) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) && (crc_init_out >= 1568300986) && (crc_init_out <= 2730391109) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 58) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745769031) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1445745068) && (HADDR <= 2201655302) ##1 crc_idr_en ##3 true) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) && HCLK ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##1 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1445745068) && (HADDR <= 2201655302) ##1 crc_idr_en ##3 true) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2405267998) && (crc_out <= 4289536767) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745218119) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) && (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 1) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1762553810) && (HADDR <= 2165744642) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) && (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 186) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1349185440) && (HADDR <= 1915481060) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) && (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1425979305) && (HADDR <= 2165744642) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2168501250) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_idr_en ##2 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 180) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2318115860) && (bus_wr <= 4292829951) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2318115860) && (HWDATA <= 4292829951) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 184) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 451150645) && (bus_wr <= 892165482) ##2 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1762553810) && (HADDR <= 2165744642) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 451150645) && (HWDATA <= 892165482) ##2 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 7941888) && (crc_out <= 4078759142) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1429399978) && (HADDR <= 2177342467) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 123) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 501763899) && (bus_wr <= 990615414) ##2 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2255374348) && (HADDR <= 4278350590) && (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 501763899) && (HWDATA <= 990615414) ##2 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1762553810) && (HADDR <= 2462084645) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 86) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 crc_poly_en ##1 true) |-> HWRITE);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 (crc_idr_out == 249)) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) && (crc_out >= 6115584) && (crc_out <= 2258143757) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) && (crc_out >= 6115584) && (crc_out <= 2224007689) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en ##3 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 69) ##1 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 53864198) && (crc_out <= 3995871452) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 1) ##2 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 !reset_pending) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 40) ##2 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 HREADY) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HREADY ##2 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 read_wait) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_init_out >= 2234594314) && (crc_init_out <= 4281948926) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 40) ##2 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 !HRESETn) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en && read_wait ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3995871452) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && HCLK && crc_idr_en ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##1 (HTRANS == 0) ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##4 (HTRANS == 3)) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##4 (HSIZE == 4)) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##2 HCLK ##2 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en && reset_pending ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_out >= 1451422125) && (crc_out <= 2144334847) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##2 HSElx ##2 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en && reset_pending ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && !HSElx && crc_idr_en ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##1 reset_pending ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##1 !HRESETn ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && HWRITE && crc_idr_en ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 (HTRANS == 0) && crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##1 HCLK ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##3 !HSElx ##1 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##4 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##1 !HSElx ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 (HSIZE == 1) && crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##2 !reset_pending ##2 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##1 !HREADY ##1 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##4 !HSElx) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##3 !HWRITE ##1 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##3 crc_idr_en ##1 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 298507043) && (HWDATA <= 4292829951) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 read_wait ##3 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 HSElx ##3 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 !HCLK ##3 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##3 (bus_size == 0)) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 4093058279) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1856207325) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 !HWRITE ##3 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6) ##3 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 buffer_full ##3 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##1 (HTRANS == 2) ##3 true) |-> HCLK);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 298507043) && (bus_wr <= 4292829951) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2145398271) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2200378886) && (crc_init_out <= 2788591692) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1477757872) ##4 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1477757872) ##4 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1477757872) ##4 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1477757872) ##4 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2371377178) && (crc_init_out <= 2948985439) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1015132537) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1015132537) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1015132537) ##3 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1015132537) ##3 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##1 (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1420327337) && (crc_out <= 2188632580) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1793912789) && (crc_init_out <= 2172157442) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2733152325) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2733152325) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2733152325) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2733152325) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1529345462) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1529345462) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1529345462) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1529345462) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 266792223) && (bus_wr <= 1646027204) ##4 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 266792223) && (HWDATA <= 1646027204) ##4 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 266792223) && (bus_wr <= 1646027204) ##4 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 266792223) && (HWDATA <= 1646027204) ##4 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && (crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 crc_poly_en ##2 true) |-> HSElx);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 49) && (crc_idr_out <= 93) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1411872680) && (crc_poly_out <= 2175083523) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1424574889) && (crc_out <= 2137453566) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 2238315018) && (HADDR <= 4099444456) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out >= 38) && (crc_idr_out <= 203)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 6115584) && (crc_out <= 1948785128) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 54) && (crc_idr_out <= 101) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 950241649) && (HRDATA <= 3875271885) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 1) && (HSIZE <= 6) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 1922727909) && (HADDR <= 4058817251) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 950241649) && (crc_poly_out <= 3875271885) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 3206612606) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 3206612606) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 650580813) && (HADDR <= 4099444456) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_out >= 506619708) && (crc_out <= 4174633201) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1015132537) ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1015132537) ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1015132537) ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1015132537) ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 buffer_full) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3082300015) && (HADDR <= 4099444456) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HCLK ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HTRANS == 0) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS >= 0) && (HTRANS <= 1) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out >= 0) && (crc_idr_out <= 100) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1424574889) && (crc_out <= 2144334847) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 1443717036) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 1443717036) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 4) && (HSIZE <= 7) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 1327713694) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 6115584) && (crc_out <= 881775977) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 590355270) && (bus_wr <= 1443717036) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 590355270) && (HWDATA <= 1443717036) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HSElx ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 1) && (crc_idr_out <= 251) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 3933611732) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 !crc_poly_en) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 buffer_full ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 !reset_pending) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3082300015) && (HADDR <= 4099444456) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (bus_wr >= 590355270) && (bus_wr <= 1442784171)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_poly_out >= 950241649) && (crc_poly_out <= 1693137353)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 !HSElx) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 1501783987) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HRDATA >= 950241649) && (HRDATA <= 1693137353)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 4) && (HSIZE <= 6) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out >= 38) && (crc_idr_out <= 100)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !read_wait ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE >= 4) && (HSIZE <= 6) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HWDATA >= 590355270) && (HWDATA <= 1442784171)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 !HWRITE) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 !HRESETn) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS >= 0) && (HTRANS <= 1) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 3624399536) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !HRESETn ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 reset_pending ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1420327337) && (HRDATA <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 4) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1420327337) && (crc_out <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 12047105) && (crc_init_out <= 3912571602) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 3861888716) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 3972982489) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 49) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HREADY ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 0) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 3082300015) && (HADDR <= 4058817251) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_out >= 506619708) && (crc_out <= 1948785128) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HREADY ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 3919152851) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2099527674) && (HADDR <= 2662392893)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 58) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 298507043) && (HWDATA <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 298507043) && (bus_wr <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HRESETn ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 950241649) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 5) && (HSIZE <= 7) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 950241649) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 881775977) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 224608026) && (HRDATA <= 1327713694) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 722314582) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HREADY ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 722314582) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3082300015) && (HADDR <= 3445052058) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !reset_pending ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (bus_wr >= 590355270) && (bus_wr <= 1442784171) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 417886513) && (crc_init_out <= 1757499345) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HWDATA >= 590355270) && (HWDATA <= 1442784171) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en && reset_pending ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !buffer_full ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_out >= 3052993131) && (crc_out <= 4221548791)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 0) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3082300015) && (HADDR <= 3445052058) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_poly_out >= 1327713694) && (crc_poly_out <= 1693137353)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 950241649) && (HRDATA <= 1693137353) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HRDATA >= 1327713694) && (HRDATA <= 1693137353)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 950241649) && (crc_poly_out <= 1693137353) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 49) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 read_wait) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2466064421) && (crc_init_out <= 2641590842) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en && read_wait ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 read_wait ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE >= 4) && (HSIZE <= 5) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 0) && (crc_idr_out <= 47) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 956903282) && (crc_init_out <= 1757499345) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 2641590842) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 !HCLK) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !crc_poly_en ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2168501250) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HRESETn ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 reset_pending ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 2728705605) && (HRDATA <= 3875271885) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (bus_wr >= 3206612606) && (bus_wr <= 3873539789) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HSElx ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HWDATA >= 3206612606) && (HWDATA <= 3873539789) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out >= 0) && (crc_idr_out <= 47) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_init_out >= 2466064421) && (crc_init_out <= 3624399536) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_out >= 1501783987) && (crc_out <= 3052993131) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (bus_wr >= 3206612606) && (bus_wr <= 3873539789) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !buffer_full ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HWDATA >= 3206612606) && (HWDATA <= 3873539789) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3875271885) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2144121855) && (crc_out <= 4268438780) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 429640499) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 429640499) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 612604745) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 950241649) && (crc_poly_out <= 1327713694) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 6115584) && (crc_out <= 506619708) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 950241649) && (HRDATA <= 1327713694) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3673380533) && (HADDR <= 4099444456) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 37) && (crc_idr_out <= 47) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 192) && (crc_idr_out <= 203) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 203) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 612604745) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 793334622) && (crc_out <= 881775977) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 6) && (HSIZE <= 7) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 3206612606) && (bus_wr <= 3873539789) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HWDATA >= 1386303909) && (HWDATA <= 1442784171)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 3673380533) && (HADDR <= 4058817251) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !crc_poly_en ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_poly_out >= 3378635922) && (crc_poly_out <= 3875271885)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 5) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 1327713694) && (HRDATA <= 1693137353) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (bus_wr >= 3658669748) && (bus_wr <= 3873539789)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 1922727909) && (HADDR <= 2238315018) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out >= 94) && (crc_idr_out <= 100)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 3206612606) && (HWDATA <= 3873539789) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_init_out >= 3624399536) && (crc_init_out <= 4032408800)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 1922727909) && (HADDR <= 2238315018) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 650580813) && (HADDR <= 2238315018) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HADDR >= 2884157527) && (HADDR <= 3082300015)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_init_out >= 417886513) && (crc_init_out <= 956903282)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 94) && (crc_idr_out <= 100) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_out >= 506619708) && (crc_out <= 793334622) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 1501783987) && (crc_out <= 1948785128) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 1327713694) && (HRDATA <= 1693137353) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 !HREADY) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 5) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out >= 94) && (crc_idr_out <= 100) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1327713694) && (crc_poly_out <= 1649107908) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2561989681) && (crc_init_out <= 2641590842) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1557947833) && (crc_init_out <= 1757499345) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_out >= 506619708) && (crc_out <= 793334622)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 read_wait ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HWDATA >= 3658669748) && (HWDATA <= 3873539789)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !HCLK ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_out >= 3052993131) && (crc_out <= 4174633201) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out >= 38) && (crc_idr_out <= 47) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 2561989681) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_poly_out >= 1327713694) && (crc_poly_out <= 1482210736)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 2728705605) && (HRDATA <= 3378635922) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1327713694) && (HRDATA <= 1649107908) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 3) && (HSIZE <= 4) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_out >= 1948785128) && (crc_out <= 3052993131)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 1327713694) && (crc_poly_out <= 1693137353) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1501783987) && (crc_out <= 1948785128) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_out >= 4174633201) && (crc_out <= 4221548791)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_init_out >= 2395644445) && (crc_init_out <= 2466064421)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 1327713694) && (crc_poly_out <= 1693137353) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (bus_wr >= 1386303909) && (bus_wr <= 1442784171)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 47) && (crc_idr_out <= 49) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3082300015) && (HADDR <= 3226060416) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 3673380533) && (HADDR <= 4099444456) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out >= 38) && (crc_idr_out <= 47)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HRDATA >= 1327713694) && (HRDATA <= 1482210736)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 192) && (crc_idr_out <= 203) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out >= 158) && (crc_idr_out <= 203)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 417886513) && (crc_init_out <= 956903282) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HADDR >= 3673380533) && (HADDR <= 4058817251)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HADDR >= 1922727909) && (HADDR <= 2238315018)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HRDATA >= 3378635922) && (HRDATA <= 3875271885)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 873216) && (crc_poly_out <= 2160050177) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 4) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 1) && (HSIZE <= 3) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_init_out >= 2466064421) && (crc_init_out <= 2561989681) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 2728705605) && (HRDATA <= 3378635922) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 2728705605) && (HRDATA <= 3378635922) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2930168925) && (HWDATA <= 3206612606) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 3082300015) && (HADDR <= 3226060416) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2930168925) && (bus_wr <= 3206612606) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 3082300015) && (HADDR <= 3226060416) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HWRITE ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1865691102) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1343978400) && (HWDATA <= 1986089964) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1343978400) && (bus_wr <= 1986089964) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2480008231) && (crc_out <= 4289536767) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2191193605) && (crc_out <= 4268438780) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 612604745) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 203) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 6) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 4) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 7) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2466064421) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2238315018) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 47) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 203) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 37) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 4099444456) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 192) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1757499345) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !crc_poly_en ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 192) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 612604745) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 5) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1443717036) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1443717036) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !read_wait) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 39) && (crc_idr_out <= 107)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 HWRITE) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 1690844617) && (crc_init_out <= 4140011245)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_poly_out >= 340057896) && (crc_poly_out <= 899729771)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !reset_pending) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !HCLK ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out == 100) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HTRANS == 1)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 650580813) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out == 100)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 1) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1501783987) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3226060416) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 0) ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out == 47) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out == 203) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (HTRANS == 3)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2930168925) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HWRITE ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 118) && (crc_idr_out <= 184) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3954243287) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 3) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out == 203)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 6) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 47) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1557947833) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 4) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 192) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2930168925) ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 4) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 6) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out == 47)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out == 38)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 (crc_idr_out == 158)) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) && crc_poly_en ##4 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HTRANS == 3) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out == 38) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (HSElx && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 3) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out == 0) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HWRITE ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 1) ##1 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 0) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 1) ##2 true) |-> (HSIZE >= 3) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 12910337) && (crc_poly_out <= 1649838532) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (HREADYOUT ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##3 crc_idr_en) |-> (HADDR >= 2479822375) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 buffer_full) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 544641344) && (crc_out <= 2188632580)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HREADYOUT) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 0)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE >= 0) && (HSIZE <= 2)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HSElx) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HRESETn) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HCLK) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 544641344) && (HRDATA <= 2188632580)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1820350425) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1820350425) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1820350425) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1820350425) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2667049021) && (HWDATA <= 3158709368)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2667049021) && (bus_wr <= 3158709368)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2667049021) && (HWDATA <= 3158709368)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2667049021) && (bus_wr <= 3158709368)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 175018772) && (HWDATA <= 967574387) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1420327337) && (HRDATA <= 2525290541) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en && reset_pending ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 1702467530) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2965171809) && (HRDATA <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3502935201) && (HADDR <= 3964712152) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1420327337) && (crc_out <= 2525290541) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2965171809) && (crc_out <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 175018772) && (bus_wr <= 967574387) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2160050177) && (crc_poly_out <= 4292199679) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1529345462) && (bus_wr <= 2033215986) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 4143872) && (HWDATA <= 1824506329) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 4143872) && (bus_wr <= 1824506329) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 4143872) && (HWDATA <= 1824506329) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 4143872) && (bus_wr <= 1824506329) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1529345462) && (HWDATA <= 2033215986) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 1759463377) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 2102827002) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3257313924) && (HADDR <= 4286795007) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 12047105) && (crc_init_out <= 2059839477) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3297383049) && (HADDR <= 4282113278) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 7) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1377050020) && (bus_wr <= 2095072761) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1377050020) && (HWDATA <= 2095072761) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1386303909) && (HWDATA <= 2142278655) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1386303909) && (bus_wr <= 2142278655) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2144121855) && (crc_out <= 2858762836) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 4143872) && (bus_wr <= 1840241115) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 4143872) && (HWDATA <= 1840241115) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 4143872) && (HWDATA <= 1840241115) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 4143872) && (bus_wr <= 1840241115) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1008792440) && (HWDATA <= 2142278655) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1008792440) && (bus_wr <= 2142278655) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1843772379) && (crc_out <= 2525290541)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 1843772379) && (HRDATA <= 2525290541)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 3411837078) && (HRDATA <= 3820465863)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 1419705769) && (bus_wr <= 1689915337)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 3411837078) && (crc_out <= 3820465863)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 200) && (crc_idr_out <= 254)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 1419705769) && (HWDATA <= 1689915337)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 2) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 39) && (crc_idr_out <= 59)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 3659963060) && (crc_init_out <= 4140011245)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_poly_out >= 1698942922) && (crc_poly_out <= 4050057954)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS >= 2) && (HTRANS <= 3)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2621322808) && (crc_out <= 4268438780) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2539428910) && (crc_out <= 4268438780) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2765772361) && (crc_poly_out <= 4247315706) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3659963060) && (crc_init_out <= 4140011245) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2188632580) && (crc_out <= 2965171809) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_write_en ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1690844617) && (crc_init_out <= 2732990533) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 200) && (crc_idr_out <= 254) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3411837078) && (crc_out <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 679719249) && (HADDR <= 1560649146) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 39) && (crc_idr_out <= 59) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1419705769) && (bus_wr <= 1689915337) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 3411837078) && (HRDATA <= 3820465863) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2188632580) && (HRDATA <= 2965171809) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1419705769) && (HWDATA <= 1689915337) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 53864198) && (crc_out <= 1961783785) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 2718477380) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1290917785) && (HWDATA <= 1678134216) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1290917785) && (bus_wr <= 1678134216) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 2718477380) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 117) && (crc_idr_out <= 251) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 962595186) && (bus_wr <= 1529345462) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 962595186) && (HWDATA <= 1529345462) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2168501250) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2172157442) && (crc_init_out <= 2881264727) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2161627649) && (crc_init_out <= 2872364118) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 109) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 242) && (crc_idr_out <= 254)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 3)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 98) && (crc_idr_out <= 107)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 1843772379) && (HRDATA <= 2188632580)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HREADY) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 56) && (crc_idr_out <= 59)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1843772379) && (crc_out <= 2188632580)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 2483648040) && (HWDATA <= 3499468961)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 544641344) && (crc_out <= 1420327337)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 2483648040) && (bus_wr <= 3499468961)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 4)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_poly_out >= 1698942922) && (crc_poly_out <= 2765772361)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 544641344) && (HRDATA <= 1420327337)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 2)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2168501250) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2525290541) && (HRDATA <= 2965171809) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3411837078) && (crc_out <= 3561717928) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 3411837078) && (HRDATA <= 3561717928) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_write_en ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 4050057954) && (crc_poly_out <= 4247315706) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1843772379) && (HRDATA <= 2188632580) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 60) && (crc_idr_out <= 121) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2525290541) && (crc_out <= 2965171809) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1698942922) && (crc_poly_out <= 2765772361) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 59) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 632774475) && (HWDATA <= 967574387) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 201563416) && (crc_init_out <= 355448106) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 107) && (crc_idr_out <= 152) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1843772379) && (crc_out <= 2188632580) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2188632580) && (crc_out <= 2525290541) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 632774475) && (bus_wr <= 967574387) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1420327337) && (crc_out <= 1843772379) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 242) && (crc_idr_out <= 254) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1420327337) && (HRDATA <= 1843772379) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 152) && (crc_idr_out <= 200) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2188632580) && (HRDATA <= 2525290541) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2172157442) && (crc_init_out <= 2881264727) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1441310123) && (HADDR <= 2135481342) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 199) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3395517588) && (HADDR <= 3842390730) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 52) && (crc_idr_out <= 101) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3214152319) && (HADDR <= 3572596905) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 184) && (crc_idr_out <= 251) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 50) && (crc_idr_out <= 93) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 7941888) && (crc_out <= 1974676971) && (crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 (HSIZE >= 0) && (HSIZE <= 3) ##2 crc_idr_en) |-> (HSIZE >= 4) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 83) && (crc_idr_out <= 167) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2905820762) && (HADDR <= 3592626860) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 56)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 98)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 39)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 0)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 1)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1824506329) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 2)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 242)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1824506329) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 1670938055) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 107)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 254)) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 1670938055) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2583999028) && (bus_wr <= 4292829951) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3257313924) && (HADDR <= 3766247104) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2833569873) && (HADDR <= 3514622114) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2859747924) && (crc_init_out <= 3888227535) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2583999028) && (HWDATA <= 4292829951) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 251) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 56) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2300163090) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 1625161665) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3411837078) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3820465863) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1843772379) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_write_en ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 1625161665) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2525290541) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2965171809) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2188632580) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 200) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2525290541) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3411837078) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 107) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3561717928) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3820465863) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 242) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2188632580) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1420327337) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1843772379) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1420327337) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2965171809) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 152) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 152) && (crc_idr_out <= 203) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 39) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 254) && buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3561717928) ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2598159413) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##2 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 188) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 121) && (crc_idr_out <= 185) ##3 buffer_write_en ##1 true) |-> (bus_size >= 0) && (bus_size <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 39102212) && (crc_init_out <= 1861366749) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_out >= 224512) && (crc_out <= 2200274438) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2158326785) && (crc_poly_out <= 4292199679) ##1 (crc_out >= 224512) && (crc_out <= 2137453566) ##1 crc_poly_en ##2 true) |-> (crc_out >= 2171160066) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 47662341) && (bus_wr <= 2086102520) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 47662341) && (HWDATA <= 2086102520) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 47662341) && (HWDATA <= 2086102520) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 47662341) && (bus_wr <= 2086102520) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1788404181) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 78) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 1807686615)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 1807686615)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1370663843) && (bus_wr <= 1807686615)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1370663843) && (HWDATA <= 1807686615)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 4143872) && (HWDATA <= 2118700028) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 4143872) && (HWDATA <= 2118700028) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 4143872) && (bus_wr <= 2118700028) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 4143872) && (bus_wr <= 2118700028) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (HWDATA >= 2401085470) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (bus_wr >= 2401085470) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1983287276) && (HWDATA <= 2521746476)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1983287276) && (HWDATA <= 2521746476)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1983287276) && (bus_wr <= 2521746476)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2701585474) && (bus_wr <= 3181695611)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2701585474) && (bus_wr <= 3181695611)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2701585474) && (HWDATA <= 3181695611)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2701585474) && (HWDATA <= 3181695611)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1983287276) && (bus_wr <= 2521746476)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1759463377) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##4 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##4 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##4 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##4 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##4 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1398872486) && (crc_init_out <= 1929491430)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 78) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##2 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 39102212) && (crc_init_out <= 2161627649) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##4 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3596028588)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 1824506329));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1788404181) && (crc_init_out <= 2221406216)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3202196093) && (bus_wr <= 3670640309)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3202196093) && (HWDATA <= 3670640309)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3202196093) && (HWDATA <= 3670640309)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3202196093) && (bus_wr <= 3670640309)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##3 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##1 crc_idr_en) |-> (crc_init_out >= 2442167843) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 255) ##4 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1892128737) && (crc_init_out <= 2428647969) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##4 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##4 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##4 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##4 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2551181872) && (crc_init_out <= 4288370943) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1760339409) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 269794592) && (HWDATA <= 1538184631) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 269794592) && (bus_wr <= 1538184631) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2185495044) && (HADDR <= 4285701886) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 2124799485) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 2124799485) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4281948926) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2119881212) && (crc_init_out <= 4281948926) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 873216) && (crc_poly_out <= 1856207325) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1666946502) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1666946502) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1840241115) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1840241115) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 133) && (crc_idr_out <= 195) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1833950170) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 148) && (crc_idr_out <= 200) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 126) && (crc_idr_out <= 189) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1863677406) ##3 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 124) && (crc_idr_out <= 188) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 69) && (crc_idr_out <= 249)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HREADY) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 69) && (HRDATA <= 249)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 475177784) && (bus_wr <= 2718477380)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 475177784) && (HWDATA <= 2718477380)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 201) && (crc_idr_out <= 255) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1984638956) && (crc_init_out <= 3596028588) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 3145817719) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 3570230953) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1648760772) && (HADDR <= 3697048760) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 4) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2468806694) && (HADDR <= 4285701886) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 213) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2470967334) && (HADDR <= 4285701886) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HREADY && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !buffer_full ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 3231643777)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HRESETn) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2318115860) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2318115860) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 129) && (crc_idr_out <= 255) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 3384321171) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HSElx && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3596028588) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1913980900) && (crc_poly_out <= 2844683859) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 2) && (HSIZE <= 4) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2415961120) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2413337119) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HCLK ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 69) && (HRDATA <= 138)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2545869359) && (crc_poly_out <= 3231643777) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 69) && (crc_idr_out <= 138)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HCLK) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !crc_idr_en) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 40) && (HRDATA <= 131) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 40) && (crc_idr_out <= 131) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !buffer_full) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 3607992494) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1882204640) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 475177784) && (HWDATA <= 1205964175)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 475177784) && (bus_wr <= 1205964175)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2023628785) && (crc_init_out <= 2288780816) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745769031) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1913980900) && (crc_poly_out <= 2563440689) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 610048) && (crc_poly_out <= 2161552897) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 168) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1869080542) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4281948926) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !read_wait ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2531640877) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2161627649) && (crc_init_out <= 2539928622) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2718477380) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2718477380) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 82) && (crc_idr_out <= 166) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HSElx ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HWRITE ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2161552897) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 read_wait) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2545869359) && (crc_poly_out <= 2844683859) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1887562209) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 40) && (crc_idr_out <= 76) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 3230579329) && (crc_out <= 3570230953)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 40) && (HRDATA <= 76) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1887562209) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS >= 1) && (HTRANS <= 2)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HWRITE) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HSElx) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 3) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 2104315898) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 1882204640) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2179697155) && (crc_init_out <= 2876000854) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 2531640877) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 39102212) && (crc_init_out <= 1861366749) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2273974287) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !crc_idr_en ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 196) && (crc_idr_out <= 213) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3145817719) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 196) && (HRDATA <= 213) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2765772361) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 reset_pending ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 69) && (HRDATA <= 76) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 3697048760) && (HADDR <= 3814667462) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 69) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 69) && (crc_idr_out <= 76) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 1904036834) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 69) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3292922504) && (crc_init_out <= 3384321171) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1554100665) && (crc_poly_out <= 2765772361) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2273974287) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1788404181) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 95) && (crc_idr_out <= 143) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 106) && (crc_idr_out <= 138)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 1)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 reset_pending) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 198) && (HRDATA <= 249)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 475177784) && (HWDATA <= 712461140)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 1236541331)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 2383645724)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 198) && (crc_idr_out <= 249)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 248065309) && (crc_init_out <= 1378259364)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 2838229074) && (crc_out <= 3145817719) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 475177784) && (bus_wr <= 712461140)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 69) && (crc_idr_out <= 76)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 1015132537) && (bus_wr <= 1205964175)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 69) && (HRDATA <= 76)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 3)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1887562209) && (bus_wr <= 2718477380) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1205964175) && (bus_wr <= 1887562209) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 1022335353) && (HADDR <= 1506950067)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_size == 3) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1205964175) && (HWDATA <= 1887562209) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2899181145) && (crc_poly_out <= 3231643777)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2179697155) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 2010601967) && (bus_wr <= 2718477380)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 2010601967) && (HWDATA <= 2718477380)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1887562209) && (HWDATA <= 2718477380) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 106) && (HRDATA <= 138)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 213) && (crc_idr_out <= 249) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 213) && (HRDATA <= 249) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1659440581) && (crc_out <= 1882204640) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 1015132537) && (HWDATA <= 1205964175)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 crc_idr_en ##1 buffer_full) |-> HRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2517329964) && (HADDR <= 2531640877) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2193477637) && (crc_init_out <= 2922282588) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2193477637) && (crc_init_out <= 2901204057) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 126) ##2 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 1) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 610048) && (crc_poly_out <= 1863677406) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 610048) && (crc_poly_out <= 1774317011) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2681612351) && (HADDR <= 3304959113) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 249) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2144121855) && (crc_out <= 4289536767) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 69) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 131) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 76) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA == 69) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504) ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1863677406) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 40) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 106)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 249)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 0) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 2)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 76)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA == 40) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 213) ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn ##1 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 69)) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 101) && (crc_idr_out <= 149) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2146458111) && (crc_poly_out <= 2513067563) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2383107612) && (HADDR <= 3204468350) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1759463377) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2293723665) && (crc_init_out <= 2529889325) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 crc_poly_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 2144334847));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 126) ##3 (bus_wr >= 2063837174) && (bus_wr <= 2083787256)) |-> (crc_idr_out >= 127) && (crc_idr_out <= 255));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2319833620) && (crc_init_out <= 2941764190) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2898139225) && (HADDR <= 4286795007) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2502475818) && (crc_out <= 4289536767) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1759463377) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##1 (crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 2126905853));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##2 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##2 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2786982476) && (crc_out <= 3975004377) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2497348137) && (crc_out <= 4289536767) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2583999028) && (HWDATA <= 4292829951) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2583999028) && (bus_wr <= 4292829951) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 873216) && (crc_poly_out <= 2161552897) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2326546965) && (HADDR <= 4286795007) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2393864221) && (crc_out <= 4289536767) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2390661148) && (crc_out <= 4289536767) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2144121855) && (crc_out <= 4289536767) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2350089752)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2350089752)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2350089752)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2350089752)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2137453566) && (crc_out <= 4289536767) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2383107612) && (HADDR <= 4286795007) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 82) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 81) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2117566972) && (HWDATA <= 4291356927) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2117566972) && (bus_wr <= 4291356927) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2117566972) && (bus_wr <= 4291356927) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2117566972) && (HWDATA <= 4291356927) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1736082894) && (HADDR <= 2097075193)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##3 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##1 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##1 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 49) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2392682013)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2392682013)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2392682013)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2392682013)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 crc_idr_en ##3 crc_idr_en) |-> (bus_wr >= 2124799485) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 crc_idr_en ##3 crc_idr_en) |-> (HWDATA >= 2124799485) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 66) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 58) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 60) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##2 crc_poly_en ##1 true) |-> (HADDR >= 2187556356) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2529977389) && (bus_wr <= 2852631124)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2529977389) && (HWDATA <= 2852631124)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2529977389) && (HWDATA <= 2852631124)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2529977389) && (bus_wr <= 2852631124)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 124) && (crc_idr_out <= 255) ##3 read_wait ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##2 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 39102212) && (crc_init_out <= 2161627649) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##3 crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##3 crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 2118700028));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2666861117) && (HADDR <= 2998516325)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##2 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1327713694) && (crc_poly_out <= 1664026566)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2119881212) ##4 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##3 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1420327337) && (crc_out <= 1843772379) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1696128970) && (HWDATA <= 1969149930)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1696128970) && (bus_wr <= 1969149930)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1696128970) && (HWDATA <= 1969149930)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1696128970) && (bus_wr <= 1969149930)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_idr_out >= 0) && (crc_idr_out <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 2705048642)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 2705048642)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 2705048642)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 2705048642)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##1 crc_idr_en) |-> (crc_init_out >= 2128465405) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2364856857) && (HWDATA <= 2658376252)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2364856857) && (bus_wr <= 2658376252)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2438894114) && (HWDATA <= 2698242625)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2438894114) && (bus_wr <= 2698242625)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2438894114) && (bus_wr <= 2698242625)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2438894114) && (HWDATA <= 2698242625)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2364856857) && (bus_wr <= 2658376252)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2364856857) && (HWDATA <= 2658376252)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1803705815) && (crc_init_out <= 2172157442)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2152354304) && (HWDATA <= 2333261334)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2152354304) && (bus_wr <= 2333261334)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2152354304) && (bus_wr <= 2333261334)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2152354304) && (HWDATA <= 2333261334)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2202157062) && (bus_wr <= 2412977183)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2202157062) && (HWDATA <= 2412977183)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2202157062) && (bus_wr <= 2412977183)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2202157062) && (HWDATA <= 2412977183)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2547898415) && (HWDATA <= 2743562823)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2547898415) && (bus_wr <= 2743562823)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2547898415) && (HWDATA <= 2743562823)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2547898415) && (bus_wr <= 2743562823)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1736082894) && (HADDR <= 1964531178) ##3 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1736082894) && (HADDR <= 1964531178) ##3 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 3879381710) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2066836982)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2066836982)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2066836982)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2066836982)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 201563416) && (crc_init_out <= 484340025) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##4 HCLK) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1814000600) && (bus_wr <= 1986089964)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1824506329)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1824506329)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1814000600) && (HWDATA <= 1986089964)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1824506329)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1814000600) && (HWDATA <= 1986089964)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1824506329)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1814000600) && (bus_wr <= 1986089964)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1807686615) && (HWDATA <= 1969149930)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1807686615) && (bus_wr <= 1969149930)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1807686615) && (bus_wr <= 1969149930)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1807686615) && (HWDATA <= 1969149930)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2325257237) && (crc_out <= 2480008231) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2710214211) && (bus_wr <= 2895595609)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2710214211) && (bus_wr <= 2895595609)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2710214211) && (HWDATA <= 2895595609)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2710214211) && (HWDATA <= 2895595609)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && (HSIZE == 1) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2185847300)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2185847300)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2185847300)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2185847300)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2340390934) && (HWDATA <= 2570839602) ##1 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2340390934) && (bus_wr <= 2570839602) ##1 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1802758102)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1802758102)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1802758102)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1802758102)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && (HSIZE == 1) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2340390934) && (HWDATA <= 2539364910)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2340390934) && (HWDATA <= 2539364910)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2340390934) && (bus_wr <= 2539364910)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2340390934) && (bus_wr <= 2539364910)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##2 HRESETn ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 read_wait ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1843772379) && (crc_out <= 2188632580) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2747513415) && (bus_wr <= 2908370010)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2747513415) && (bus_wr <= 2908370010)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2747513415) && (HWDATA <= 2908370010)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2747513415) && (HWDATA <= 2908370010)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2015421424) && (crc_out <= 2144334847) ##4 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 4292199679) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 4292199679) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 4274883837) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2015421424) && (crc_out <= 2171160066) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 4274883837) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 4292199679) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 429640499) && (crc_poly_out <= 4292199679) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 384936237) && (crc_poly_out <= 4187642099) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 4187642099) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 384936237) && (crc_poly_out <= 4187642099) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 4187642099) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2033876466) && (crc_out <= 2171160066) ##4 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 450374965) && (crc_poly_out <= 4292199679) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2188632580) && (HRDATA <= 2525290541) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2188632580) && (HRDATA <= 2525290541) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 385380141) && (crc_out <= 4289536767) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 385380141) && (crc_out <= 4289536767) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1983287276) && (bus_wr <= 2144911359)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1983287276) && (HWDATA <= 2144911359)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1983287276) && (HWDATA <= 2144911359)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1983287276) && (bus_wr <= 2144911359)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 3902839505) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 3902839505) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1759463377) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2383107612) && (HADDR <= 2502680618) ##3 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2064493046) && (HADDR <= 2300163090) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2293723665) && (crc_init_out <= 2529889325) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2071686646) && (crc_out <= 2144334847) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##4 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745769031) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##4 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##4 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1939529191) && (crc_out <= 2034185202) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 184) && (crc_idr_out <= 187) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 2772008522) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2146458111) && (crc_poly_out <= 4292199679) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2126905853) && (crc_init_out <= 4281948926) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2126905853) && (crc_init_out <= 4281948926) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2181851652) && (crc_poly_out <= 2289402384) ##1 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1961783785) && (crc_out <= 2052327924) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2179697155) && (crc_init_out <= 2876000854) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 2171160066) && HCLK) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 2171160066) && HCLK) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 126) && (crc_idr_out <= 255) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 126) && (crc_idr_out <= 255) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2193049093) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2168501250) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2447370275) && (crc_init_out <= 4281948926) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2447370275) && (crc_init_out <= 4281948926) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 5) && (crc_idr_out <= 77) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 5) && (crc_idr_out <= 77) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 4143872) && (bus_wr <= 2153204736) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 4143872) && (HWDATA <= 2153204736) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1425979305) && (HADDR <= 2165744642) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 2171160066) && (crc_poly_out >= 2552361520) && (crc_poly_out <= 4292199679)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 2171160066) && (crc_poly_out >= 2552361520) && (crc_poly_out <= 4292199679)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 5741312) && (crc_out <= 2126777853) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 20916482) && (bus_wr <= 2027527153) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 20916482) && (HWDATA <= 2027527153) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2213620231) && (crc_poly_out <= 4274883837) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 2127762429) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2213620231) && (crc_poly_out <= 4274883837) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 2127762429) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 107) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && buffer_full ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1422478761) && (crc_out <= 2137453566) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##3 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##4 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 6) && (crc_idr_out <= 103) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 6) && (crc_idr_out <= 103) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 2171160066) && reset_pending) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 2) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 2171160066) && reset_pending) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 2) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2161552897) && (crc_poly_out <= 4292199679) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2161552897) && (crc_poly_out <= 4292199679) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2364856857) && (bus_wr <= 2584034868) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2364856857) && (HWDATA <= 2584034868) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2452024356) && (crc_poly_out <= 4292199679) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 127) && (crc_idr_out <= 255) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1655958469) && (crc_init_out <= 1690844617) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 75933449) && (crc_init_out <= 2050941940) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 29761283) && (HADDR <= 1861039069) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 20916482) && (HWDATA <= 1908883427) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 20916482) && (bus_wr <= 1908883427) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 2) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2161552897) && (crc_poly_out <= 4292199679) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2161552897) && (crc_poly_out <= 4292199679) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 2171160066) && read_wait) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 2171160066) && read_wait) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HTRANS >= 0) && (HTRANS <= 1)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && HWRITE ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HADDR >= 679719249) && (HADDR <= 3964712152)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HADDR >= 679719249) && (HADDR <= 3964712152)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1420327337) && (HRDATA <= 1843772379) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && read_wait ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 1420327337) && (HRDATA <= 3820465863) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1197844878) && (HADDR <= 3964712152) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 544641344) && (HRDATA <= 3411837078) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1197844878) && (HADDR <= 3964712152) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 1420327337) && (HRDATA <= 3820465863) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1420327337) && (crc_out <= 3820465863) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE >= 0) && (HSIZE <= 4) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 196) && (HRDATA <= 213) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 544641344) && (HRDATA <= 3411837078) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 544641344) && (crc_out <= 3411837078) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE >= 1) && (HSIZE <= 4) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 39) && (crc_idr_out <= 242) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1420327337) && (crc_out <= 3820465863) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 39) && (crc_idr_out <= 242) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE >= 1) && (HSIZE <= 4) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 544641344) && (crc_out <= 3411837078) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE >= 0) && (HSIZE <= 4) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 true) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2921740380) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 2033215986) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 2033215986) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2172157442) && (crc_init_out <= 2881264727) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2426887713) && (crc_out <= 4289536767) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2426887713) && (crc_out <= 4289536767) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 154067730) && (HADDR <= 1648760772) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 154067730) && (HADDR <= 1648760772) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_poly_out >= 0) && (crc_poly_out <= 1851633116) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 351516969) && (crc_poly_out <= 1492554161) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 351516969) && (crc_poly_out <= 1492554161) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1648760772) && (HADDR <= 3697048760) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 3570230953) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2319833620) && (crc_init_out <= 2941764190) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2444911651) && (crc_poly_out <= 4292199679) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2390661148) && (crc_out <= 4289536767) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2390661148) && (crc_out <= 4289536767) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_init_out >= 2197186565) && (crc_init_out <= 4140011245) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 HREADY ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (bus_size == 1) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 90) && (crc_idr_out <= 168) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 75933449) && (crc_init_out <= 1702855114) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 HREADY ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (bus_size == 1) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HREADYOUT ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 148) && (crc_idr_out <= 200) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2071686646) && (crc_out <= 2107691515)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2071686646) && (crc_out <= 2107691515)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 1850682844) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 1850682844) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 !HREADY) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HWDATA >= 2222449672) && (HWDATA <= 4276056829) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (bus_wr >= 2222449672) && (bus_wr <= 4276056829) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 46) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1104113539) && (HADDR <= 4201619700)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 HRESETn) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_size == 1) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_size == 1) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 HRESETn) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (HSElx && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1763040210) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1529242038) && (crc_out <= 2224007689) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HREADY && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1540514743) && (crc_out <= 2229079561) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1609027007) && (HADDR <= 2038521843) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 20916482) && (HWDATA <= 1646027204) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 20916482) && (bus_wr <= 1646027204) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 255) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1863677406) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 1863677406) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 164) && (crc_idr_out <= 255) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 2) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (HREADYOUT ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 166) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE >= 1) && (HSIZE <= 3) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 362648875) && (bus_wr <= 2718477380) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 4) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_init_out >= 201563416) && (crc_init_out <= 2841625682) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 3607992494) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 39) && (crc_idr_out <= 152) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 340057896) && (crc_poly_out <= 1698942922) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 198) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 345094441) && (bus_wr <= 1887562209) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 833184611) && (crc_poly_out <= 2899181145) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 198) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE >= 1) && (HSIZE <= 3) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 69) && (crc_idr_out <= 213) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 340057896) && (crc_poly_out <= 1698942922) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 4) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 39) && (crc_idr_out <= 152) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 69) && (HRDATA <= 213) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 345094441) && (HWDATA <= 1887562209) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_init_out >= 201563416) && (crc_init_out <= 2841625682) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 362648875) && (HWDATA <= 2718477380) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 74) && (crc_idr_out <= 123) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2810149454) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2063837174) && (HWDATA <= 2810149454) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2810149454) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1760339409) && (HADDR <= 2174424067) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2063837174) && (bus_wr <= 2810149454) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2293723665) && (crc_init_out <= 2529889325) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 1593063357) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 104868620) && (crc_poly_out <= 1593063357) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 buffer_full) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 HWRITE) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HADDR >= 239158556) && (HADDR <= 1396017062) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 HSElx) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 HREADYOUT) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3411837078) && (crc_out <= 3561717928) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 192) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 10) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_out >= 2907952218) && (crc_out <= 4144709870) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HADDR >= 2300163090) && (HADDR <= 3883308750) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 199) && (crc_idr_out <= 255) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADYOUT ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 98) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 98) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 199) && (crc_idr_out <= 255) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 203) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 950241649) && (crc_poly_out <= 3875271885)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 950241649) && (HRDATA <= 3875271885)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 1922727909) && (HADDR <= 4058817251)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HTRANS >= 0) && (HTRANS <= 1)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 39) && (crc_idr_out <= 143)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 HWRITE) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 HWRITE) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !reset_pending) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HTRANS >= 0) && (HTRANS <= 1)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !buffer_full) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (bus_size == 1)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HADDR >= 679719249) && (HADDR <= 2300163090) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HRESETn) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE >= 2) && (HSIZE <= 4) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 3) && (HSIZE <= 5)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 39) && (crc_idr_out <= 143)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (bus_size == 1)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE >= 2) && (HSIZE <= 4) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HADDR >= 679719249) && (HADDR <= 2300163090) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1913980900) && (crc_poly_out <= 2844683859) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 3607992494) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2161627649) && (crc_init_out <= 2539928622) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2023628785) && (crc_init_out <= 2288780816) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2462084645) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2187369988) && (crc_out <= 4283959550) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2174026243) && (crc_out <= 4283959550) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2174026243) && (crc_out <= 4283959550) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2187369988) && (crc_out <= 4283959550) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 3206612606) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 6115584) && (crc_out <= 1948785128) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 3206612606) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 1) && (HSIZE <= 6) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 650580813) && (HADDR <= 4099444456) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 2238315018) && (HADDR <= 4099444456) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 3) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !read_wait ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 HRESETn ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 HRESETn ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2525290541) && (crc_out <= 3820465863) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (HREADY && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 HCLK ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 1904036834) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 2188632580) && (crc_out <= 3411837078) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !read_wait ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2525290541) && (HRDATA <= 3820465863) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2525290541) && (crc_out <= 3820465863) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !reset_pending ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 HCLK ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 2188632580) && (HRDATA <= 3411837078) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 reset_pending ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !buffer_full ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 340057896) && (crc_poly_out <= 899729771) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE >= 2) && (HSIZE <= 3) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 HWRITE ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 HWRITE ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_wr >= 967574387) && (bus_wr <= 4028445920) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 2188632580) && (HRDATA <= 3411837078) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_wr >= 967574387) && (bus_wr <= 4028445920) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !reset_pending ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 2838229074) && (crc_out <= 3570230953) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 1690844617) && (crc_init_out <= 4140011245) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 buffer_full ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 1690844617) && (crc_init_out <= 4140011245) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE >= 2) && (HSIZE <= 3) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 HWRITE ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2525290541) && (HRDATA <= 3820465863) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 340057896) && (crc_poly_out <= 899729771) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 2188632580) && (crc_out <= 3411837078) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 4161427184) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 3105968242) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2531640877) && (HADDR <= 3814667462) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 HSElx ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 HWRITE ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2583999028) && (bus_wr <= 4292829951) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !buffer_full ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 buffer_full ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HWDATA >= 967574387) && (HWDATA <= 4028445920) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 3) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2583999028) && (HWDATA <= 4292829951) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HWDATA >= 967574387) && (HWDATA <= 4028445920) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HSElx && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 HSElx ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 reset_pending ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (HSElx && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 124) && (crc_idr_out <= 188) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1939529191) && (crc_out <= 2418929696) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1756142545) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1756142545) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 6) && (crc_idr_out <= 61) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 73) && (crc_idr_out <= 136) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 73) && (crc_idr_out <= 136) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 6) && (crc_idr_out <= 61) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 read_wait) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HTRANS == 0)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_poly_out >= 1275083160) && (crc_poly_out <= 2301810194)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HRDATA >= 1420327337) && (HRDATA <= 3027607144)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HADDR >= 1087474049) && (HADDR <= 1560649146) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 56) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 56) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HTRANS == 0)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 213) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out >= 0) && (crc_idr_out <= 100)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !reset_pending) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HADDR >= 3315687563) && (HADDR <= 3964712152)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HTRANS == 0) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !reset_pending) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HTRANS == 0)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 39) && (crc_idr_out <= 98)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 544641344) && (crc_out <= 2525290541)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HTRANS == 0) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HSElx ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HRDATA >= 544641344) && (HRDATA <= 2525290541)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 HWRITE ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !HCLK) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 HSElx) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HWRITE) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 buffer_full) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HADDR >= 3315687563) && (HADDR <= 3964712152)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HTRANS == 0)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 1420327337) && (HRDATA <= 2525290541) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 read_wait) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 39) && (crc_idr_out <= 98)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 1420327337) && (crc_out <= 2525290541) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 2) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 123) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 HWRITE ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 1420327337) && (HRDATA <= 2525290541) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1104113539) && (HADDR <= 2517329964)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HADDR >= 679719249) && (HADDR <= 2300163090)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 1015132537) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 read_wait) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HRDATA >= 544641344) && (HRDATA <= 2525290541)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HSElx) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 HSElx) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !HCLK) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_init_out >= 201563416) && (crc_init_out <= 1690844617) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 buffer_full) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE >= 3) && (HSIZE <= 5)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE >= 3) && (HSIZE <= 5)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE >= 3) && (HSIZE <= 4) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HADDR >= 679719249) && (HADDR <= 2300163090)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_init_out >= 201563416) && (crc_init_out <= 1690844617) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE >= 3) && (HSIZE <= 4) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 544641344) && (crc_out <= 2525290541)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 1015132537) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 1420327337) && (crc_out <= 2525290541) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1887562209) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1913980900) && (crc_poly_out <= 2563440689) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1887562209) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2718477380) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 2104315898) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2718477380) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2318115860) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2318115860) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1840241115) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1840241115) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 124) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 78) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 78) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 196) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 4161427184) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 68) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 429640499) && (crc_poly_out <= 3378635922)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 203) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HSIZE >= 5) && (HSIZE <= 7) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 429640499) && (HRDATA <= 3378635922)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 940512624) && (crc_poly_out <= 3231643777) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3814667462) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HADDR >= 353152810) && (HADDR <= 1238892947) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 196) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_out >= 506619708) && (crc_out <= 4174633201)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 187) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 3570230953) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS >= 0) && (HTRANS <= 1) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3082300015) && (HADDR <= 4099444456) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HCLK ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745218119) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !HCLK ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 182) && (crc_idr_out <= 254) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !HSElx ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1420327337) && (crc_out <= 2525290541) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !HREADYOUT ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2965171809) && (crc_out <= 3820465863) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 544641344) && (HRDATA <= 2188632580) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HTRANS == 0) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 544641344) && (HRDATA <= 2188632580) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 175018772) && (bus_wr <= 967574387) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_poly_out >= 340057896) && (crc_poly_out <= 899729771) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !read_wait ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2965171809) && (HRDATA <= 3820465863) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 reset_pending ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2965171809) && (HRDATA <= 3820465863) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 1) && (HSIZE <= 3) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HTRANS == 0) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HSElx ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1420327337) && (crc_out <= 2525290541) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HREADYOUT ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HREADYOUT ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 reset_pending ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_poly_out >= 340057896) && (crc_poly_out <= 741155672) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2965171809) && (crc_out <= 3820465863) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 39) && (crc_idr_out <= 107) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 1420327337) && (HRDATA <= 2525290541) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 175018772) && (bus_wr <= 967574387) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3502935201) && (HADDR <= 3964712152) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 buffer_full ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 2732990533) && (crc_init_out <= 4140011245) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !read_wait ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 3275097222) && (crc_out <= 3820465863) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 69) && (HRDATA <= 138) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 182) && (crc_idr_out <= 254) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HWRITE ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2899181145) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !HCLK ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 1420327337) && (HRDATA <= 2525290541) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 175018772) && (HWDATA <= 967574387) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3596028588) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2531640877) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 69) && (crc_idr_out <= 138) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1659440581) && (crc_out <= 2104315898) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !HSElx ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 345094441) && (HWDATA <= 1015132537) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !HREADYOUT ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 buffer_full ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 175018772) && (HWDATA <= 967574387) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !read_wait ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1882204640) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 175018772) && (HWDATA <= 967574387) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1197844878) && (HADDR <= 2300163090) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 3145817719) && (crc_out <= 3570230953) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 3275097222) && (HRDATA <= 3820465863) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1197844878) && (HADDR <= 2300163090) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 175018772) && (bus_wr <= 967574387) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 3275097222) && (HRDATA <= 3820465863) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 345094441) && (bus_wr <= 1015132537) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 544641344) && (crc_out <= 2188632580) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HCLK ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 39) && (crc_idr_out <= 107) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 544641344) && (crc_out <= 2188632580) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3502935201) && (HADDR <= 3964712152) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 2732990533) && (crc_init_out <= 4140011245) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_poly_out >= 340057896) && (crc_poly_out <= 899729771) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_poly_out >= 340057896) && (crc_poly_out <= 741155672) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HSElx ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 3275097222) && (crc_out <= 3820465863) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 175018772) && (HWDATA <= 967574387) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 175018772) && (bus_wr <= 967574387) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HCLK ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 2563440689) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !read_wait ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HSElx ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 255) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1458501549) && (crc_poly_out <= 2160050177) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2462084645) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 47) && (crc_idr_out <= 49)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HTRANS == 0) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 404954416) && (HADDR <= 4286795007) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_out >= 1843772379) && (crc_out <= 2525290541)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 3575428266) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2144121855) && (crc_out <= 2858762836) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HSIZE >= 5) && (HSIZE <= 7)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_poly_out >= 1698942922) && (crc_poly_out <= 2301810194)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out >= 173) && (crc_idr_out <= 254)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && !reset_pending ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 !reset_pending) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2144121855) && (crc_out <= 2858762836) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 1) && (HSIZE <= 6) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2027527153) ##4 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HADDR >= 2846348883) && (HADDR <= 3883308750) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 118) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !read_wait) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HREADY) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2027527153) ##4 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HADDR >= 1197844878) && (HADDR <= 1560649146) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 0)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HTRANS == 2) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 3)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 198) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !reset_pending) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1887562209) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1887562209) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 47) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE >= 4) && (HSIZE <= 6)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 4) && (HSIZE <= 6) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 2128465405) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 4) && (HSIZE <= 7) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HREADY) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 49) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 buffer_full) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 201) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 0) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HREADY ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 3624399536) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 3082300015) && (HADDR <= 4058817251)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 reset_pending ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_idr_out >= 182) && (crc_idr_out <= 254) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !HREADY) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 345094441) && (HWDATA <= 1205964175)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HADDR >= 679719249) && (HADDR <= 1626774977) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_poly_out >= 2418686496) && (crc_poly_out <= 4050057954)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 1205964175) && (HWDATA <= 1764417490)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HRDATA >= 1843772379) && (HRDATA <= 2525290541)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 read_wait ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 176) && (crc_idr_out <= 249)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_init_out >= 201563416) && (crc_init_out <= 484340025) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_poly_out >= 2418686496) && (crc_poly_out <= 4050057954)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2069565430) && (crc_poly_out <= 2563440689)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS >= 1) && (HTRANS <= 2) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 544641344) && (HRDATA <= 1843772379) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 40) && (HRDATA <= 69)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 544641344) && (crc_out <= 1843772379) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HRDATA >= 1843772379) && (HRDATA <= 2525290541)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HREADYOUT ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 1205964175) && (bus_wr <= 1764417490)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 182) && (crc_idr_out <= 254)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HADDR >= 679719249) && (HADDR <= 1626774977) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 3) && (HSIZE <= 4)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_init_out >= 201563416) && (crc_init_out <= 484340025) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 2838229074) && (crc_out <= 3230579329)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HCLK ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_idr_out >= 182) && (crc_idr_out <= 254) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 182) && (crc_idr_out <= 254)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 544641344) && (crc_out <= 1843772379) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 1843772379) && (crc_out <= 2525290541)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 544641344) && (HRDATA <= 1843772379) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 176) && (HRDATA <= 249)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 76) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 76) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !HREADY) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 345094441) && (bus_wr <= 1205964175)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 1843772379) && (crc_out <= 2525290541)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HREADYOUT ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 124) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 40) && (crc_idr_out <= 69)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HCLK ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2273974287) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 196) && (crc_idr_out <= 213) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2273974287) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2309454355) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2309454355) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 255) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 69) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1015132537) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 69) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3145817719) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 196) && (HRDATA <= 213) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 1904036834) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1015132537) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1512305076) && (HADDR <= 1791280597) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 138) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 138) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 69) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 0) && (crc_idr_out <= 100)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1938551271) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out >= 163) && (crc_idr_out <= 242) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 3697048760) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 3231643777) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 2563440689) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_size == 0) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS >= 2) && (HTRANS <= 3) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 4) && (HSIZE <= 7)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !reset_pending ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_out >= 556872514) && (crc_out <= 1420327337) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1938551271) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 0) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3082300015) && (HADDR <= 4099444456) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !HRESETn ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 1443717036) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 590355270) && (HWDATA <= 1443717036) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !read_wait ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 590355270) && (bus_wr <= 1443717036) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS >= 0) && (HTRANS <= 1) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 1327713694) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 1501783987) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 6115584) && (crc_out <= 881775977) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HSElx ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 1443717036) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HWDATA >= 2483648040) && (HWDATA <= 4028445920) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HRESETn ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 362648875) && (HWDATA <= 1248487316) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 3411837078) && (crc_out <= 3820465863) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 1419705769) && (HWDATA <= 1689915337) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 175018772) && (bus_wr <= 632774475) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 362648875) && (bus_wr <= 1248487316) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 175018772) && (bus_wr <= 194251031) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 175018772) && (HWDATA <= 194251031) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 1843772379) && (HRDATA <= 2525290541) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 39) && (crc_idr_out <= 59) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1887562209) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 138) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 39) && (crc_idr_out <= 59) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1887562209) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_poly_out >= 2418686496) && (crc_poly_out <= 4050057954) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 read_wait ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1882204640) && (crc_out <= 2104315898) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 200) && (crc_idr_out <= 254) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 buffer_full ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2869000278) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 175018772) && (HWDATA <= 632774475) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 3411837078) && (HRDATA <= 3820465863) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HADDR >= 3781800130) && (HADDR <= 4137777389) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_wr >= 2483648040) && (bus_wr <= 4028445920) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 175018772) && (bus_wr <= 194251031) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 175018772) && (HWDATA <= 632774475) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2718477380) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS >= 2) && (HTRANS <= 3) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 3275097222) && (HRDATA <= 3411837078) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !HRESETn ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 3659963060) && (crc_init_out <= 4140011245) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 3275097222) && (HRDATA <= 3411837078) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 1419705769) && (bus_wr <= 1689915337) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_wr >= 2483648040) && (bus_wr <= 4028445920) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 200) && (crc_idr_out <= 254) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 3) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 175018772) && (HWDATA <= 194251031) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2718477380) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HADDR >= 3781800130) && (HADDR <= 4137777389) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 1843772379) && (crc_out <= 2525290541) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 1419705769) && (HWDATA <= 1689915337) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 152) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 1843772379) && (crc_out <= 2525290541) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 175018772) && (HWDATA <= 632774475) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_poly_out >= 2418686496) && (crc_poly_out <= 4050057954) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HRESETn ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 175018772) && (bus_wr <= 632774475) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE >= 0) && (HSIZE <= 1) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 98) && (crc_idr_out <= 143) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2531640877) && (HADDR <= 3105968242) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !HREADY ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 2) && (HSIZE <= 3) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE >= 0) && (HSIZE <= 1) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HWDATA >= 2483648040) && (HWDATA <= 4028445920) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 1419705769) && (bus_wr <= 1689915337) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !HRESETn ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 39) && (crc_idr_out <= 59) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 3411837078) && (crc_out <= 3820465863) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HTRANS >= 2) && (HTRANS <= 3) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3070550638) && (HADDR <= 4278350590) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 175018772) && (bus_wr <= 632774475) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !HREADY ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_poly_out >= 1689641929) && (crc_poly_out <= 2765772361) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HTRANS >= 2) && (HTRANS <= 3) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 201563416) && (crc_init_out <= 375094060) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 3275097222) && (crc_out <= 3411837078) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2844683859) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 106) && (crc_idr_out <= 198) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS >= 2) && (HTRANS <= 3) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HWRITE ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 1843772379) && (HRDATA <= 2525290541) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 152) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 3) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_poly_out >= 1689641929) && (crc_poly_out <= 2765772361) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 106) && (HRDATA <= 198) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 201563416) && (crc_init_out <= 375094060) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 39) && (crc_idr_out <= 59) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 175018772) && (HWDATA <= 632774475) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 3659963060) && (crc_init_out <= 4140011245) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 3411837078) && (HRDATA <= 3820465863) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 98) && (crc_idr_out <= 143) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 3275097222) && (crc_out <= 3411837078) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 175018772) && (bus_wr <= 632774475) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 1) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 745648984) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1512305076) && (HADDR <= 1708291019) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 745648984) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1795666390) && (crc_out <= 2046365683) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 85) && (crc_idr_out <= 125) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 67) && (crc_idr_out <= 132) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 67) && (crc_idr_out <= 132) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 2052327924)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 103) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 2052327924)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 103) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2789113420) && (crc_out <= 3906680529) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2789113420) && (crc_out <= 3906680529) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 124) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 124) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HRDATA >= 1420327337) && (HRDATA <= 2188632580)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 7) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out >= 92) && (crc_idr_out <= 120)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out >= 173) && (crc_idr_out <= 200)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 138) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HWDATA >= 1823520729) && (HWDATA <= 2260482061)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HWDATA >= 2999092325) && (HWDATA <= 4276056829)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (bus_wr >= 1823520729) && (bus_wr <= 2260482061)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (bus_wr >= 2999092325) && (bus_wr <= 4276056829)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HADDR >= 2846348883) && (HADDR <= 3790668483) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_init_out >= 1655958469) && (crc_init_out <= 2234594314) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 2179697155) && (crc_init_out <= 3384321171)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2124799485) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 39) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2124799485) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 242) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (bus_size == 1) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HSIZE >= 6) && (HSIZE <= 7) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 2) && (HSIZE <= 4)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HSElx) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (bus_wr >= 3206612606) && (bus_wr <= 3873539789)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2466064421) && (crc_init_out <= 2641590842) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HRESETn) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 read_wait) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 5) && (HSIZE <= 7) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (bus_wr >= 3206612606) && (bus_wr <= 3873539789) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 722314582) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 49) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 2728705605) && (HRDATA <= 3875271885)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 0) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 reset_pending) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 58) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3082300015) && (HADDR <= 3445052058) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3502935201) && (HADDR <= 3505748129) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 0) && (crc_idr_out <= 47) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3082300015) && (HADDR <= 3445052058) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (bus_wr >= 590355270) && (bus_wr <= 1442784171)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 722314582) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 2641590842) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out >= 0) && (crc_idr_out <= 47)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE >= 4) && (HSIZE <= 5)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HWDATA >= 3206612606) && (HWDATA <= 3873539789)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en && read_wait ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3875271885)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 950241649) && (crc_poly_out <= 1693137353)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HWDATA >= 590355270) && (HWDATA <= 1442784171)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4269773564) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 950241649) && (HRDATA <= 1693137353)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_init_out >= 2466064421) && (crc_init_out <= 3624399536)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !crc_poly_en) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3502935201) && (HADDR <= 3505748129) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en && reset_pending ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HWDATA >= 3206612606) && (HWDATA <= 3873539789) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2069565430) && (crc_poly_out <= 2098262522)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HREADY) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 1236541331) && (crc_out <= 1941524967)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_out >= 3145817719) && (crc_out <= 3230579329)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE >= 4) && (HSIZE <= 5)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HADDR >= 679719249) && (HADDR <= 1626774977)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HADDR >= 679719249) && (HADDR <= 1626774977)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HCLK) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 2525290541) && (crc_out <= 2958164576)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HWDATA >= 1689915337) && (HWDATA <= 2483648040) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 39) && (crc_idr_out <= 59)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 4) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_size == 3)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HRDATA >= 1843772379) && (HRDATA <= 2188632580)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_wr >= 1689915337) && (bus_wr <= 2483648040) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 2188632580) && (crc_out <= 2525290541)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 69) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 5)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_poly_out >= 2765772361) && (crc_poly_out <= 4050057954) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE >= 5) && (HSIZE <= 6) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 3)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 4) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 2383645724) && (HADDR <= 2517329964)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2325040149) && (bus_wr <= 2931411549) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HADDR >= 2064493046) && (HADDR <= 2300163090)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 3105968242) && (HADDR <= 3697048760) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 1104113539) && (HADDR <= 1506950067)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 2188632580) && (HRDATA <= 2525290541) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 2188632580) && (crc_out <= 2525290541) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_idr_out >= 182) && (crc_idr_out <= 200) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_init_out >= 4068980453) && (crc_init_out <= 4140011245) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_size == 3) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 1) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HRDATA >= 1843772379) && (HRDATA <= 2188632580)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 1420327337) && (HRDATA <= 1843772379) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 1650790340) && (HWDATA <= 1764417490)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HRDATA >= 2188632580) && (HRDATA <= 2525290541)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 182) && (crc_idr_out <= 200)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 1420327337) && (HRDATA <= 1843772379) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 3)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 2188632580) && (HRDATA <= 2525290541) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 2188632580) && (crc_out <= 2525290541) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 345094441) && (HWDATA <= 712461140)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 2)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 176) && (crc_idr_out <= 198)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !HREADYOUT) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 3411837078) && (crc_out <= 3490386592)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 188) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HADDR >= 1197844878) && (HADDR <= 1626774977) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 read_wait) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 75) && (crc_idr_out <= 98)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_init_out >= 4068980453) && (crc_init_out <= 4140011245) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 345094441) && (bus_wr <= 712461140)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_poly_out >= 1689641929) && (crc_poly_out <= 2418686496)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_poly_out >= 1689641929) && (crc_poly_out <= 2418686496)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 3) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 1420327337) && (crc_out <= 1843772379) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HWDATA >= 1689915337) && (HWDATA <= 2483648040) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_idr_out >= 182) && (crc_idr_out <= 200) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 61) && (crc_idr_out <= 123) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 712461140) && (HWDATA <= 1015132537) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 2525290541) && (crc_out <= 2958164576)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HADDR >= 2064493046) && (HADDR <= 2300163090) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 69) && (HRDATA <= 76) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 2188632580) && (crc_out <= 2525290541)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 1843772379) && (crc_out <= 2188632580)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_idr_out >= 39) && (crc_idr_out <= 59) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 3145817719) && (crc_out <= 3230579329) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_wr >= 1689915337) && (bus_wr <= 2483648040) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 712461140) && (bus_wr <= 1015132537) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !HREADYOUT) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 3697048760) && (HADDR <= 4201619700)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HADDR >= 2064493046) && (HADDR <= 2300163090)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 3) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HRDATA >= 2188632580) && (HRDATA <= 2525290541)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2598159413) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE >= 4) && (HSIZE <= 5)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 40) && (crc_idr_out <= 46)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 75) && (crc_idr_out <= 98)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 3)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2325040149) && (HWDATA <= 2931411549) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 1650790340) && (bus_wr <= 1764417490)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 833184611) && (crc_poly_out <= 940512624) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_poly_out >= 2765772361) && (crc_poly_out <= 4050057954) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_idr_out >= 39) && (crc_idr_out <= 59) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 59) && (crc_idr_out <= 75)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HADDR >= 1197844878) && (HADDR <= 1626774977) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 69) && (crc_idr_out <= 76) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HADDR >= 2064493046) && (HADDR <= 2300163090) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 1420327337) && (crc_out <= 1843772379) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 2)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 3411837078) && (crc_out <= 3490386592)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 1843772379) && (crc_out <= 2188632580)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 39) && (crc_idr_out <= 59)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 59) && (crc_idr_out <= 75)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 182) && (crc_idr_out <= 200)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 213) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 105) && (crc_idr_out <= 125) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40) && crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##1 (HWDATA >= 105487116) && (HWDATA <= 1696128970) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 103) && (crc_idr_out <= 123) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##1 (HWDATA >= 105487116) && (HWDATA <= 2083787256) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 219) && (crc_idr_out <= 255) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##1 (bus_wr >= 105487116) && (bus_wr <= 2083787256) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##1 (bus_wr >= 105487116) && (bus_wr <= 1696128970) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##2 (crc_out >= 88800522) && (crc_out <= 3700268217) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##1 (HTRANS >= 1) && (HTRANS <= 3) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 60) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537)) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 126) && (crc_idr_out <= 255) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 126) && (crc_idr_out <= 255) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2468806694) && (HADDR <= 4286795007) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2468806694) && (HADDR <= 4286795007) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HADDR >= 679719249) && (HADDR <= 3781800130)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 46) && (crc_idr_out <= 91) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 46) && (crc_idr_out <= 91) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2551181872) && (crc_init_out <= 4288370943) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 255) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 255) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 82) && (crc_idr_out <= 168) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3384321171) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 1248487316) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 3105968242) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 1248487316) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 3) && (HSIZE <= 6) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out >= 107) && (crc_idr_out <= 118) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2892014168) && (bus_wr <= 3461801628) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2892014168) && (bus_wr <= 3461801628) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out >= 163) && (crc_idr_out <= 198) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 3105968242) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2892014168) && (HWDATA <= 3461801628) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 196) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HWRITE ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HWRITE ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !read_wait ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 429640499) && (crc_poly_out <= 1693137353)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 3) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 reset_pending) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 122) && (HRDATA <= 196) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 163) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 2466064421) && (crc_init_out <= 3624399536)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HREADY) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HREADY ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !read_wait ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2738390598) && (HADDR <= 3814667462) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 buffer_full) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 429640499) && (HRDATA <= 1693137353)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2238315018) && (HADDR <= 3445052058) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2892014168) && (HWDATA <= 3461801628) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 47) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_out >= 2307110931) && (crc_out <= 2539428910) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 0)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 196) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2869000278) && (crc_init_out <= 3596028588) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HRESETn ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 950241649) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 6115584) && (crc_out <= 881775977) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 3) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !buffer_full ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 956903282) && (crc_init_out <= 1757499345) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2863342677) && (HADDR <= 4278350590) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HREADY ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 224608026) && (HRDATA <= 1327713694) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745769031) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !reset_pending ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 950241649) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !buffer_full ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 417886513) && (crc_init_out <= 1757499345) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 107) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 2) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE >= 0) && (HSIZE <= 1) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 200) && (crc_idr_out <= 242) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 4) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 242) && (crc_idr_out <= 254) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 1843772379) && (HRDATA <= 2188632580) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (bus_wr >= 2483648040) && (bus_wr <= 3499468961) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 242) && (crc_idr_out <= 254) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 39) && (crc_idr_out <= 59) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HRESETn ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 3275097222) && (crc_out <= 3411837078) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 213) && (crc_idr_out <= 249) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 106) && (crc_idr_out <= 138) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 2) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3781800130) && (HADDR <= 3964712152) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_poly_out >= 2418686496) && (crc_poly_out <= 2765772361) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 2) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 59) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 3) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 4) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1887562209) && (bus_wr <= 2273974287) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 248065309) && (crc_init_out <= 1378259364) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 39) && (crc_idr_out <= 59) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1419705769) && (HWDATA <= 1527504310) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 59) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE >= 0) && (HSIZE <= 1) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 reset_pending ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 2010601967) && (bus_wr <= 2718477380) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 213) && (HRDATA <= 249) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2545869359) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 1843772379) && (crc_out <= 2188632580) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 544641344) && (crc_out <= 1420327337) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1015132537) && (HWDATA <= 1205964175) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2844683859) && (crc_poly_out <= 3607992494) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 1) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1760339409) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 544641344) && (HRDATA <= 1420327337) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 544641344) && (HRDATA <= 1420327337) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS >= 0) && (HTRANS <= 1) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 242) && (crc_idr_out <= 254) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2844683859) && (crc_poly_out <= 3231643777) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2188632580) && (crc_out <= 2525290541) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 1) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 4) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1205964175) && (HWDATA <= 1887562209) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1205964175) && (bus_wr <= 1887562209) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1843772379) && (crc_out <= 2188632580) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 1) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 3561717928) && (crc_out <= 3820465863) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 56) && (crc_idr_out <= 59) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 56) && (crc_idr_out <= 59) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1197844878) && (HADDR <= 1560649146) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 1527504310) && (bus_wr <= 1689915337) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 200) && (crc_idr_out <= 242) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 106) && (HRDATA <= 138) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_init_out >= 2732990533) && (crc_init_out <= 2841625682) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1843772379) && (crc_out <= 2188632580) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 2010601967) && (HWDATA <= 2718477380) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 131) && (HRDATA <= 138) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HTRANS == 3) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_poly_out >= 2765772361) && (crc_poly_out <= 4050057954) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HWDATA >= 2483648040) && (HWDATA <= 3499468961) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 3561717928) && (HRDATA <= 3820465863) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !crc_idr_en ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2064493046) && (HADDR <= 2300163090) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1015132537) && (bus_wr <= 1205964175) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 196) && (crc_idr_out <= 213) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3781800130) && (HADDR <= 3964712152) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 544641344) && (crc_out <= 1420327337) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HWDATA >= 3499468961) && (HWDATA <= 4028445920) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 4) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 544641344) && (HRDATA <= 1420327337) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HWDATA >= 1527504310) && (HWDATA <= 1689915337) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 1843772379) && (crc_out <= 2188632580) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2185495044) && (HADDR <= 2383645724) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HREADY ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1419705769) && (bus_wr <= 1527504310) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 131) && (crc_idr_out <= 138) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 4050057954) && (crc_poly_out <= 4247315706) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 3561717928) && (HRDATA <= 3820465863) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_wr >= 3499468961) && (bus_wr <= 4028445920) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 3275097222) && (HRDATA <= 3411837078) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2064493046) && (HADDR <= 2300163090) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1420327337) && (crc_out <= 1843772379) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2179697155) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2483648040) && (HWDATA <= 3499468961) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 544641344) && (crc_out <= 1420327337) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 2188632580) && (crc_out <= 2525290541) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HTRANS == 3) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 1527504310) && (HWDATA <= 1689915337) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 387163438) && (crc_out <= 1236541331) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1419705769) && (HWDATA <= 1527504310) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2483648040) && (bus_wr <= 3499468961) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 3145817719) && (crc_out <= 3570230953) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_poly_out >= 2418686496) && (crc_poly_out <= 2765772361) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 182) && (crc_idr_out <= 200) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_poly_out >= 2765772361) && (crc_poly_out <= 4050057954) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 242) && (crc_idr_out <= 254) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 4050057954) && (crc_poly_out <= 4247315706) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 3275097222) && (HRDATA <= 3411837078) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1197844878) && (HADDR <= 1560649146) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 3) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (bus_wr >= 1527504310) && (bus_wr <= 1689915337) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2483648040) && (bus_wr <= 3499468961) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 2188632580) && (HRDATA <= 2525290541) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 107) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 76) && (crc_idr_out <= 106) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_init_out >= 2732990533) && (crc_init_out <= 2841625682) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HWDATA >= 3499468961) && (HWDATA <= 4028445920) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 1420327337) && (HRDATA <= 1843772379) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 544641344) && (HRDATA <= 1420327337) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 2188632580) && (HRDATA <= 2525290541) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 3275097222) && (crc_out <= 3411837078) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1420327337) && (crc_out <= 1843772379) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 1022335353) && (HADDR <= 1506950067) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 1420327337) && (HRDATA <= 1843772379) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 544641344) && (crc_out <= 1420327337) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 3561717928) && (crc_out <= 3820465863) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 1527504310) && (bus_wr <= 1689915337) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 reset_pending ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HREADY ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1419705769) && (bus_wr <= 1527504310) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HWDATA >= 1527504310) && (HWDATA <= 1689915337) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 2188632580) && (crc_out <= 2525290541) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (bus_wr >= 1527504310) && (bus_wr <= 1689915337) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (bus_wr >= 2483648040) && (bus_wr <= 3499468961) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2531640877) && (HADDR <= 2738390598) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HWDATA >= 2483648040) && (HWDATA <= 3499468961) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_wr >= 3499468961) && (bus_wr <= 4028445920) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 1527504310) && (HWDATA <= 1689915337) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2483648040) && (HWDATA <= 3499468961) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_size == 3) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 1843772379) && (HRDATA <= 2188632580) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2188632580) && (crc_out <= 2525290541) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1887562209) && (HWDATA <= 2273974287) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 182) && (crc_idr_out <= 200) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2512488491) && (crc_out <= 4289536767) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2598159413) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 232) && (crc_idr_out <= 255) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2048673268) && (crc_out <= 2300767762) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 201) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 149) && (crc_idr_out <= 201) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 477206328) && (crc_poly_out <= 4247315706) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 355448106) && (crc_init_out <= 4140011245) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 92) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 92) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 6) && (crc_idr_out <= 36) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 6) && (crc_idr_out <= 36) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 107) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 1443717036) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3082300015) && (HADDR <= 4099444456) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 6) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HTRANS == 1)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 1443717036) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_poly_out >= 112818957) && (crc_poly_out <= 549761857)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 88) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out >= 10) && (crc_idr_out <= 39)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2165231618) && (crc_init_out <= 2866848341) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2165231618) && (crc_init_out <= 2866848341) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS >= 0) && (HTRANS <= 1) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2208958983) && (crc_poly_out <= 4285641470) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (bus_size == 1)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 345094441) && (HWDATA <= 1205964175)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 345094441) && (bus_wr <= 1205964175)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HSIZE == 3) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HSElx) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HSIZE == 4) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (bus_size == 2) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HADDR >= 1197844878) && (HADDR <= 1238892947) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE >= 3) && (HSIZE <= 4)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_init_out >= 2197186565) && (crc_init_out <= 2673460798) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HRDATA >= 176) && (HRDATA <= 249)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 !HWRITE) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 176) && (crc_idr_out <= 249)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HADDR >= 2300163090) && (HADDR <= 2846348883) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 184) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out >= 39) && (crc_idr_out <= 46) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 3206612606) && (bus_wr <= 3873539789) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 2728705605) && (HRDATA <= 3378635922) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 1922727909) && (HADDR <= 2238315018) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1327713694) && (crc_poly_out <= 1649107908) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 HWRITE) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_init_out >= 2466064421) && (crc_init_out <= 2561989681)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 2728705605) && (HRDATA <= 3378635922) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2930168925) && (HWDATA <= 3206612606) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 1501783987) && (crc_out <= 1948785128) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 1327713694) && (HRDATA <= 1693137353)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 5) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 950241649) && (HRDATA <= 1327713694) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2053874164) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 2561989681) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 3082300015) && (HADDR <= 3226060416) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 793334622) && (crc_out <= 881775977) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 650580813) && (HADDR <= 2238315018) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out >= 94) && (crc_idr_out <= 100)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 612604745) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1327713694) && (HRDATA <= 1649107908) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2053874164) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2930168925) && (bus_wr <= 3206612606) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HRDATA >= 2728705605) && (HRDATA <= 3378635922)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 1922727909) && (HADDR <= 2238315018)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 47) && (crc_idr_out <= 49) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !crc_poly_en ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3082300015) && (HADDR <= 3226060416) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 612604745) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 1327713694) && (crc_poly_out <= 1693137353) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 94) && (crc_idr_out <= 100) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 !HCLK) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 1327713694) && (crc_poly_out <= 1693137353)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out >= 38) && (crc_idr_out <= 47)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 417886513) && (crc_init_out <= 956903282) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1501783987) && (crc_out <= 1948785128) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 6) && (HSIZE <= 7) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3221663872) && (HADDR <= 4134645484) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HADDR >= 3673380533) && (HADDR <= 4058817251)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 950241649) && (crc_poly_out <= 1327713694) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 read_wait ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2561989681) && (crc_init_out <= 2641590842) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 37) && (crc_idr_out <= 47) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 1327713694) && (HRDATA <= 1693137353) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 5)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 3206612606) && (HWDATA <= 3873539789) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1941524967) && (crc_out <= 2415961120) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##4 (HTRANS == 3)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2027527153) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HTRANS == 2) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 3) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 2033215986) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1848531420) && (bus_wr <= 2066836982) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 5)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2027527153) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HTRANS == 2) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HTRANS == 1)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1759463377) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 4)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 2033215986) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 2) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out == 98)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 0) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 40) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HTRANS == 1) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1803705815) && (crc_init_out <= 2172157442) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out == 98)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 0)) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HTRANS == 1) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 222) && (crc_idr_out <= 238) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 233) && (crc_idr_out <= 255) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 2)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 2) ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 2) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##1 (HTRANS >= 2) && (HTRANS <= 3) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 0)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 1)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 1)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HREADY ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HTRANS == 1)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 5)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 1) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 221) && (crc_idr_out <= 237) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 4)) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 4)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 0) ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##3 !HREADYOUT && (HTRANS == 3) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 249)) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 6) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HSIZE == 5) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 168) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 168) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 84) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2191700997) && (crc_out <= 4283959550) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2366798874) && (HADDR <= 2983620707) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2366798874) && (HADDR <= 2983620707) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_out >= 2512488491) && (crc_out <= 2539428910) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_out >= 1501783987) && (crc_out <= 4174633201)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 40) && (HRDATA <= 76) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3384321171) && (crc_init_out <= 4161427184) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2525290541) && (crc_out <= 2539428910) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out >= 112) && (crc_idr_out <= 118) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 0) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 345094441) && (HWDATA <= 362648875) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1664026566) && (crc_poly_out <= 3378635922) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out >= 0) && (crc_idr_out <= 10) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3596028588) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1384099236) && (crc_init_out <= 2148852224) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 188) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HWDATA >= 2930168925) && (HWDATA <= 3873539789) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 122) && (crc_idr_out <= 138) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2179697155) && (crc_init_out <= 2876000854) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HWDATA >= 590355270) && (HWDATA <= 722314582)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3192330364) && (crc_init_out <= 3384321171) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 read_wait ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2869000278) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2185495044) && (HADDR <= 2517329964) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 2383645724) && (HADDR <= 2531640877) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HWDATA >= 3206612606) && (HWDATA <= 3873539789)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 2838229074) && (crc_out <= 3570230953) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 76) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 950241649) && (HRDATA <= 1649107908) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HSElx ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out >= 163) && (crc_idr_out <= 187) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && reset_pending ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2466064421) && (crc_init_out <= 2641590842) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 950241649) && (crc_poly_out <= 1649107908) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 3292922504) && (crc_init_out <= 3596028588) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 722314582) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en && reset_pending ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HCLK ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HSElx ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 40) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 0) && (crc_idr_out <= 47)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1664026566) && (HRDATA <= 3378635922) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (bus_wr >= 3206612606) && (bus_wr <= 3873539789)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (bus_wr >= 590355270) && (bus_wr <= 722314582)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HSElx ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 940512624) && (crc_poly_out <= 1913980900) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 345094441) && (bus_wr <= 362648875) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HRESETn) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HCLK ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (bus_wr >= 2930168925) && (bus_wr <= 3873539789) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 722314582) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 3) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1236541331) && (crc_out <= 1882204640) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3570230953) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_out >= 506619708) && (crc_out <= 881775977)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 buffer_full ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HADDR >= 3673380533) && (HADDR <= 4099444456) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2066836982) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 203) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 224608026) && (HRDATA <= 429640499) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 1) && (HSIZE <= 3) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 3673380533) && (HADDR <= 4099444456) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 192) && (crc_idr_out <= 203) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 192) && (crc_idr_out <= 203) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 6115584) && (crc_out <= 506619708) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE >= 3) && (HSIZE <= 4) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1557947833) && (crc_init_out <= 1757499345) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2066836982) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2159244801) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 224608026) && (crc_poly_out <= 429640499) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out == 39) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 242) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 107) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 632774475) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 632774475) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 107) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 200) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 242) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 2) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 0) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1698942922) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2598159413) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3499468961) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2300163090) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 202) && (crc_idr_out <= 255) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 967574387) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 2) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 0) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 967574387) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_size == 3) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##1 (HSIZE >= 0) && (HSIZE <= 3) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 131) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3964712152) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 1) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 106) ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##2 !read_wait ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3502935201) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 2) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 5) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HTRANS == 2) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 1) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !buffer_write_en ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##2 (crc_out >= 88800522) && (crc_out <= 1848996316) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##2 (crc_out >= 88800522) && (crc_out <= 2052327924) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) && (crc_init_out >= 75933449) && (crc_init_out <= 3643988146) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3505748129) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 967574387) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 60) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1698942922) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1197844878) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3781800130) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1560649146) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 0) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HTRANS == 2) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2064493046) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_size == 3) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !buffer_write_en ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3499468961) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##1 !HSElx ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out == 249) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) && (crc_poly_out >= 2310611475) && (crc_poly_out <= 4292199679) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3499468961) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 148) && (crc_idr_out <= 200) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out == 39) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1882204640) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2844683859) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 2) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1984638956) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3964712152) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##2 (bus_wr >= 1942950887) && (bus_wr <= 3684186807) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1887562209) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 967574387) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3781800130) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2064493046) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##2 reset_pending ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1887562209) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 213) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 1) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 0) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 5) ##2 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 1) ##3 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 242) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2531640877) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 200) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 152) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 2) ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 39) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1560649146) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 242) ##3 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3505748129) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 39) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 632774475) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 1) ##2 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2300163090) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##2 (HWDATA >= 1942950887) && (HWDATA <= 3684186807) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##1 !HWRITE ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 152) && buffer_write_en ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 632774475) ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && buffer_write_en ##4 true) |-> (HWDATA >= 0) && (HWDATA <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##2 HREADY ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772) ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3502935201) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3499468961) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1197844878) ##4 true) |-> (bus_wr >= 0) && (bus_wr <= 3883528910));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2596808245) && (crc_out <= 4283959550) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2596808245) && (crc_out <= 4283959550) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HREADY && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 103) && (crc_idr_out <= 136) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 185) && (crc_idr_out <= 249) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 103) && (crc_idr_out <= 136) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 185) && (crc_idr_out <= 249) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2853632) && (bus_wr <= 1691386313) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2853632) && (HWDATA <= 1691386313) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 224608026) && (HRDATA <= 1327713694) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2367175706) && (crc_init_out <= 2948985439) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 1) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 5) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && !HRESETn ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out >= 173) && (crc_idr_out <= 184)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 5) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HRESETn ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out >= 92) && (crc_idr_out <= 107)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HRDATA >= 2174026243) && (HRDATA <= 2525290541)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 224608026) && (crc_poly_out <= 1327713694) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (bus_size == 2)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 956903282) && (crc_init_out <= 1757499345) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !reset_pending ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 !HRESETn) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HRDATA >= 1420327337) && (HRDATA <= 1843772379)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HTRANS == 2)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !buffer_full ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 131) && (HRDATA <= 138) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 6115584) && (crc_out <= 793334622) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 3)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 2899181145) && (crc_poly_out <= 3231643777)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 1205964175) && (bus_wr <= 1650790340)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 3697048760) && (HADDR <= 4201619700)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 1205964175) && (HWDATA <= 1650790340)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HRESETn) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_poly_out >= 833184611) && (crc_poly_out <= 940512624)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HSIZE == 7) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (bus_wr >= 345094441) && (bus_wr <= 712461140)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HSIZE == 6) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 buffer_full) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 HCLK) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 2179697155) && (crc_init_out <= 2269154318)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HWDATA >= 345094441) && (HWDATA <= 712461140)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2300163090) && (HADDR <= 2302104082) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HADDR >= 2383645724) && (HADDR <= 2517329964)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out >= 176) && (crc_idr_out <= 198)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 248065309) && (crc_init_out <= 1378259364)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!crc_idr_en ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HADDR >= 1396017062) && (HADDR <= 1560649146) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_init_out >= 2869000278) && (crc_init_out <= 3384321171)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out >= 59) && (crc_idr_out <= 68) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 7) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) && (crc_poly_out >= 2899181145) && (crc_poly_out <= 4292199679) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2412317727) && (HADDR <= 2638193210) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1349185440) && (HADDR <= 1915481060) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 6) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1820610521) && (crc_init_out <= 2405673502) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 111) && (crc_idr_out <= 139) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HWRITE ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 105) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##1 !buffer_full ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 0) && (crc_poly_out <= 2154808832) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##1 (crc_init_out >= 97363211) && (crc_init_out <= 2269154318) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (crc_idr_out == 38)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HWRITE ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 4) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out == 100) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2583999028) && (HWDATA <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2583999028) && (bus_wr <= 4292829951) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2930168925) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 6) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 1) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1429399978) && (HADDR <= 2177342467) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3954243287) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1557947833) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2466064421) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 650580813) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 0) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 119) && (crc_idr_out <= 135) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 5) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 4)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 1)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 110) && (crc_idr_out <= 138) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 4) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 612604745) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1822182361) && (HADDR <= 2879091799) && (HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2930168925) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2321201172) && (HWDATA <= 2930168925) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HSIZE == 6)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 (HTRANS == 3)) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 612604745) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 203) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !HCLK ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !crc_poly_en ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2238315018) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2321201172) && (bus_wr <= 2930168925) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HADDR >= 679719249) && (HADDR <= 2300163090)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 201563416) && (crc_init_out <= 2732990533)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2185495044) && (HADDR <= 2921740380) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 224542490) && (HADDR <= 2038521843) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2185495044) && (HADDR <= 2921740380) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 7924480) && (crc_init_out <= 1882356192) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_init_out >= 417886513) && (crc_init_out <= 956903282)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HADDR >= 3697048760) && (HADDR <= 3814667462) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3697048760) && (HADDR <= 3814667462) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 1327713694) && (crc_poly_out <= 1649107908) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_out >= 387163438) && (crc_out <= 1236541331) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 950241649) && (crc_poly_out <= 1327713694)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 40) && (crc_idr_out <= 69) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !crc_poly_en) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 HRESETn ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 429640499) && (crc_poly_out <= 950241649)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 6) && (HSIZE <= 7) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1904036834) && (crc_out <= 2104315898) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (HSIZE == 5) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 37) && (crc_idr_out <= 47)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1648760772) && (HADDR <= 2517329964) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 40) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 2838229074) && (crc_out <= 3145817719) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2561989681) && (crc_init_out <= 2641590842) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 47) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 213) && (HRDATA <= 249) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 3384321171) && (crc_init_out <= 3596028588) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 1948785128) && (crc_out <= 3954243287) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 read_wait) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 2010601967) && (HWDATA <= 2718477380) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_out >= 1659440581) && (crc_out <= 1882204640) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 122) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 2466064421) && (crc_init_out <= 2561989681) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2869000278) && (crc_init_out <= 3192330364) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_idr_out >= 94) && (crc_idr_out <= 100)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1015132537) && (bus_wr <= 1248487316) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 1015132537) && (bus_wr <= 1205964175) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 reset_pending ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 37) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 106) && (crc_idr_out <= 138) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2447914019) && (crc_poly_out <= 2563440689) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 2) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3358351504) && (crc_init_out <= 3384321171) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1015132537) && (HWDATA <= 1248487316) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_poly_out >= 2728705605) && (crc_poly_out <= 3378635922) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2273974287) && (bus_wr <= 2718477380) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_out >= 1501783987) && (crc_out <= 1948785128)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out >= 112) && (crc_idr_out <= 113) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HSElx) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 612604745) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 1) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_out >= 1501783987) && (crc_out <= 1948785128) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HADDR >= 2383645724) && (HADDR <= 2517329964) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 213) && (crc_idr_out <= 249) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 69) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 345094441) && (bus_wr <= 475177784) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 !HREADY ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2273974287) && (HWDATA <= 2718477380) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 612604745) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 345094441) && (HWDATA <= 475177784) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !HCLK ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HRDATA >= 40) && (HRDATA <= 69) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 3) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 69) && (crc_idr_out <= 76) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1987724780) && (crc_out <= 2497632297) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 2728705605) && (HRDATA <= 3378635922) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 2844683859) && (crc_poly_out <= 3231643777) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3596028588) && (crc_init_out <= 4161427184) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2838229074) && (crc_out <= 3145817719) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 106) && (HRDATA <= 138) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 1327713694) && (HRDATA <= 1693137353)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 69) && (HRDATA <= 76) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 40) && (HRDATA <= 69) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 2728705605) && (HRDATA <= 3378635922)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 950241649) && (HRDATA <= 1327713694)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (bus_wr >= 2010601967) && (bus_wr <= 2718477380) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 40) && (crc_idr_out <= 69) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HRDATA >= 1327713694) && (HRDATA <= 1649107908) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 131) && (crc_idr_out <= 138) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out >= 76) && (crc_idr_out <= 106) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_idr_out >= 40) && (crc_idr_out <= 69) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HWDATA >= 1887562209) && (HWDATA <= 2718477380) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (crc_poly_out >= 1327713694) && (crc_poly_out <= 1693137353)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HWDATA >= 1015132537) && (HWDATA <= 1205964175) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 2238315018) && (HADDR <= 3082300015) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_init_out >= 1984638956) && (crc_init_out <= 2179697155) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 138) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 buffer_full ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA >= 76) && (HRDATA <= 106) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 3206612606) && (bus_wr <= 3491623072) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 3)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (bus_wr >= 1887562209) && (bus_wr <= 2718477380) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 3206612606) && (HWDATA <= 3491623072) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HRDATA >= 429640499) && (HRDATA <= 950241649)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_poly_out >= 2899181145) && (crc_poly_out <= 3231643777) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_init_out >= 2179697155) && (crc_init_out <= 2869000278) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (crc_poly_out >= 940512624) && (crc_poly_out <= 1519608245) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HADDR >= 650580813) && (HADDR <= 2238315018) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE >= 0) && (HSIZE <= 1) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1519608245) && (crc_poly_out <= 1913980900) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en && read_wait ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2066836982) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 412867377) && (HWDATA <= 848486757) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2066836982) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 102) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2325040149) && (bus_wr <= 2931411549) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2325040149) && (HWDATA <= 2931411549) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 4099444456) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1969149930) && (HWDATA <= 2027527153) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 412867377) && (bus_wr <= 848486757) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1443717036) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1757499345) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out == 192) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 201) && (crc_idr_out <= 255) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 3) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1969149930) && (bus_wr <= 2027527153) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3) ##2 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2600987702) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HTRANS == 1) ##1 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1443717036) ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1434040234) && (HADDR <= 2177342467) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1434040234) && (HADDR <= 2177342467) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 92) && (crc_idr_out <= 142) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 92) && (crc_idr_out <= 142) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2167058946) && (crc_init_out <= 4272797949) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (HREADYOUT ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 249) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 679719249) && (HADDR <= 2300163090) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 249) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 56) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1529345462) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 477206328) && (crc_poly_out <= 1698942922) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1529345462) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2892014168) && (bus_wr <= 3181105787) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2892014168) && (HWDATA <= 3181105787) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2892014168) && (bus_wr <= 3181105787) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 170) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2892014168) && (HWDATA <= 3181105787) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1327713694) && (crc_poly_out <= 1918876644) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 188) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2598159413) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2598159413) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out >= 113) && (crc_idr_out <= 120)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE >= 3) && (HSIZE <= 4) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1757499345) && (crc_init_out <= 1758267857) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_poly_out >= 2765772361) && (crc_poly_out <= 3206754942)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out >= 180) && (crc_idr_out <= 184)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_idr_out >= 192) && (crc_idr_out <= 203) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out >= 59) && (crc_idr_out <= 68)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (HRDATA >= 2525290541) && (HRDATA <= 3027607144)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out >= 105) && (crc_idr_out <= 107)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 192) && (crc_idr_out <= 203) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out >= 32) && (crc_idr_out <= 39)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 2) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (crc_init_out >= 1557947833) && (crc_init_out <= 1757499345) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 189) && (crc_idr_out <= 255) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2907952218) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2307110931) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 201) && (crc_idr_out <= 255) ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 1)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (crc_idr_out == 106)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 2)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1087474049) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out == 107) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HSIZE == 4)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 (HTRANS == 1)) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##2 (HADDR >= 166201107) && (HADDR <= 2071010806) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out == 113) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2512488491) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1848531420) && (HWDATA <= 2066836982) ##2 (HADDR >= 166201107) && (HADDR <= 2159244801) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##3 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 84) && (crc_idr_out <= 124) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2846348883) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1560649146) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1396017062) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 2772008522) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1560649146) && (HADDR <= 2772008522) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1564378554) && (crc_poly_out <= 2770961994) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1434853291) && (crc_poly_out <= 2175083523) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2462084645) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2462084645) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 2525290541) && (HRDATA <= 3820465863)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 39) && (crc_idr_out <= 107)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 2525290541) && (crc_out <= 3820465863)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 1) && (HTRANS <= 3) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 74) && (crc_idr_out <= 137) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (HREADYOUT ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_write_en ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2583999028) && (HWDATA <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2583999028) && (bus_wr <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2738390598) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 4) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2321201172) && (bus_wr <= 2930168925) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 HWRITE) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 362648875) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 1) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1248487316) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 612604745) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (crc_idr_out == 106) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 940512624) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2104315898) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 345094441) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3570230953) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3596028588) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1241070995) && (bus_wr <= 1824506329) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2273974287) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2325040149) && (bus_wr <= 2931411549) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 131) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3607992494) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 98) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 5) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HTRANS == 0) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1519608245) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1648760772) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2838229074) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 HRESETn ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1758267857) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 6) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2447914019) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1913980900) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 196) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1248487316) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1241070995) && (HWDATA <= 1824506329) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 1)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 !crc_poly_en ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2466064421) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3192330364) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3384321171) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3697048760) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 !HREADY ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3814667462) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 (HSIZE == 4)) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2563440689) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 0) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 612604745) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1501783987) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 345094441) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2718477380) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 362648875) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 3358351504) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT && (crc_idr_out == 112) ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 138) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1015132537) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3145817719) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 (HSIZE == 6) ##2 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1015132537) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 HWRITE ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3105968242) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 468242231) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2321201172) && (HWDATA <= 2930168925) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3226060416) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2718477380) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HRDATA == 106) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 (HTRANS == 2) ##1 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2869000278) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3491623072) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 4) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2273974287) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1659440581) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2517329964) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 122) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 !HCLK) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1904036834) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3491623072) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 4161427184) ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2325040149) && (HWDATA <= 2931411549) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 37)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2447914019) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2447914019) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (HREADYOUT && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2367971354) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2367971354) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (HSElx && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (HCLK && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2595522613) && (crc_init_out <= 4140011245) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 7) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1527504310) && (HWDATA <= 3499468961) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 242) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 254) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) && (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 39) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 477206328) && (crc_poly_out <= 899729771) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1527504310) && (bus_wr <= 3499468961) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 148) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 2867396693) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 148) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 2867396693) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2364856857) && (bus_wr <= 2574875698) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1422478761) && (crc_out <= 2137453566) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1750848976) && (crc_init_out <= 2449188387) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out == 254)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 192) && crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out == 180)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out == 113)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1443717036) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2293723665) && (crc_init_out <= 2529889325) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##1 (crc_idr_out == 68)) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1757499345) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HTRANS == 1) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 (HSIZE == 3) ##1 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1443717036) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2364856857) && (HWDATA <= 2574875698) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 4099444456) ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 104) && (crc_idr_out <= 152) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 1527504310) && (HWDATA <= 3499468961)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 544641344) && (HRDATA <= 2188632580) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 reset_pending) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HWRITE) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 152) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HADDR >= 679719249) && (HADDR <= 1626774977)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HREADYOUT) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 544641344) && (crc_out <= 2188632580) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 3275097222) && (HRDATA <= 3820465863)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 3275097222) && (crc_out <= 3820465863)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HSElx) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 1527504310) && (bus_wr <= 3499468961)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) (!HREADYOUT ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HRESETn) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 read_wait) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 201563416) && (crc_init_out <= 484340025)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2965171809) && (crc_out <= 3820465863) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 buffer_full) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2965171809) && (HRDATA <= 3820465863) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HCLK) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2576024115) && (crc_poly_out <= 4285641470) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1882356192) && (crc_init_out <= 2428647969) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2007561199) && (crc_poly_out <= 2333968406) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2007561199) && (crc_poly_out <= 2333968406) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1507567027) && (crc_poly_out <= 1863677406) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1436436395) && (crc_out <= 2144334847) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1436436395) && (crc_out <= 2144334847) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 501763899) && (bus_wr <= 990615414) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 501763899) && (HWDATA <= 990615414) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 203)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 128) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 429640499) && (HRDATA <= 3378635922) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 506619708) && (crc_out <= 3954243287) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 468242231) && (HADDR <= 3445052058) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 127) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1925356005) && (crc_poly_out <= 2181851652) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1925356005) && (crc_poly_out <= 2181851652) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 112) && (crc_idr_out <= 153) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en && read_wait ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1419705769) && (bus_wr <= 1689915337) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1343978400) && (HWDATA <= 1986089964) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1343978400) && (bus_wr <= 1986089964) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 679719249) && (HADDR <= 1560649146) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 112) && (crc_idr_out <= 153) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1419705769) && (HWDATA <= 1689915337) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 355448106) && (crc_init_out <= 1690844617) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_write_en ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1343978400) && (HWDATA <= 1986089964) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1343978400) && (bus_wr <= 1986089964) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2201014790) && (crc_init_out <= 2869561942) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1691386313) && (HWDATA <= 1947215336) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1824506329) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1824506329) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2303936018) && (crc_init_out <= 2490748456) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1691386313) && (bus_wr <= 1947215336) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2444911651) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2444911651) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1756142545) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2137453566) && (crc_out <= 2858762836) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2144121855) && (crc_out <= 2858762836) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 1419705769) && (bus_wr <= 1689915337)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 200) && (crc_idr_out <= 254) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1317027229) && (crc_poly_out <= 1918876644) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 3659963060) && (crc_init_out <= 4140011245) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 39) && (crc_idr_out <= 59)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 152) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 265420575) && (HWDATA <= 1519875509) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 265420575) && (bus_wr <= 1519875509) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 198) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 1419705769) && (HWDATA <= 1689915337)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1690844617) && (crc_init_out <= 2732990533) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 544641344) && (crc_out <= 1843772379)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1317027229) && (crc_poly_out <= 1918876644) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE >= 1) && (HSIZE <= 2)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 143) && (crc_idr_out <= 198) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS >= 2) && (HTRANS <= 3)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 544641344) && (HRDATA <= 1843772379)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2309310995) && (crc_init_out <= 2936869982) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2201014790) && (crc_init_out <= 2879892567) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1840241115) && (HWDATA <= 2392682013) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1885309920) && (HADDR <= 2462084645) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2181851652) && (crc_poly_out <= 2923929692) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2416653856) && (crc_poly_out <= 3000060517) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1538184631) && (bus_wr <= 2033215986) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2161627649) && (crc_init_out <= 2539928622) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1840241115) && (bus_wr <= 2392682013) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1538184631) && (HWDATA <= 2033215986) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 88) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1649107908) && (crc_poly_out <= 1664026566)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1760339409) && (HADDR <= 2165744642) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 100) && (crc_idr_out <= 150) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1760339409) && (HADDR <= 2165744642) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2438894114) && (bus_wr <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2569676338) && (crc_out <= 2972849762) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1348031392) && (crc_poly_out <= 1770561491) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2438894114) && (HWDATA <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2569676338) && (crc_out <= 2972849762) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1348031392) && (crc_poly_out <= 1770561491) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2765772361) && (crc_poly_out <= 4247315706) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2064493046) && (HADDR <= 2300163090) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2483648040) && (bus_wr <= 3499468961) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 242) && (crc_idr_out <= 254) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2483648040) && (HWDATA <= 3499468961) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 39) && (crc_idr_out <= 56) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 544641344) && (crc_out <= 1420327337) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 544641344) && (HRDATA <= 1420327337) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 98) && (crc_idr_out <= 107) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1698942922) && (crc_poly_out <= 2765772361) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1869080542) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 355448106) && (crc_init_out <= 484340025) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 2) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1422478761) && (crc_out <= 2137453566) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2426851873) && (HADDR <= 2598159413) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1527576502) && (crc_init_out <= 2745769031) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1664238534) && (bus_wr <= 1824506329) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2321201172) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2379230747) && (crc_poly_out <= 2968450145) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1664238534) && (HWDATA <= 1824506329) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2426851873) && (HADDR <= 2598159413) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2321201172) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 404954416) && (HADDR <= 4146695406) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1650790340) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1650790340) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2447914019) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 242) && (crc_idr_out <= 254)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1843772379) && (crc_out <= 2188632580) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1843772379) && (HRDATA <= 2188632580) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HADDR >= 3502935201) && (HADDR <= 3781800130)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 4)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 2732990533) && (crc_init_out <= 3659963060)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HADDR >= 2064493046) && (HADDR <= 2300163090)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1719032780) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 544641344) && (HRDATA <= 1420327337)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 3)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 98) && (crc_idr_out <= 107)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HREADY) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1895008225) && (crc_poly_out <= 2447914019) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 2)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE >= 0) && (HSIZE <= 1)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 544641344) && (crc_out <= 1420327337)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2412317727) && (HADDR <= 2600987702) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_write_en ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2017329648) && (HADDR <= 2341390871) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3021184104) && (HADDR <= 3414322327) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2426851873) && (HADDR <= 2506754602) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2017329648) && (HADDR <= 2341390871) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2426851873) && (HADDR <= 2506754602) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1529345462) && (bus_wr <= 2718477380) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2425771041) && (HADDR <= 2506754602) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2425771041) && (HADDR <= 2506754602) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 204) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2412317727) && (HADDR <= 2600987702) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1529345462) && (HWDATA <= 2718477380) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 2884890711) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 429640499) && (HRDATA <= 1664026566) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 506619708) && (crc_out <= 1948785128) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 83) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 2) && (HTRANS <= 3) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HREADY && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 88)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2238315018) && (HADDR <= 3445052058) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 47)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HSElx && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2468806694) && (HADDR <= 4286795007) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (HREADY ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 3906680529) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HSElx ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 49) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (HCLK ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1756142545) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2124799485) && (bus_wr <= 4292829951) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2124799485) && (HWDATA <= 4292829951) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 152) && (crc_idr_out <= 200) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 4050057954) && (crc_poly_out <= 4247315706) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2008877551) && (bus_wr <= 2318115860) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 98) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2083673592) && (HWDATA <= 2350089752) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2196676101) && (HADDR <= 2341390871) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1422478761) && (crc_out <= 2137453566) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2196676101) && (HADDR <= 2341390871) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2008877551) && (HWDATA <= 2318115860) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2083673592) && (bus_wr <= 2350089752) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!read_wait ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!buffer_full ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 6) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 1)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1820350425) && (bus_wr <= 2718477380) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !buffer_write_en) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2196676101) && (HADDR <= 2302104082) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2196676101) && (HADDR <= 2302104082) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 200) ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_size == 3)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 2)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 3204468350) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2174424067) && (HADDR <= 2598159413) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 0) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1820350425) && (HWDATA <= 2718477380) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 3445052058) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 0)) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 1432096682) && (crc_init_out <= 2161627649) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2181851652) && (crc_poly_out <= 2923929692) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2181851652) && (crc_poly_out <= 2923929692) ##3 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 4143872) && (bus_wr <= 2168292354) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HRESETn ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 489758522) && (HADDR <= 4286795007) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2181851652) && (crc_poly_out <= 2923929692) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2181851652) && (crc_poly_out <= 2923929692) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 4143872) && (HWDATA <= 2168292354) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en && read_wait) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2930168925) && (bus_wr <= 3491623072) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en && reset_pending) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2466064421) && (crc_init_out <= 2641590842) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 506619708) && (crc_out <= 1501783987) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 722314582) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 37) && (crc_idr_out <= 49) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2930168925) && (HWDATA <= 3491623072) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3082300015) && (HADDR <= 3445052058) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 86) && (crc_idr_out <= 169) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1327713694) && (HRDATA <= 1664026566) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 5) && (HSIZE <= 7) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 49)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 722314582) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1939529191) && (crc_out <= 2418929696) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 120) && (crc_idr_out <= 161) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 120) && (crc_idr_out <= 161) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1507567027) && (crc_poly_out <= 1863677406) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1507567027) && (crc_poly_out <= 1863677406) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2124799485) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2124799485) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2124799485) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2124799485) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 37345540) && (HWDATA <= 2161355777) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 37345540) && (bus_wr <= 2161355777) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 37345540) && (HWDATA <= 2161355777) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 37345540) && (bus_wr <= 2161355777) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 4143872) && (bus_wr <= 1848531420) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 4143872) && (HWDATA <= 1848531420) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2142278655) && (bus_wr <= 4292829951) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 1) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2142278655) && (HWDATA <= 4292829951) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 2) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2053874164) && (HWDATA <= 2852631124) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2053874164) && (bus_wr <= 2852631124) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 108) && (crc_idr_out <= 124) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2202308614) && (crc_poly_out <= 2415393823) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2202308614) && (crc_poly_out <= 2415393823) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) (buffer_full ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 525730110) && (HADDR <= 4146695406) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 503855420) && (HADDR <= 4146695406) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2125031933) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4281948926) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2603911734) && (bus_wr <= 4292829951) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2143420415) && (crc_init_out <= 4281948926) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2603911734) && (HWDATA <= 4292829951) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2326546965) && (HADDR <= 4286795007) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 85) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 590355270) && (bus_wr <= 612604745) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2930168925) && (HWDATA <= 3206612606) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2728705605) && (HRDATA <= 3378635922) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2930168925) && (bus_wr <= 3206612606) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 881775977) && (crc_out <= 1501783987) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 5) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2128465405) && (crc_init_out <= 4288370943) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2561989681) && (crc_init_out <= 2641590842) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1649107908) && (HRDATA <= 1664026566)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 3575428266) && (crc_out <= 3954243287) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 468242231) && (HADDR <= 650580813) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3082300015) && (HADDR <= 3226060416) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HCLK ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 590355270) && (HWDATA <= 612604745) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1771177939) && (HADDR <= 2192097285) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1343978400) && (HWDATA <= 1986089964) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1343978400) && (bus_wr <= 1986089964) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1771177939) && (HADDR <= 2192097285) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HSElx ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (reset_pending ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 1) && (bus_size <= 2) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2447370275) && (crc_init_out <= 4281948926) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2367175706) && (crc_init_out <= 2948985439) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 6) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2780725323) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 1582134204) && (crc_out <= 2789113420) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size == 3) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 62) && (crc_idr_out <= 124) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 2) && (bus_size <= 3) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 3) && (HSIZE <= 4) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1370179491) && (HADDR <= 2009573871) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1370179491) && (HADDR <= 2009573871) ##1 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 50) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) (read_wait ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 4) && (HSIZE <= 7) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2238315018)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2641590842)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 590355270)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 0) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3226060416)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 468242231)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 2) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2728705605)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 612604745)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3206612606)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 590355270)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 612604745)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2466064421)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1758267857)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2728705605)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 1557947833)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 429640499)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 650580813)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 956903282)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2561989681)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3378635922)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3082300015)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 2930168925)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1664026566)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 3445052058)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 2930168925)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 144) && (crc_idr_out <= 169) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 141) && (crc_idr_out <= 169) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 722314582)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1649107908)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 722314582)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 3) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) && crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1327713694)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 3491623072)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3206612606)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1948785128)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1327713694)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 6) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 1664026566)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1649107908)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 429640499)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 3491623072)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 3378635922)) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!crc_poly_en ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS >= 0) && (HTRANS <= 1) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 0) && (crc_idr_out <= 61) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3038584938) && (HADDR <= 4146695406) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2401085470) && (bus_wr <= 4292829951) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!reset_pending ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HRESETn ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_size >= 0) && (bus_size <= 1) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2401085470) && (HWDATA <= 4292829951) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 3021184104) && (HADDR <= 4146695406) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2236613130) && (HADDR <= 4146695406) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 1) && (HSIZE <= 3) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1339250079) && (HWDATA <= 1986089964) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2321201172) && (bus_wr <= 2930168925) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 152) && (crc_idr_out <= 169) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2367175706) && (crc_init_out <= 2948985439) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2325040149) && (HWDATA <= 2931411549) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2325040149) && (bus_wr <= 2931411549) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1339250079) && (bus_wr <= 1986089964) ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2321201172) && (HWDATA <= 2930168925) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 7) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 37345540) && (HWDATA <= 1887562209) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 37345540) && (HWDATA <= 1887562209) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 37345540) && (bus_wr <= 1887562209) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 37345540) && (bus_wr <= 1887562209) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2907551834) && (HADDR <= 4146695406) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2179697155) && (crc_init_out <= 2876000854) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2579527731) && (crc_init_out <= 4281948926) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 128) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (!HREADY ##2 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 5) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 169) && (crc_idr_out <= 255) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 168) && (crc_idr_out <= 255) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 2) && (HSIZE <= 3) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##4 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2185495044) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 125) && (crc_idr_out <= 189) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##2 crc_idr_en ##2 true) |-> (HSIZE >= 2) && (HSIZE <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2927252572) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 191) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 167) && (crc_idr_out <= 255) ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2177342467) && (HADDR <= 2600987702) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 51) && (crc_idr_out <= 99) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE >= 0) && (HSIZE <= 1) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 129) && (crc_idr_out <= 169) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1352873889) && (HWDATA <= 2053874164) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1352873889) && (bus_wr <= 2053874164) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 2188632580) && (HRDATA <= 2525290541) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 2118700028) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 2118700028) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 1) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) (HWRITE ##4 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 151) && (crc_idr_out <= 203) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2179697155) && (crc_init_out <= 2876000854) ##3 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 170) && (crc_idr_out <= 255) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2125031933) && (crc_init_out <= 4288370943) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 2177342467) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 1569109947) && (HADDR <= 2775750730) ##1 crc_poly_en) |-> (crc_poly_out >= 340057896) && (crc_poly_out <= 4292199679));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2411200031) && (crc_init_out <= 4272797949) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (bus_wr >= 337909544) && (bus_wr <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 0) && (bus_wr <= 1824506329) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 0) && (HWDATA <= 1824506329) ##2 (crc_out >= 1987724780) && (crc_out <= 2171160066)) |-> (HWDATA >= 337909544) && (HWDATA <= 4292829951));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2465992741) && (crc_init_out <= 4272797949) ##4 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1869080542) ##3 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 0) && (HADDR <= 1756142545) ##2 !HREADYOUT ##1 true) |-> (HADDR >= 425881906) && (HADDR <= 4286795007));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2442167843) && (crc_init_out <= 4288370943) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2160050177) && (crc_poly_out <= 4292199679) ##3 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 4068980453) && (crc_init_out <= 4140011245) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2185495044) && (HADDR <= 4282113278) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 2539736110) && (crc_init_out <= 4288370943) ##2 crc_idr_en) |-> (crc_init_out >= 0) && (crc_init_out <= 3897700560));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2157855745) && (crc_poly_out <= 4292199679) ##1 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 2144334847) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2187556356) && (HADDR <= 4286795007) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2171160066) && (crc_out <= 4289536767) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 2126905853) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 56) && (crc_idr_out <= 59) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 0) && (crc_out <= 1909052387) ##1 crc_poly_en ##3 true) |-> (crc_out >= 356745002) && (crc_out <= 4289536767));
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2418929696) && (crc_out <= 4289536767) ##1 crc_idr_en ##3 true) |-> (crc_out >= 0) && (crc_out <= 3980557530));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2501056042) && (crc_poly_out <= 4292199679) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2600987702) && (HADDR <= 4286795007) ##1 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 2545869359) && (crc_poly_out <= 4292199679) ##2 buffer_write_en ##1 true) |-> (crc_poly_out >= 0) && (crc_poly_out <= 3972982489));
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 3411837078) && (HRDATA <= 3561717928) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out >= 0) && (crc_init_out <= 1871861215) ##1 crc_idr_en ##3 true) |-> (crc_init_out >= 366802731) && (crc_init_out <= 4288370943));
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 2616783415) && (HADDR <= 4286795007) ##2 crc_poly_en ##2 true) |-> (HADDR >= 0) && (HADDR <= 3919152851));
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (crc_poly_en ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (crc_idr_en) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 107) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 75) && (crc_idr_out <= 254)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_init_out >= 375094060) && (crc_init_out <= 4068980453)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 98) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 HREADY ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS >= 0) && (HTRANS <= 1) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 HREADYOUT ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 56) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_init_out >= 375094060) && (crc_init_out <= 3167502969) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 read_wait ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_poly_out >= 1047465852) && (crc_poly_out <= 4050057954)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 HCLK ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_init_out >= 2732990533) && (crc_init_out <= 4068980453)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 HSElx ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !buffer_full) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 254) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !buffer_full ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 39) && (crc_idr_out <= 107) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 HWRITE ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HRDATA >= 2525290541) && (HRDATA <= 3490386592) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_out >= 2525290541) && (crc_out <= 3490386592) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 reset_pending ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 0) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 182) && (crc_idr_out <= 254) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !HWRITE ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 39) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_poly_out >= 1689641929) && (crc_poly_out <= 2765772361) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 0) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !reset_pending) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 read_wait) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 340057896) && (crc_poly_out <= 741155672) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !HWRITE) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 75) && (crc_idr_out <= 144)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 reset_pending ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE >= 0) && (HSIZE <= 2) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 175018772) && (HWDATA <= 967574387) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HSElx ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 143) && (crc_idr_out <= 200)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 175018772) && (bus_wr <= 967574387) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HCLK ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HSElx ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !buffer_write_en) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_poly_out >= 2418686496) && (crc_poly_out <= 4050057954) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_wr >= 175018772) && (bus_wr <= 962595186) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_poly_out >= 340057896) && (crc_poly_out <= 741155672) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HWDATA >= 175018772) && (HWDATA <= 962595186) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 544641344) && (HRDATA <= 1843772379) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 544641344) && (HRDATA <= 1843772379) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 544641344) && (crc_out <= 1843772379) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 98) && (crc_idr_out <= 143) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1698942922) && (crc_poly_out <= 4050057954) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 1689915337) && (HWDATA <= 3499468961) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en && read_wait ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 1527504310) && (bus_wr <= 2483648040) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (!HWRITE && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 1689915337) && (bus_wr <= 3499468961) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (bus_wr >= 1689915337) && (bus_wr <= 3499468961) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1420327337) && (HRDATA <= 2188632580) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HRESETn ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_init_out >= 375094060) && (crc_init_out <= 1690844617) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 1420327337) && (crc_out <= 2188632580) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 3275097222) && (crc_out <= 3490386592) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_idr_out >= 143) && (crc_idr_out <= 182) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !buffer_write_en ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 1527504310) && (HWDATA <= 2483648040) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 3) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 1420327337) && (HRDATA <= 2188632580) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HWDATA >= 1689915337) && (HWDATA <= 3499468961) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 544641344) && (crc_out <= 1843772379) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HTRANS == 3) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_init_out >= 3659963060) && (crc_init_out <= 4140011245) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE >= 4) && (HSIZE <= 5) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out >= 39) && (crc_idr_out <= 59) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HTRANS >= 2) && (HTRANS <= 3) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 175018772) && (bus_wr <= 632774475) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 !HRESETn) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 175018772) && (HWDATA <= 632774475) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_init_out >= 2732990533) && (crc_init_out <= 3167502969)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_poly_out >= 340057896) && (crc_poly_out <= 571580228) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE >= 1) && (HSIZE <= 2) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 182) && (crc_idr_out <= 254)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HCLK ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE >= 0) && (HSIZE <= 1)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_poly_out >= 2418686496) && (crc_poly_out <= 4050057954)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 1843772379) && (crc_out <= 2188632580) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 1843772379) && (crc_out <= 2188632580) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HRDATA >= 1843772379) && (HRDATA <= 2188632580) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out >= 182) && (crc_idr_out <= 200) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA >= 1843772379) && (HRDATA <= 2188632580) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE >= 0) && (HSIZE <= 1) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE >= 0) && (HSIZE <= 1) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HRDATA >= 1843772379) && (HRDATA <= 2188632580) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 !buffer_write_en ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 182) && (crc_idr_out <= 200) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_idr_out >= 39) && (crc_idr_out <= 98) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HWDATA >= 175018772) && (HWDATA <= 311937829) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR >= 679719249) && (HADDR <= 1197844878) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (bus_wr >= 1689915337) && (bus_wr <= 2483648040) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_poly_out >= 477206328) && (crc_poly_out <= 741155672) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_idr_out >= 98) && (crc_idr_out <= 107) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_init_out >= 1690844617) && (crc_init_out <= 2732990533) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (crc_out >= 3411837078) && (crc_out <= 3490386592) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 59) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA >= 2483648040) && (HWDATA <= 3499468961) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 1) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_poly_out >= 2418686496) && (crc_poly_out <= 2765772361) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 2) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out >= 1698942922) && (crc_poly_out <= 2765772361) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HTRANS == 1) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr >= 2483648040) && (bus_wr <= 3499468961) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HWDATA >= 1689915337) && (HWDATA <= 2483648040) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HWDATA >= 2483648040) && (HWDATA <= 3499468961) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out >= 2188632580) && (crc_out <= 2525290541) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (bus_wr >= 2483648040) && (bus_wr <= 3499468961) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HTRANS == 3) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (bus_wr >= 175018772) && (bus_wr <= 311937829) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HTRANS == 3) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_out >= 2188632580) && (crc_out <= 2525290541) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && buffer_write_en ##2 reset_pending ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && buffer_write_en ##3 HREADYOUT ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 1) && buffer_write_en ##4 HREADY) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 3)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_init_out >= 3506767010) && (crc_init_out <= 4068980453)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 182) && (crc_idr_out <= 200)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_poly_out >= 477206328) && (crc_poly_out <= 571580228)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 4) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HWDATA >= 2483648040) && (HWDATA <= 4028445920)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HRDATA >= 544641344) && (HRDATA <= 1843772379)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 !HREADY ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_poly_out >= 1689641929) && (crc_poly_out <= 2418686496)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (bus_wr >= 2483648040) && (bus_wr <= 4028445920)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_out >= 544641344) && (crc_out <= 1843772379)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_poly_out >= 2765772361) && (crc_poly_out <= 4050057954)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !HREADY ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (crc_idr_out >= 75) && (crc_idr_out <= 98)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3561717928) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2188632580) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_idr_out == 200) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2064493046) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1843772379) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 544641344) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3561717928) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2188632580) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1689915337) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1843772379) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 !buffer_write_en ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1689915337) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 0) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HSIZE == 0) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 4050057954) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_init_out == 2732990533) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HWDATA == 1419705769) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 1) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 1) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (HSIZE == 0) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HSIZE == 5) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 544641344) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (!HSElx && (HSIZE == 1) && buffer_write_en ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 679719249) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((bus_wr == 1419705769) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_poly_out == 2765772361) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (crc_idr_out >= 39) && (crc_idr_out <= 59) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 5) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 2300163090) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 2525290541) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 3411837078) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HRDATA == 1420327337) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 1420327337) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HTRANS == 1) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##1 (crc_idr_out == 39) ##3 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##2 (HTRANS == 2) ##2 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 0) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((HADDR == 1197844878) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 2525290541) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) ((crc_out == 3411837078) ##4 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##3 (HSIZE == 2) ##1 true) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HTRANS == 1)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 5)) |-> HREADYOUT);
assert property(@(posedge DEFAULT_CLOCK) (buffer_write_en ##4 (HSIZE == 0)) |-> HREADYOUT);
