# 4-Request-First-Come-First-Serve-Arbiter
4 request first come first serve arbiter design using verilog HDL
