#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000085bd20 .scope module, "RegisterFile" "RegisterFile" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "SrcReg1"
    .port_info 3 /INPUT 4 "SrcReg2"
    .port_info 4 /INPUT 4 "DstReg"
    .port_info 5 /INPUT 1 "WriteReg"
    .port_info 6 /INPUT 16 "DstData"
    .port_info 7 /INOUT 16 "SrcData1"
    .port_info 8 /INOUT 16 "SrcData2"
o0000000002d449d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002ef7670_0 .net "DstData", 15 0, o0000000002d449d8;  0 drivers
o0000000002e60dc8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000002ef7fd0_0 .net "DstReg", 3 0, o0000000002e60dc8;  0 drivers
v0000000002ef68b0_0 .net "RWL1", 15 0, L_0000000002efab90;  1 drivers
v0000000002ef7e90_0 .net "RWL2", 15 0, L_0000000002efc670;  1 drivers
o0000000002d44978 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0000000002ce9000 .island tran;
p0000000002d44978 .port I0000000002ce9000, o0000000002d44978;
v0000000002ef70d0_0 .net8 "SrcData1", 15 0, p0000000002d44978;  0 drivers, strength-aware
o0000000002d449a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0000000002ce8900 .island tran;
p0000000002d449a8 .port I0000000002ce8900, o0000000002d449a8;
v0000000002ef5f50_0 .net8 "SrcData2", 15 0, p0000000002d449a8;  0 drivers, strength-aware
o0000000002e5d618 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000002ef84d0_0 .net "SrcReg1", 3 0, o0000000002e5d618;  0 drivers
o0000000002e5f1d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000002ef7490_0 .net "SrcReg2", 3 0, o0000000002e5f1d8;  0 drivers
v0000000002ef7b70_0 .net "WWL", 15 0, L_0000000002effaf0;  1 drivers
o0000000002e60e28 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002ef66d0_0 .net "WriteReg", 0 0, o0000000002e60e28;  0 drivers
o0000000002d40088 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002ef7c10_0 .net "clk", 0 0, o0000000002d40088;  0 drivers
o0000000002d40118 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002ef7030_0 .net "rst", 0 0, o0000000002d40118;  0 drivers
L_0000000002f004f0 .part L_0000000002effaf0, 0, 1;
L_0000000002f006d0 .part L_0000000002efab90, 0, 1;
L_0000000002f01cb0 .part L_0000000002efc670, 0, 1;
L_0000000002f04d70 .part L_0000000002effaf0, 1, 1;
L_0000000002f04cd0 .part L_0000000002efab90, 1, 1;
L_0000000002f04050 .part L_0000000002efc670, 1, 1;
L_0000000002f08290 .part L_0000000002effaf0, 2, 1;
L_0000000002f092d0 .part L_0000000002efab90, 2, 1;
L_0000000002f07ed0 .part L_0000000002efc670, 2, 1;
L_0000000002f0c430 .part L_0000000002effaf0, 3, 1;
L_0000000002f0c1b0 .part L_0000000002efab90, 3, 1;
L_0000000002f0a590 .part L_0000000002efc670, 3, 1;
L_0000000002f0d510 .part L_0000000002effaf0, 4, 1;
L_0000000002f0e4b0 .part L_0000000002efab90, 4, 1;
L_0000000002f0e230 .part L_0000000002efc670, 4, 1;
L_0000000002f12150 .part L_0000000002effaf0, 5, 1;
L_0000000002f13af0 .part L_0000000002efab90, 5, 1;
L_0000000002f13c30 .part L_0000000002efc670, 5, 1;
L_0000000002f16070 .part L_0000000002effaf0, 6, 1;
L_0000000002f12a10 .part L_0000000002efab90, 6, 1;
L_0000000002f15350 .part L_0000000002efc670, 6, 1;
L_0000000002f18a50 .part L_0000000002effaf0, 7, 1;
L_0000000002f18b90 .part L_0000000002efab90, 7, 1;
L_0000000002f171f0 .part L_0000000002efc670, 7, 1;
L_0000000002f1b570 .part L_0000000002effaf0, 8, 1;
L_0000000002f1b110 .part L_0000000002efab90, 8, 1;
L_0000000002f1b070 .part L_0000000002efc670, 8, 1;
L_0000000002f20570 .part L_0000000002effaf0, 9, 1;
L_0000000002f20110 .part L_0000000002efab90, 9, 1;
L_0000000002f1f350 .part L_0000000002efc670, 9, 1;
L_0000000002f210b0 .part L_0000000002effaf0, 10, 1;
L_0000000002f21d30 .part L_0000000002efab90, 10, 1;
L_0000000002f21010 .part L_0000000002efc670, 10, 1;
L_0000000002f23d10 .part L_0000000002effaf0, 11, 1;
L_0000000002f23db0 .part L_0000000002efab90, 11, 1;
L_0000000002f231d0 .part L_0000000002efc670, 11, 1;
L_000000000302c920 .part L_0000000002effaf0, 12, 1;
L_000000000302c380 .part L_0000000002efab90, 12, 1;
L_000000000302a580 .part L_0000000002efc670, 12, 1;
L_000000000302d3c0 .part L_0000000002effaf0, 13, 1;
L_000000000302d640 .part L_0000000002efab90, 13, 1;
L_000000000302d1e0 .part L_0000000002efc670, 13, 1;
L_000000000302f3a0 .part L_0000000002effaf0, 14, 1;
L_0000000003030ca0 .part L_0000000002efab90, 14, 1;
L_00000000030300c0 .part L_0000000002efc670, 14, 1;
L_0000000003031ba0 .part L_0000000002effaf0, 15, 1;
L_0000000003031c40 .part L_0000000002efab90, 15, 1;
L_0000000003035200 .part L_0000000002efc670, 15, 1;
S_0000000000878b10 .scope module, "R0" "Register" 2 11, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002b64f80_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002b65020_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002b65d40_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002b65de0_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  1 drivers
v0000000002b655c0_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  1 drivers
v0000000002b650c0_0 .net "WriteReg", 0 0, L_0000000002f004f0;  1 drivers
v0000000002b65980_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b65200_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002efe330 .part o0000000002d449d8, 0, 1;
L_0000000002efe470 .part o0000000002d449d8, 1, 1;
L_0000000002efd610 .part o0000000002d449d8, 2, 1;
L_0000000002eff9b0 .part o0000000002d449d8, 3, 1;
L_0000000002eff0f0 .part o0000000002d449d8, 4, 1;
L_0000000002effd70 .part o0000000002d449d8, 5, 1;
L_0000000002efeb50 .part o0000000002d449d8, 6, 1;
L_0000000002efe790 .part o0000000002d449d8, 7, 1;
L_0000000002efebf0 .part o0000000002d449d8, 8, 1;
L_0000000002f021b0 .part o0000000002d449d8, 9, 1;
L_0000000002f00bd0 .part o0000000002d449d8, 10, 1;
L_0000000002f02430 .part o0000000002d449d8, 11, 1;
L_0000000002f00810 .part o0000000002d449d8, 12, 1;
L_0000000002f00630 .part o0000000002d449d8, 13, 1;
L_0000000002effff0 .part o0000000002d449d8, 14, 1;
L_0000000002f00c70 .part o0000000002d449d8, 15, 1;
p0000000002d40298 .port I0000000002ce9000, L_0000000002eff550;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002d40298;
p0000000002d402c8 .port I0000000002ce8900, L_0000000002efe510;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002d402c8;
p0000000002d40778 .port I0000000002ce9000, L_0000000002eff7d0;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002d40778;
p0000000002d407a8 .port I0000000002ce8900, L_0000000002efded0;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002d407a8;
p0000000002d426f8 .port I0000000002ce9000, L_0000000002efe0b0;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002d426f8;
p0000000002d42728 .port I0000000002ce8900, L_0000000002effcd0;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002d42728;
p0000000002d42b78 .port I0000000002ce9000, L_0000000002efd6b0;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002d42b78;
p0000000002d42ba8 .port I0000000002ce8900, L_0000000002efd750;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002d42ba8;
p0000000002d42ff8 .port I0000000002ce9000, L_0000000002eff910;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002d42ff8;
p0000000002d43028 .port I0000000002ce8900, L_0000000002efe3d0;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002d43028;
p0000000002d43478 .port I0000000002ce9000, L_0000000002eff5f0;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002d43478;
p0000000002d434a8 .port I0000000002ce8900, L_0000000002effc30;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002d434a8;
p0000000002d438f8 .port I0000000002ce9000, L_0000000002efd9d0;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002d438f8;
p0000000002d43928 .port I0000000002ce8900, L_0000000002efdb10;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002d43928;
p0000000002d43d78 .port I0000000002ce9000, L_0000000002eff370;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002d43d78;
p0000000002d43da8 .port I0000000002ce8900, L_0000000002eff4b0;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002d43da8;
p0000000002d441f8 .port I0000000002ce9000, L_0000000002efdc50;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002d441f8;
p0000000002d44228 .port I0000000002ce8900, L_0000000002efe830;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002d44228;
p0000000002d44678 .port I0000000002ce9000, L_0000000002efe8d0;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002d44678;
p0000000002d446a8 .port I0000000002ce8900, L_0000000002f008b0;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002d446a8;
p0000000002d40bf8 .port I0000000002ce9000, L_0000000002f01d50;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002d40bf8;
p0000000002d40c28 .port I0000000002ce8900, L_0000000002f02390;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002d40c28;
p0000000002d41078 .port I0000000002ce9000, L_0000000002f00950;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002d41078;
p0000000002d410a8 .port I0000000002ce8900, L_0000000002f01210;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002d410a8;
p0000000002d414f8 .port I0000000002ce9000, L_0000000002f024d0;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002d414f8;
p0000000002d41528 .port I0000000002ce8900, L_0000000002f01030;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002d41528;
p0000000002d41978 .port I0000000002ce9000, L_0000000002effe10;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002d41978;
p0000000002d419a8 .port I0000000002ce8900, L_0000000002f00130;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002d419a8;
p0000000002d41df8 .port I0000000002ce9000, L_0000000002efff50;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002d41df8;
p0000000002d41e28 .port I0000000002ce8900, L_0000000002f01b70;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002d41e28;
p0000000002d42278 .port I0000000002ce9000, L_0000000002f017b0;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002d42278;
p0000000002d422a8 .port I0000000002ce8900, L_0000000002f02110;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002d422a8;
S_0000000000878c90 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cb6430_0 .net8 "Bitline1", 0 0, p0000000002d40298;  1 drivers, strength-aware
v0000000002cb6570_0 .net8 "Bitline2", 0 0, p0000000002d402c8;  1 drivers, strength-aware
v0000000002cb6110_0 .net "D", 0 0, L_0000000002efe330;  1 drivers
v0000000002cb5f30_0 .net "Q", 0 0, v0000000002cb4b30_0;  1 drivers
v0000000002cb4a90_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cb5a30_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cb5df0_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d40358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb5e90_0 name=_s0
o0000000002d40388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb50d0_0 name=_s10
v0000000002cb66b0_0 .net *"_s12", 0 0, L_0000000002eff690;  1 drivers
o0000000002d403e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb6a70_0 name=_s2
v0000000002cb53f0_0 .net *"_s4", 0 0, L_0000000002eff050;  1 drivers
o0000000002d40448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb6bb0_0 name=_s8
v0000000002cb6ed0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cb6f70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002eff050 .functor MUXZ 1, o0000000002d403e8, v0000000002cb4b30_0, L_0000000002f006d0, C4<>;
L_0000000002eff550 .functor MUXZ 1, L_0000000002eff050, o0000000002d40358, o0000000002d40088, C4<>;
L_0000000002eff690 .functor MUXZ 1, o0000000002d40388, v0000000002cb4b30_0, L_0000000002f01cb0, C4<>;
L_0000000002efe510 .functor MUXZ 1, L_0000000002eff690, o0000000002d40448, o0000000002d40088, C4<>;
S_000000000086cbf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000000878c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cb6e30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cb4bd0_0 .net "d", 0 0, L_0000000002efe330;  alias, 1 drivers
v0000000002cb4db0_0 .net "q", 0 0, v0000000002cb4b30_0;  alias, 1 drivers
v0000000002cb5cb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cb4b30_0 .var "state", 0 0;
v0000000002cb69d0_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
E_0000000002ce8c80 .event posedge, v0000000002cb6e30_0;
S_000000000086cd70 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cb5530_0 .net8 "Bitline1", 0 0, p0000000002d40778;  1 drivers, strength-aware
v0000000002cb5850_0 .net8 "Bitline2", 0 0, p0000000002d407a8;  1 drivers, strength-aware
v0000000002cb5ad0_0 .net "D", 0 0, L_0000000002efe470;  1 drivers
v0000000002cb5b70_0 .net "Q", 0 0, v0000000002cb52b0_0;  1 drivers
v0000000002cb91d0_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cb93b0_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cb7ab0_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d407d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb94f0_0 name=_s0
o0000000002d40808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb8870_0 name=_s10
v0000000002cb8730_0 .net *"_s12", 0 0, L_0000000002eff2d0;  1 drivers
o0000000002d40868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb76f0_0 name=_s2
v0000000002cb8230_0 .net *"_s4", 0 0, L_0000000002effb90;  1 drivers
o0000000002d408c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb7fb0_0 name=_s8
v0000000002cb9270_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cb85f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002effb90 .functor MUXZ 1, o0000000002d40868, v0000000002cb52b0_0, L_0000000002f006d0, C4<>;
L_0000000002eff7d0 .functor MUXZ 1, L_0000000002effb90, o0000000002d407d8, o0000000002d40088, C4<>;
L_0000000002eff2d0 .functor MUXZ 1, o0000000002d40808, v0000000002cb52b0_0, L_0000000002f01cb0, C4<>;
L_0000000002efded0 .functor MUXZ 1, L_0000000002eff2d0, o0000000002d408c8, o0000000002d40088, C4<>;
S_0000000000867210 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000086cd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cb4ef0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cb5170_0 .net "d", 0 0, L_0000000002efe470;  alias, 1 drivers
v0000000002cb58f0_0 .net "q", 0 0, v0000000002cb52b0_0;  alias, 1 drivers
v0000000002cb4d10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cb52b0_0 .var "state", 0 0;
v0000000002cb5490_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000000867390 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cb7150_0 .net8 "Bitline1", 0 0, p0000000002d40bf8;  1 drivers, strength-aware
v0000000002cb73d0_0 .net8 "Bitline2", 0 0, p0000000002d40c28;  1 drivers, strength-aware
v0000000002cb87d0_0 .net "D", 0 0, L_0000000002f00bd0;  1 drivers
v0000000002cb7290_0 .net "Q", 0 0, v0000000002cb82d0_0;  1 drivers
v0000000002cb8a50_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cb8b90_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cb7470_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d40c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb8cd0_0 name=_s0
o0000000002d40c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb8d70_0 name=_s10
v0000000002cb9630_0 .net *"_s12", 0 0, L_0000000002f022f0;  1 drivers
o0000000002d40ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb7b50_0 name=_s2
v0000000002cb9090_0 .net *"_s4", 0 0, L_0000000002f02250;  1 drivers
o0000000002d40d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb7c90_0 name=_s8
v0000000002cbbf70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cb9ef0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f02250 .functor MUXZ 1, o0000000002d40ce8, v0000000002cb82d0_0, L_0000000002f006d0, C4<>;
L_0000000002f01d50 .functor MUXZ 1, L_0000000002f02250, o0000000002d40c58, o0000000002d40088, C4<>;
L_0000000002f022f0 .functor MUXZ 1, o0000000002d40c88, v0000000002cb82d0_0, L_0000000002f01cb0, C4<>;
L_0000000002f02390 .functor MUXZ 1, L_0000000002f022f0, o0000000002d40d48, o0000000002d40088, C4<>;
S_0000000000f96680 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000000867390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cb8ff0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cb9590_0 .net "d", 0 0, L_0000000002f00bd0;  alias, 1 drivers
v0000000002cb9810_0 .net "q", 0 0, v0000000002cb82d0_0;  alias, 1 drivers
v0000000002cb80f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cb82d0_0 .var "state", 0 0;
v0000000002cb8370_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000000f96800 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cbb6b0_0 .net8 "Bitline1", 0 0, p0000000002d41078;  1 drivers, strength-aware
v0000000002cbb610_0 .net8 "Bitline2", 0 0, p0000000002d410a8;  1 drivers, strength-aware
v0000000002cb9e50_0 .net "D", 0 0, L_0000000002f02430;  1 drivers
v0000000002cba210_0 .net "Q", 0 0, v0000000002cb9b30_0;  1 drivers
v0000000002cbb110_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cba7b0_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cbaf30_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d410d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cba710_0 name=_s0
o0000000002d41108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cba030_0 name=_s10
v0000000002cbac10_0 .net *"_s12", 0 0, L_0000000002f02570;  1 drivers
o0000000002d41168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cba850_0 name=_s2
v0000000002cb98b0_0 .net *"_s4", 0 0, L_0000000002f02070;  1 drivers
o0000000002d411c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cba8f0_0 name=_s8
v0000000002cbafd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cb9f90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f02070 .functor MUXZ 1, o0000000002d41168, v0000000002cb9b30_0, L_0000000002f006d0, C4<>;
L_0000000002f00950 .functor MUXZ 1, L_0000000002f02070, o0000000002d410d8, o0000000002d40088, C4<>;
L_0000000002f02570 .functor MUXZ 1, o0000000002d41108, v0000000002cb9b30_0, L_0000000002f01cb0, C4<>;
L_0000000002f01210 .functor MUXZ 1, L_0000000002f02570, o0000000002d411c8, o0000000002d40088, C4<>;
S_0000000002d280b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000000f96800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cbbcf0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbbbb0_0 .net "d", 0 0, L_0000000002f02430;  alias, 1 drivers
v0000000002cb9bd0_0 .net "q", 0 0, v0000000002cb9b30_0;  alias, 1 drivers
v0000000002cb9db0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cb9b30_0 .var "state", 0 0;
v0000000002cb9d10_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d28230 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cba350_0 .net8 "Bitline1", 0 0, p0000000002d414f8;  1 drivers, strength-aware
v0000000002cbbb10_0 .net8 "Bitline2", 0 0, p0000000002d41528;  1 drivers, strength-aware
v0000000002cbb1b0_0 .net "D", 0 0, L_0000000002f00810;  1 drivers
v0000000002cba3f0_0 .net "Q", 0 0, v0000000002cbacb0_0;  1 drivers
v0000000002cbbd90_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cbad50_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cb99f0_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d41558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cba990_0 name=_s0
o0000000002d41588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cba490_0 name=_s10
v0000000002cbb930_0 .net *"_s12", 0 0, L_0000000002f00db0;  1 drivers
o0000000002d415e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbbe30_0 name=_s2
v0000000002cbbed0_0 .net *"_s4", 0 0, L_0000000002f01ad0;  1 drivers
o0000000002d41648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbb070_0 name=_s8
v0000000002cbaa30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbae90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f01ad0 .functor MUXZ 1, o0000000002d415e8, v0000000002cbacb0_0, L_0000000002f006d0, C4<>;
L_0000000002f024d0 .functor MUXZ 1, L_0000000002f01ad0, o0000000002d41558, o0000000002d40088, C4<>;
L_0000000002f00db0 .functor MUXZ 1, o0000000002d41588, v0000000002cbacb0_0, L_0000000002f01cb0, C4<>;
L_0000000002f01030 .functor MUXZ 1, L_0000000002f00db0, o0000000002d41648, o0000000002d40088, C4<>;
S_0000000002d283b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d28230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cbbc50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cba170_0 .net "d", 0 0, L_0000000002f00810;  alias, 1 drivers
v0000000002cba0d0_0 .net "q", 0 0, v0000000002cbacb0_0;  alias, 1 drivers
v0000000002cba2b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cbacb0_0 .var "state", 0 0;
v0000000002cb9c70_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d28640 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cbc010_0 .net8 "Bitline1", 0 0, p0000000002d41978;  1 drivers, strength-aware
v0000000002cbab70_0 .net8 "Bitline2", 0 0, p0000000002d419a8;  1 drivers, strength-aware
v0000000002cbadf0_0 .net "D", 0 0, L_0000000002f00630;  1 drivers
v0000000002cbb4d0_0 .net "Q", 0 0, v0000000002cbb390_0;  1 drivers
v0000000002cbb570_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cbb750_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cbb7f0_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d419d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb9950_0 name=_s0
o0000000002d41a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbb890_0 name=_s10
v0000000002cbb9d0_0 .net *"_s12", 0 0, L_0000000002effeb0;  1 drivers
o0000000002d41a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb9a90_0 name=_s2
v0000000002cbba70_0 .net *"_s4", 0 0, L_0000000002f015d0;  1 drivers
o0000000002d41ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cba5d0_0 name=_s8
v0000000002cbd0f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbc830_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f015d0 .functor MUXZ 1, o0000000002d41a68, v0000000002cbb390_0, L_0000000002f006d0, C4<>;
L_0000000002effe10 .functor MUXZ 1, L_0000000002f015d0, o0000000002d419d8, o0000000002d40088, C4<>;
L_0000000002effeb0 .functor MUXZ 1, o0000000002d41a08, v0000000002cbb390_0, L_0000000002f01cb0, C4<>;
L_0000000002f00130 .functor MUXZ 1, L_0000000002effeb0, o0000000002d41ac8, o0000000002d40088, C4<>;
S_0000000002d287c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d28640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cbb250_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbaad0_0 .net "d", 0 0, L_0000000002f00630;  alias, 1 drivers
v0000000002cbb2f0_0 .net "q", 0 0, v0000000002cbb390_0;  alias, 1 drivers
v0000000002cba530_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cbb390_0 .var "state", 0 0;
v0000000002cbb430_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d28940 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cbc330_0 .net8 "Bitline1", 0 0, p0000000002d41df8;  1 drivers, strength-aware
v0000000002cbcdd0_0 .net8 "Bitline2", 0 0, p0000000002d41e28;  1 drivers, strength-aware
v0000000002cbdc30_0 .net "D", 0 0, L_0000000002effff0;  1 drivers
v0000000002cbd730_0 .net "Q", 0 0, v0000000002cbe4f0_0;  1 drivers
v0000000002cbc970_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cbd190_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cbc8d0_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d41e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbde10_0 name=_s0
o0000000002d41e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbd910_0 name=_s10
v0000000002cbe130_0 .net *"_s12", 0 0, L_0000000002f01530;  1 drivers
o0000000002d41ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbe6d0_0 name=_s2
v0000000002cbcfb0_0 .net *"_s4", 0 0, L_0000000002f012b0;  1 drivers
o0000000002d41f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbcab0_0 name=_s8
v0000000002cbd410_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbdcd0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f012b0 .functor MUXZ 1, o0000000002d41ee8, v0000000002cbe4f0_0, L_0000000002f006d0, C4<>;
L_0000000002efff50 .functor MUXZ 1, L_0000000002f012b0, o0000000002d41e58, o0000000002d40088, C4<>;
L_0000000002f01530 .functor MUXZ 1, o0000000002d41e88, v0000000002cbe4f0_0, L_0000000002f01cb0, C4<>;
L_0000000002f01b70 .functor MUXZ 1, L_0000000002f01530, o0000000002d41f48, o0000000002d40088, C4<>;
S_0000000002d28ac0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d28940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cbdb90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbc6f0_0 .net "d", 0 0, L_0000000002effff0;  alias, 1 drivers
v0000000002cbc510_0 .net "q", 0 0, v0000000002cbe4f0_0;  alias, 1 drivers
v0000000002cbd7d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cbe4f0_0 .var "state", 0 0;
v0000000002cbc790_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d28c40 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cbcbf0_0 .net8 "Bitline1", 0 0, p0000000002d42278;  1 drivers, strength-aware
v0000000002cbc0b0_0 .net8 "Bitline2", 0 0, p0000000002d422a8;  1 drivers, strength-aware
v0000000002cbdd70_0 .net "D", 0 0, L_0000000002f00c70;  1 drivers
v0000000002cbce70_0 .net "Q", 0 0, v0000000002cbc1f0_0;  1 drivers
v0000000002cbe590_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cbcb50_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cbca10_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d422d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbd550_0 name=_s0
o0000000002d42308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbc150_0 name=_s10
v0000000002cbe090_0 .net *"_s12", 0 0, L_0000000002f01c10;  1 drivers
o0000000002d42368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbe3b0_0 name=_s2
v0000000002cbe450_0 .net *"_s4", 0 0, L_0000000002f00090;  1 drivers
o0000000002d423c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbc290_0 name=_s8
v0000000002cbd230_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbcc90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f00090 .functor MUXZ 1, o0000000002d42368, v0000000002cbc1f0_0, L_0000000002f006d0, C4<>;
L_0000000002f017b0 .functor MUXZ 1, L_0000000002f00090, o0000000002d422d8, o0000000002d40088, C4<>;
L_0000000002f01c10 .functor MUXZ 1, o0000000002d42308, v0000000002cbc1f0_0, L_0000000002f01cb0, C4<>;
L_0000000002f02110 .functor MUXZ 1, L_0000000002f01c10, o0000000002d423c8, o0000000002d40088, C4<>;
S_0000000002d28e10 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d28c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cbd4b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbe810_0 .net "d", 0 0, L_0000000002f00c70;  alias, 1 drivers
v0000000002cbe770_0 .net "q", 0 0, v0000000002cbc1f0_0;  alias, 1 drivers
v0000000002cbd050_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cbc1f0_0 .var "state", 0 0;
v0000000002cbdff0_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d28f90 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cbc470_0 .net8 "Bitline1", 0 0, p0000000002d426f8;  1 drivers, strength-aware
v0000000002cbd2d0_0 .net8 "Bitline2", 0 0, p0000000002d42728;  1 drivers, strength-aware
v0000000002cbd5f0_0 .net "D", 0 0, L_0000000002efd610;  1 drivers
v0000000002cbcf10_0 .net "Q", 0 0, v0000000002cbda50_0;  1 drivers
v0000000002cbc5b0_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cbcd30_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cbe270_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d42758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbd370_0 name=_s0
o0000000002d42788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbd870_0 name=_s10
v0000000002cbd690_0 .net *"_s12", 0 0, L_0000000002efeab0;  1 drivers
o0000000002d427e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbdaf0_0 name=_s2
v0000000002cbe310_0 .net *"_s4", 0 0, L_0000000002efe010;  1 drivers
o0000000002d42848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbc650_0 name=_s8
v0000000002cbe630_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbf7b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002efe010 .functor MUXZ 1, o0000000002d427e8, v0000000002cbda50_0, L_0000000002f006d0, C4<>;
L_0000000002efe0b0 .functor MUXZ 1, L_0000000002efe010, o0000000002d42758, o0000000002d40088, C4<>;
L_0000000002efeab0 .functor MUXZ 1, o0000000002d42788, v0000000002cbda50_0, L_0000000002f01cb0, C4<>;
L_0000000002effcd0 .functor MUXZ 1, L_0000000002efeab0, o0000000002d42848, o0000000002d40088, C4<>;
S_0000000002d29290 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d28f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cbc3d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbe1d0_0 .net "d", 0 0, L_0000000002efd610;  alias, 1 drivers
v0000000002cbdeb0_0 .net "q", 0 0, v0000000002cbda50_0;  alias, 1 drivers
v0000000002cbdf50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cbda50_0 .var "state", 0 0;
v0000000002cbd9b0_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d29410 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cbf8f0_0 .net8 "Bitline1", 0 0, p0000000002d42b78;  1 drivers, strength-aware
v0000000002cbec70_0 .net8 "Bitline2", 0 0, p0000000002d42ba8;  1 drivers, strength-aware
v0000000002cc0b10_0 .net "D", 0 0, L_0000000002eff9b0;  1 drivers
v0000000002cc0110_0 .net "Q", 0 0, v0000000002cbf710_0;  1 drivers
v0000000002cc0d90_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cc09d0_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cc0bb0_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d42bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbedb0_0 name=_s0
o0000000002d42c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cc0e30_0 name=_s10
v0000000002cc01b0_0 .net *"_s12", 0 0, L_0000000002efe650;  1 drivers
o0000000002d42c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbfd50_0 name=_s2
v0000000002cbed10_0 .net *"_s4", 0 0, L_0000000002efe970;  1 drivers
o0000000002d42cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbf850_0 name=_s8
v0000000002cc0430_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbef90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002efe970 .functor MUXZ 1, o0000000002d42c68, v0000000002cbf710_0, L_0000000002f006d0, C4<>;
L_0000000002efd6b0 .functor MUXZ 1, L_0000000002efe970, o0000000002d42bd8, o0000000002d40088, C4<>;
L_0000000002efe650 .functor MUXZ 1, o0000000002d42c08, v0000000002cbf710_0, L_0000000002f01cb0, C4<>;
L_0000000002efd750 .functor MUXZ 1, L_0000000002efe650, o0000000002d42cc8, o0000000002d40088, C4<>;
S_0000000002d29110 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d29410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cbeef0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbf210_0 .net "d", 0 0, L_0000000002eff9b0;  alias, 1 drivers
v0000000002cbf170_0 .net "q", 0 0, v0000000002cbf710_0;  alias, 1 drivers
v0000000002cbee50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cbf710_0 .var "state", 0 0;
v0000000002cbfcb0_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d29890 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cbe9f0_0 .net8 "Bitline1", 0 0, p0000000002d42ff8;  1 drivers, strength-aware
v0000000002cc0cf0_0 .net8 "Bitline2", 0 0, p0000000002d43028;  1 drivers, strength-aware
v0000000002cbfa30_0 .net "D", 0 0, L_0000000002eff0f0;  1 drivers
v0000000002cbfad0_0 .net "Q", 0 0, v0000000002cc0570_0;  1 drivers
v0000000002cbf2b0_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cbfc10_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cc0390_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d43058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cc0f70_0 name=_s0
o0000000002d43088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cc0ed0_0 name=_s10
v0000000002cc0750_0 .net *"_s12", 0 0, L_0000000002efefb0;  1 drivers
o0000000002d430e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cc07f0_0 name=_s2
v0000000002cc0a70_0 .net *"_s4", 0 0, L_0000000002efd7f0;  1 drivers
o0000000002d43148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbf530_0 name=_s8
v0000000002cbfdf0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cbf490_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002efd7f0 .functor MUXZ 1, o0000000002d430e8, v0000000002cc0570_0, L_0000000002f006d0, C4<>;
L_0000000002eff910 .functor MUXZ 1, L_0000000002efd7f0, o0000000002d43058, o0000000002d40088, C4<>;
L_0000000002efefb0 .functor MUXZ 1, o0000000002d43088, v0000000002cc0570_0, L_0000000002f01cb0, C4<>;
L_0000000002efe3d0 .functor MUXZ 1, L_0000000002efefb0, o0000000002d43148, o0000000002d40088, C4<>;
S_0000000002d29a10 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d29890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cbf990_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cc0c50_0 .net "d", 0 0, L_0000000002eff0f0;  alias, 1 drivers
v0000000002cbf670_0 .net "q", 0 0, v0000000002cc0570_0;  alias, 1 drivers
v0000000002cc02f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cc0570_0 .var "state", 0 0;
v0000000002cc0070_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d29710 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cc06b0_0 .net8 "Bitline1", 0 0, p0000000002d43478;  1 drivers, strength-aware
v0000000002cbf030_0 .net8 "Bitline2", 0 0, p0000000002d434a8;  1 drivers, strength-aware
v0000000002cbfb70_0 .net "D", 0 0, L_0000000002effd70;  1 drivers
v0000000002cbfe90_0 .net "Q", 0 0, v0000000002cbffd0_0;  1 drivers
v0000000002cbe8b0_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cbf0d0_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cbff30_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d434d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbf3f0_0 name=_s0
o0000000002d43508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cc0250_0 name=_s10
v0000000002cbe950_0 .net *"_s12", 0 0, L_0000000002eff190;  1 drivers
o0000000002d43568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbea90_0 name=_s2
v0000000002cc0610_0 .net *"_s4", 0 0, L_0000000002efdf70;  1 drivers
o0000000002d435c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cbeb30_0 name=_s8
v0000000002cc0890_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cc0930_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002efdf70 .functor MUXZ 1, o0000000002d43568, v0000000002cbffd0_0, L_0000000002f006d0, C4<>;
L_0000000002eff5f0 .functor MUXZ 1, L_0000000002efdf70, o0000000002d434d8, o0000000002d40088, C4<>;
L_0000000002eff190 .functor MUXZ 1, o0000000002d43508, v0000000002cbffd0_0, L_0000000002f01cb0, C4<>;
L_0000000002effc30 .functor MUXZ 1, L_0000000002eff190, o0000000002d435c8, o0000000002d40088, C4<>;
S_0000000002d29590 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d29710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cbebd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cc1010_0 .net "d", 0 0, L_0000000002effd70;  alias, 1 drivers
v0000000002cc04d0_0 .net "q", 0 0, v0000000002cbffd0_0;  alias, 1 drivers
v0000000002cbf5d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cbffd0_0 .var "state", 0 0;
v0000000002cbf350_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d29b90 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cc1970_0 .net8 "Bitline1", 0 0, p0000000002d438f8;  1 drivers, strength-aware
v0000000002cc1b50_0 .net8 "Bitline2", 0 0, p0000000002d43928;  1 drivers, strength-aware
v0000000002cc15b0_0 .net "D", 0 0, L_0000000002efeb50;  1 drivers
v0000000002cc1bf0_0 .net "Q", 0 0, v0000000002cc18d0_0;  1 drivers
v0000000002cc11f0_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cc1dd0_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cc1290_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d43958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cc1510_0 name=_s0
o0000000002d43988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cc10b0_0 name=_s10
v0000000002cc16f0_0 .net *"_s12", 0 0, L_0000000002efde30;  1 drivers
o0000000002d439e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cc1ab0_0 name=_s2
v0000000002cc1330_0 .net *"_s4", 0 0, L_0000000002efe150;  1 drivers
o0000000002d43a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cc1790_0 name=_s8
v0000000002cc1a10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cc1c90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002efe150 .functor MUXZ 1, o0000000002d439e8, v0000000002cc18d0_0, L_0000000002f006d0, C4<>;
L_0000000002efd9d0 .functor MUXZ 1, L_0000000002efe150, o0000000002d43958, o0000000002d40088, C4<>;
L_0000000002efde30 .functor MUXZ 1, o0000000002d43988, v0000000002cc18d0_0, L_0000000002f01cb0, C4<>;
L_0000000002efdb10 .functor MUXZ 1, L_0000000002efde30, o0000000002d43a48, o0000000002d40088, C4<>;
S_0000000002d2bc20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d29b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cc1d30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cc1470_0 .net "d", 0 0, L_0000000002efeb50;  alias, 1 drivers
v0000000002cc1650_0 .net "q", 0 0, v0000000002cc18d0_0;  alias, 1 drivers
v0000000002cc1830_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cc18d0_0 .var "state", 0 0;
v0000000002cc1150_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d2aba0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cb4130_0 .net8 "Bitline1", 0 0, p0000000002d43d78;  1 drivers, strength-aware
v0000000002cb4770_0 .net8 "Bitline2", 0 0, p0000000002d43da8;  1 drivers, strength-aware
v0000000002cb3050_0 .net "D", 0 0, L_0000000002efe790;  1 drivers
v0000000002cb2ab0_0 .net "Q", 0 0, v0000000002cb3410_0;  1 drivers
v0000000002cb32d0_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cb3eb0_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002cb4810_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d43dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb3f50_0 name=_s0
o0000000002d43e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb3690_0 name=_s10
v0000000002cb25b0_0 .net *"_s12", 0 0, L_0000000002eff230;  1 drivers
o0000000002d43e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb2f10_0 name=_s2
v0000000002cb2830_0 .net *"_s4", 0 0, L_0000000002efdbb0;  1 drivers
o0000000002d43ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002cb3870_0 name=_s8
v0000000002cb2d30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cb2150_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002efdbb0 .functor MUXZ 1, o0000000002d43e68, v0000000002cb3410_0, L_0000000002f006d0, C4<>;
L_0000000002eff370 .functor MUXZ 1, L_0000000002efdbb0, o0000000002d43dd8, o0000000002d40088, C4<>;
L_0000000002eff230 .functor MUXZ 1, o0000000002d43e08, v0000000002cb3410_0, L_0000000002f01cb0, C4<>;
L_0000000002eff4b0 .functor MUXZ 1, L_0000000002eff230, o0000000002d43ec8, o0000000002d40088, C4<>;
S_0000000002d29fa0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2aba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cc1e70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cc1f10_0 .net "d", 0 0, L_0000000002efe790;  alias, 1 drivers
v0000000002cc13d0_0 .net "q", 0 0, v0000000002cb3410_0;  alias, 1 drivers
v0000000002cb3e10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cb3410_0 .var "state", 0 0;
v0000000002cb4310_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d2b620 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002cb2e70_0 .net8 "Bitline1", 0 0, p0000000002d441f8;  1 drivers, strength-aware
v0000000002cb30f0_0 .net8 "Bitline2", 0 0, p0000000002d44228;  1 drivers, strength-aware
v0000000002cb21f0_0 .net "D", 0 0, L_0000000002efebf0;  1 drivers
v0000000002cb3910_0 .net "Q", 0 0, v0000000002cb44f0_0;  1 drivers
v0000000002cb3190_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002cb2290_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002b63040_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d44258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b64800_0 name=_s0
o0000000002d44288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b62aa0_0 name=_s10
v0000000002b62b40_0 .net *"_s12", 0 0, L_0000000002efdd90;  1 drivers
o0000000002d442e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b62be0_0 name=_s2
v0000000002b62e60_0 .net *"_s4", 0 0, L_0000000002eff410;  1 drivers
o0000000002d44348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b62d20_0 name=_s8
v0000000002b62f00_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b637c0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002eff410 .functor MUXZ 1, o0000000002d442e8, v0000000002cb44f0_0, L_0000000002f006d0, C4<>;
L_0000000002efdc50 .functor MUXZ 1, L_0000000002eff410, o0000000002d44258, o0000000002d40088, C4<>;
L_0000000002efdd90 .functor MUXZ 1, o0000000002d44288, v0000000002cb44f0_0, L_0000000002f01cb0, C4<>;
L_0000000002efe830 .functor MUXZ 1, L_0000000002efdd90, o0000000002d44348, o0000000002d40088, C4<>;
S_0000000002d2b4a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2b620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002cb4090_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002cb2970_0 .net "d", 0 0, L_0000000002efebf0;  alias, 1 drivers
v0000000002cb2b50_0 .net "q", 0 0, v0000000002cb44f0_0;  alias, 1 drivers
v0000000002cb37d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002cb44f0_0 .var "state", 0 0;
v0000000002cb2dd0_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d2b1a0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b64440_0 .net8 "Bitline1", 0 0, p0000000002d44678;  1 drivers, strength-aware
v0000000002b63860_0 .net8 "Bitline2", 0 0, p0000000002d446a8;  1 drivers, strength-aware
v0000000002b64260_0 .net "D", 0 0, L_0000000002f021b0;  1 drivers
v0000000002b64b20_0 .net "Q", 0 0, v0000000002b64080_0;  1 drivers
v0000000002b64580_0 .net "ReadEnable1", 0 0, L_0000000002f006d0;  alias, 1 drivers
v0000000002b63900_0 .net "ReadEnable2", 0 0, L_0000000002f01cb0;  alias, 1 drivers
v0000000002b648a0_0 .net "WriteEnable", 0 0, L_0000000002f004f0;  alias, 1 drivers
o0000000002d446d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b639a0_0 name=_s0
o0000000002d44708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b64c60_0 name=_s10
v0000000002b63ae0_0 .net *"_s12", 0 0, L_0000000002f01170;  1 drivers
o0000000002d44768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b64940_0 name=_s2
v0000000002b64bc0_0 .net *"_s4", 0 0, L_0000000002efe1f0;  1 drivers
o0000000002d447c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b64da0_0 name=_s8
v0000000002b64e40_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b64ee0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002efe1f0 .functor MUXZ 1, o0000000002d44768, v0000000002b64080_0, L_0000000002f006d0, C4<>;
L_0000000002efe8d0 .functor MUXZ 1, L_0000000002efe1f0, o0000000002d446d8, o0000000002d40088, C4<>;
L_0000000002f01170 .functor MUXZ 1, o0000000002d44708, v0000000002b64080_0, L_0000000002f01cb0, C4<>;
L_0000000002f008b0 .functor MUXZ 1, L_0000000002f01170, o0000000002d447c8, o0000000002d40088, C4<>;
S_0000000002d2a420 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2b1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b635e0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b63e00_0 .net "d", 0 0, L_0000000002f021b0;  alias, 1 drivers
v0000000002b63a40_0 .net "q", 0 0, v0000000002b64080_0;  alias, 1 drivers
v0000000002b63ea0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002b64080_0 .var "state", 0 0;
v0000000002b63680_0 .net "wen", 0 0, L_0000000002f004f0;  alias, 1 drivers
S_0000000002d2a8a0 .scope module, "R1" "Register" 2 20, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002c650d0_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002c64c70_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002c666b0_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002c64a90_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  1 drivers
v0000000002c65530_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  1 drivers
v0000000002c65670_0 .net "WriteReg", 0 0, L_0000000002f04d70;  1 drivers
v0000000002c669d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c65710_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f01350 .part o0000000002d449d8, 0, 1;
L_0000000002f01850 .part o0000000002d449d8, 1, 1;
L_0000000002f00770 .part o0000000002d449d8, 2, 1;
L_0000000002f00ef0 .part o0000000002d449d8, 3, 1;
L_0000000002f01df0 .part o0000000002d449d8, 4, 1;
L_0000000002f04690 .part o0000000002d449d8, 5, 1;
L_0000000002f02930 .part o0000000002d449d8, 6, 1;
L_0000000002f02610 .part o0000000002d449d8, 7, 1;
L_0000000002f03290 .part o0000000002d449d8, 8, 1;
L_0000000002f03c90 .part o0000000002d449d8, 9, 1;
L_0000000002f029d0 .part o0000000002d449d8, 10, 1;
L_0000000002f02a70 .part o0000000002d449d8, 11, 1;
L_0000000002f02bb0 .part o0000000002d449d8, 12, 1;
L_0000000002f04af0 .part o0000000002d449d8, 13, 1;
L_0000000002f049b0 .part o0000000002d449d8, 14, 1;
L_0000000002f03fb0 .part o0000000002d449d8, 15, 1;
p0000000002d44d38 .port I0000000002ce9000, L_0000000002f01670;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002d44d38;
p0000000002d44d68 .port I0000000002ce8900, L_0000000002f00d10;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002d44d68;
p0000000002d45218 .port I0000000002ce9000, L_0000000002f003b0;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002d45218;
p0000000002d45248 .port I0000000002ce8900, L_0000000002f01710;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002d45248;
p0000000002d47198 .port I0000000002ce9000, L_0000000002f009f0;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002d47198;
p0000000002d471c8 .port I0000000002ce8900, L_0000000002f013f0;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002d471c8;
p0000000002d47618 .port I0000000002ce9000, L_0000000002f00b30;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002d47618;
p0000000002d47648 .port I0000000002ce8900, L_0000000002f018f0;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002d47648;
p0000000002d47a98 .port I0000000002ce9000, L_0000000002f010d0;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002d47a98;
p0000000002d47ac8 .port I0000000002ce8900, L_0000000002f01a30;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002d47ac8;
p0000000002d47f18 .port I0000000002ce9000, L_0000000002f01f30;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002d47f18;
p0000000002d47f48 .port I0000000002ce8900, L_0000000002f04730;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002d47f48;
p0000000002d48398 .port I0000000002ce9000, L_0000000002f02d90;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002d48398;
p0000000002d483c8 .port I0000000002ce8900, L_0000000002f047d0;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002d483c8;
p0000000002d48818 .port I0000000002ce9000, L_0000000002f02750;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002d48818;
p0000000002d48848 .port I0000000002ce8900, L_0000000002f03b50;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002d48848;
p0000000002d48c98 .port I0000000002ce9000, L_0000000002f03d30;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002d48c98;
p0000000002d48cc8 .port I0000000002ce8900, L_0000000002f04b90;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002d48cc8;
p0000000002d49118 .port I0000000002ce9000, L_0000000002f038d0;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002d49118;
p0000000002d49148 .port I0000000002ce8900, L_0000000002f03bf0;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002d49148;
p0000000002d45698 .port I0000000002ce9000, L_0000000002f03dd0;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002d45698;
p0000000002d456c8 .port I0000000002ce8900, L_0000000002f044b0;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002d456c8;
p0000000002d45b18 .port I0000000002ce9000, L_0000000002f027f0;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002d45b18;
p0000000002d45b48 .port I0000000002ce8900, L_0000000002f03510;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002d45b48;
p0000000002d45f98 .port I0000000002ce9000, L_0000000002f036f0;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002d45f98;
p0000000002d45fc8 .port I0000000002ce8900, L_0000000002f035b0;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002d45fc8;
p0000000002d46418 .port I0000000002ce9000, L_0000000002f03650;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002d46418;
p0000000002d46448 .port I0000000002ce8900, L_0000000002f030b0;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002d46448;
p0000000002d46898 .port I0000000002ce9000, L_0000000002f03010;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002d46898;
p0000000002d468c8 .port I0000000002ce8900, L_0000000002f03e70;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002d468c8;
p0000000002d46d18 .port I0000000002ce9000, L_0000000002f03790;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002d46d18;
p0000000002d46d48 .port I0000000002ce8900, L_0000000002f04a50;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002d46d48;
S_0000000002d2b020 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b57920_0 .net8 "Bitline1", 0 0, p0000000002d44d38;  1 drivers, strength-aware
v0000000002b57b00_0 .net8 "Bitline2", 0 0, p0000000002d44d68;  1 drivers, strength-aware
v0000000002b56660_0 .net "D", 0 0, L_0000000002f01350;  1 drivers
v0000000002b56b60_0 .net "Q", 0 0, v0000000002b65660_0;  1 drivers
v0000000002b58780_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002b57240_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002b572e0_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d44df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b56980_0 name=_s0
o0000000002d44e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b57ba0_0 name=_s10
v0000000002b58820_0 .net *"_s12", 0 0, L_0000000002f00270;  1 drivers
o0000000002d44e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b57d80_0 name=_s2
v0000000002b57f60_0 .net *"_s4", 0 0, L_0000000002f001d0;  1 drivers
o0000000002d44ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b580a0_0 name=_s8
v0000000002b58140_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b57380_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f001d0 .functor MUXZ 1, o0000000002d44e88, v0000000002b65660_0, L_0000000002f04cd0, C4<>;
L_0000000002f01670 .functor MUXZ 1, L_0000000002f001d0, o0000000002d44df8, o0000000002d40088, C4<>;
L_0000000002f00270 .functor MUXZ 1, o0000000002d44e28, v0000000002b65660_0, L_0000000002f04050, C4<>;
L_0000000002f00d10 .functor MUXZ 1, L_0000000002f00270, o0000000002d44ee8, o0000000002d40088, C4<>;
S_0000000002d2a720 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2b020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b65a20_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b65340_0 .net "d", 0 0, L_0000000002f01350;  alias, 1 drivers
v0000000002b652a0_0 .net "q", 0 0, v0000000002b65660_0;  alias, 1 drivers
v0000000002b653e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002b65660_0 .var "state", 0 0;
v0000000002b65480_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2a120 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b56160_0 .net8 "Bitline1", 0 0, p0000000002d45218;  1 drivers, strength-aware
v0000000002b563e0_0 .net8 "Bitline2", 0 0, p0000000002d45248;  1 drivers, strength-aware
v0000000002b57560_0 .net "D", 0 0, L_0000000002f01850;  1 drivers
v0000000002b581e0_0 .net "Q", 0 0, v0000000002b567a0_0;  1 drivers
v0000000002b57740_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002b579c0_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002b57a60_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d45278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b58280_0 name=_s0
o0000000002d452a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b58320_0 name=_s10
v0000000002b585a0_0 .net *"_s12", 0 0, L_0000000002f01490;  1 drivers
o0000000002d45308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b583c0_0 name=_s2
v0000000002b58460_0 .net *"_s4", 0 0, L_0000000002f00310;  1 drivers
o0000000002d45368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b58b40_0 name=_s8
v0000000002b58d20_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b58be0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f00310 .functor MUXZ 1, o0000000002d45308, v0000000002b567a0_0, L_0000000002f04cd0, C4<>;
L_0000000002f003b0 .functor MUXZ 1, L_0000000002f00310, o0000000002d45278, o0000000002d40088, C4<>;
L_0000000002f01490 .functor MUXZ 1, o0000000002d452a8, v0000000002b567a0_0, L_0000000002f04050, C4<>;
L_0000000002f01710 .functor MUXZ 1, L_0000000002f01490, o0000000002d45368, o0000000002d40088, C4<>;
S_0000000002d2b7a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2a120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b57e20_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b57420_0 .net "d", 0 0, L_0000000002f01850;  alias, 1 drivers
v0000000002b560c0_0 .net "q", 0 0, v0000000002b567a0_0;  alias, 1 drivers
v0000000002b57ec0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002b567a0_0 .var "state", 0 0;
v0000000002b577e0_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2a2a0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b5a260_0 .net8 "Bitline1", 0 0, p0000000002d45698;  1 drivers, strength-aware
v0000000002b5a760_0 .net8 "Bitline2", 0 0, p0000000002d456c8;  1 drivers, strength-aware
v0000000002b59180_0 .net "D", 0 0, L_0000000002f029d0;  1 drivers
v0000000002b5ada0_0 .net "Q", 0 0, v0000000002b5a1c0_0;  1 drivers
v0000000002b5ad00_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002b588c0_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002b58f00_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d456f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5ac60_0 name=_s0
o0000000002d45728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5a3a0_0 name=_s10
v0000000002b59220_0 .net *"_s12", 0 0, L_0000000002f03470;  1 drivers
o0000000002d45788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b59360_0 name=_s2
v0000000002b594a0_0 .net *"_s4", 0 0, L_0000000002f02b10;  1 drivers
o0000000002d457e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b59540_0 name=_s8
v0000000002b595e0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b5a440_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f02b10 .functor MUXZ 1, o0000000002d45788, v0000000002b5a1c0_0, L_0000000002f04cd0, C4<>;
L_0000000002f03dd0 .functor MUXZ 1, L_0000000002f02b10, o0000000002d456f8, o0000000002d40088, C4<>;
L_0000000002f03470 .functor MUXZ 1, o0000000002d45728, v0000000002b5a1c0_0, L_0000000002f04050, C4<>;
L_0000000002f044b0 .functor MUXZ 1, L_0000000002f03470, o0000000002d457e8, o0000000002d40088, C4<>;
S_0000000002d2a5a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2a2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b59040_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b59e00_0 .net "d", 0 0, L_0000000002f029d0;  alias, 1 drivers
v0000000002b59b80_0 .net "q", 0 0, v0000000002b5a1c0_0;  alias, 1 drivers
v0000000002b59c20_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002b5a1c0_0 .var "state", 0 0;
v0000000002b590e0_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2aa20 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b5bde0_0 .net8 "Bitline1", 0 0, p0000000002d45b18;  1 drivers, strength-aware
v0000000002b5d000_0 .net8 "Bitline2", 0 0, p0000000002d45b48;  1 drivers, strength-aware
v0000000002b5bac0_0 .net "D", 0 0, L_0000000002f02a70;  1 drivers
v0000000002b5b980_0 .net "Q", 0 0, v0000000002b5a940_0;  1 drivers
v0000000002b5c7e0_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002b5bf20_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002b5d140_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d45b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5b660_0 name=_s0
o0000000002d45ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5bc00_0 name=_s10
v0000000002b5d460_0 .net *"_s12", 0 0, L_0000000002f03ab0;  1 drivers
o0000000002d45c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5b480_0 name=_s2
v0000000002b5b7a0_0 .net *"_s4", 0 0, L_0000000002f04910;  1 drivers
o0000000002d45c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5b3e0_0 name=_s8
v0000000002b5d640_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b5bb60_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f04910 .functor MUXZ 1, o0000000002d45c08, v0000000002b5a940_0, L_0000000002f04cd0, C4<>;
L_0000000002f027f0 .functor MUXZ 1, L_0000000002f04910, o0000000002d45b78, o0000000002d40088, C4<>;
L_0000000002f03ab0 .functor MUXZ 1, o0000000002d45ba8, v0000000002b5a940_0, L_0000000002f04050, C4<>;
L_0000000002f03510 .functor MUXZ 1, L_0000000002f03ab0, o0000000002d45c68, o0000000002d40088, C4<>;
S_0000000002d2ad20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2aa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b59720_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b599a0_0 .net "d", 0 0, L_0000000002f02a70;  alias, 1 drivers
v0000000002b5aa80_0 .net "q", 0 0, v0000000002b5a940_0;  alias, 1 drivers
v0000000002b59cc0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002b5a940_0 .var "state", 0 0;
v0000000002b58aa0_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2b320 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b5b0c0_0 .net8 "Bitline1", 0 0, p0000000002d45f98;  1 drivers, strength-aware
v0000000002b5c1a0_0 .net8 "Bitline2", 0 0, p0000000002d45fc8;  1 drivers, strength-aware
v0000000002b5ca60_0 .net "D", 0 0, L_0000000002f02bb0;  1 drivers
v0000000002b5c100_0 .net "Q", 0 0, v0000000002b5c060_0;  1 drivers
v0000000002b5b200_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002b5c240_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002b5c2e0_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d45ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5c4c0_0 name=_s0
o0000000002d46028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5c600_0 name=_s10
v0000000002b5c740_0 .net *"_s12", 0 0, L_0000000002f033d0;  1 drivers
o0000000002d46088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5c880_0 name=_s2
v0000000002b5e400_0 .net *"_s4", 0 0, L_0000000002f03f10;  1 drivers
o0000000002d460e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5e220_0 name=_s8
v0000000002b5f3a0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b5daa0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f03f10 .functor MUXZ 1, o0000000002d46088, v0000000002b5c060_0, L_0000000002f04cd0, C4<>;
L_0000000002f036f0 .functor MUXZ 1, L_0000000002f03f10, o0000000002d45ff8, o0000000002d40088, C4<>;
L_0000000002f033d0 .functor MUXZ 1, o0000000002d46028, v0000000002b5c060_0, L_0000000002f04050, C4<>;
L_0000000002f035b0 .functor MUXZ 1, L_0000000002f033d0, o0000000002d460e8, o0000000002d40088, C4<>;
S_0000000002d2b920 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2b320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b5be80_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b5d280_0 .net "d", 0 0, L_0000000002f02bb0;  alias, 1 drivers
v0000000002b5bfc0_0 .net "q", 0 0, v0000000002b5c060_0;  alias, 1 drivers
v0000000002b5c6a0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002b5c060_0 .var "state", 0 0;
v0000000002b5d6e0_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2baa0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b5e4a0_0 .net8 "Bitline1", 0 0, p0000000002d46418;  1 drivers, strength-aware
v0000000002b5ddc0_0 .net8 "Bitline2", 0 0, p0000000002d46448;  1 drivers, strength-aware
v0000000002b5f6c0_0 .net "D", 0 0, L_0000000002f04af0;  1 drivers
v0000000002b5e5e0_0 .net "Q", 0 0, v0000000002b5dd20_0;  1 drivers
v0000000002b5fee0_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002b5e2c0_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002b5dfa0_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d46478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5ee00_0 name=_s0
o0000000002d464a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5de60_0 name=_s10
v0000000002b5f8a0_0 .net *"_s12", 0 0, L_0000000002f03a10;  1 drivers
o0000000002d46508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5fbc0_0 name=_s2
v0000000002b5df00_0 .net *"_s4", 0 0, L_0000000002f02f70;  1 drivers
o0000000002d46568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b5e540_0 name=_s8
v0000000002b5e900_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b5e9a0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f02f70 .functor MUXZ 1, o0000000002d46508, v0000000002b5dd20_0, L_0000000002f04cd0, C4<>;
L_0000000002f03650 .functor MUXZ 1, L_0000000002f02f70, o0000000002d46478, o0000000002d40088, C4<>;
L_0000000002f03a10 .functor MUXZ 1, o0000000002d464a8, v0000000002b5dd20_0, L_0000000002f04050, C4<>;
L_0000000002f030b0 .functor MUXZ 1, L_0000000002f03a10, o0000000002d46568, o0000000002d40088, C4<>;
S_0000000002d2aea0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b5ed60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b5db40_0 .net "d", 0 0, L_0000000002f04af0;  alias, 1 drivers
v0000000002b5dbe0_0 .net "q", 0 0, v0000000002b5dd20_0;  alias, 1 drivers
v0000000002b5e860_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002b5dd20_0 .var "state", 0 0;
v0000000002b5f800_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d29e20 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b5f120_0 .net8 "Bitline1", 0 0, p0000000002d46898;  1 drivers, strength-aware
v0000000002b5f260_0 .net8 "Bitline2", 0 0, p0000000002d468c8;  1 drivers, strength-aware
v0000000002b60fc0_0 .net "D", 0 0, L_0000000002f049b0;  1 drivers
v0000000002b61600_0 .net "Q", 0 0, v0000000002b5ef40_0;  1 drivers
v0000000002b60f20_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002b60480_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002b60160_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d468f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b60a20_0 name=_s0
o0000000002d46928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b62280_0 name=_s10
v0000000002b60d40_0 .net *"_s12", 0 0, L_0000000002f045f0;  1 drivers
o0000000002d46988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b61060_0 name=_s2
v0000000002b60de0_0 .net *"_s4", 0 0, L_0000000002f04c30;  1 drivers
o0000000002d469e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b60980_0 name=_s8
v0000000002b61ba0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b62780_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f04c30 .functor MUXZ 1, o0000000002d46988, v0000000002b5ef40_0, L_0000000002f04cd0, C4<>;
L_0000000002f03010 .functor MUXZ 1, L_0000000002f04c30, o0000000002d468f8, o0000000002d40088, C4<>;
L_0000000002f045f0 .functor MUXZ 1, o0000000002d46928, v0000000002b5ef40_0, L_0000000002f04050, C4<>;
L_0000000002f03e70 .functor MUXZ 1, L_0000000002f045f0, o0000000002d469e8, o0000000002d40088, C4<>;
S_0000000002d2dde0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d29e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b5eae0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b5f940_0 .net "d", 0 0, L_0000000002f049b0;  alias, 1 drivers
v0000000002b5f760_0 .net "q", 0 0, v0000000002b5ef40_0;  alias, 1 drivers
v0000000002b5fa80_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002b5ef40_0 .var "state", 0 0;
v0000000002b5f080_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2e260 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b614c0_0 .net8 "Bitline1", 0 0, p0000000002d46d18;  1 drivers, strength-aware
v0000000002b61740_0 .net8 "Bitline2", 0 0, p0000000002d46d48;  1 drivers, strength-aware
v0000000002b619c0_0 .net "D", 0 0, L_0000000002f03fb0;  1 drivers
v0000000002b625a0_0 .net "Q", 0 0, v0000000002b612e0_0;  1 drivers
v0000000002b61b00_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002b61ce0_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002b61d80_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d46d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b61e20_0 name=_s0
o0000000002d46da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b62320_0 name=_s10
v0000000002b62460_0 .net *"_s12", 0 0, L_0000000002f026b0;  1 drivers
o0000000002d46e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b626e0_0 name=_s2
v0000000002c59730_0 .net *"_s4", 0 0, L_0000000002f031f0;  1 drivers
o0000000002d46e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c58970_0 name=_s8
v0000000002c59eb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c583d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f031f0 .functor MUXZ 1, o0000000002d46e08, v0000000002b612e0_0, L_0000000002f04cd0, C4<>;
L_0000000002f03790 .functor MUXZ 1, L_0000000002f031f0, o0000000002d46d78, o0000000002d40088, C4<>;
L_0000000002f026b0 .functor MUXZ 1, o0000000002d46da8, v0000000002b612e0_0, L_0000000002f04050, C4<>;
L_0000000002f04a50 .functor MUXZ 1, L_0000000002f026b0, o0000000002d46e68, o0000000002d40088, C4<>;
S_0000000002d2cbe0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2e260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b61420_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002b602a0_0 .net "d", 0 0, L_0000000002f03fb0;  alias, 1 drivers
v0000000002b607a0_0 .net "q", 0 0, v0000000002b612e0_0;  alias, 1 drivers
v0000000002b61240_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002b612e0_0 .var "state", 0 0;
v0000000002b621e0_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2cee0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c595f0_0 .net8 "Bitline1", 0 0, p0000000002d47198;  1 drivers, strength-aware
v0000000002c594b0_0 .net8 "Bitline2", 0 0, p0000000002d471c8;  1 drivers, strength-aware
v0000000002c597d0_0 .net "D", 0 0, L_0000000002f00770;  1 drivers
v0000000002c58e70_0 .net "Q", 0 0, v0000000002c59c30_0;  1 drivers
v0000000002c58b50_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002c58bf0_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002c59f50_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d471f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c58fb0_0 name=_s0
o0000000002d47228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c59910_0 name=_s10
v0000000002c580b0_0 .net *"_s12", 0 0, L_0000000002f00590;  1 drivers
o0000000002d47288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5a6d0_0 name=_s2
v0000000002c59d70_0 .net *"_s4", 0 0, L_0000000002f00450;  1 drivers
o0000000002d472e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5a090_0 name=_s8
v0000000002c5a270_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c5a310_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f00450 .functor MUXZ 1, o0000000002d47288, v0000000002c59c30_0, L_0000000002f04cd0, C4<>;
L_0000000002f009f0 .functor MUXZ 1, L_0000000002f00450, o0000000002d471f8, o0000000002d40088, C4<>;
L_0000000002f00590 .functor MUXZ 1, o0000000002d47228, v0000000002c59c30_0, L_0000000002f04050, C4<>;
L_0000000002f013f0 .functor MUXZ 1, L_0000000002f00590, o0000000002d472e8, o0000000002d40088, C4<>;
S_0000000002d2cd60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2cee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c59690_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c59410_0 .net "d", 0 0, L_0000000002f00770;  alias, 1 drivers
v0000000002c585b0_0 .net "q", 0 0, v0000000002c59c30_0;  alias, 1 drivers
v0000000002c58ab0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002c59c30_0 .var "state", 0 0;
v0000000002c599b0_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2d060 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c590f0_0 .net8 "Bitline1", 0 0, p0000000002d47618;  1 drivers, strength-aware
v0000000002c58290_0 .net8 "Bitline2", 0 0, p0000000002d47648;  1 drivers, strength-aware
v0000000002c5b170_0 .net "D", 0 0, L_0000000002f00ef0;  1 drivers
v0000000002c5ccf0_0 .net "Q", 0 0, v0000000002c5a450_0;  1 drivers
v0000000002c5b5d0_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002c5bad0_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002c5c430_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d47678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5ced0_0 name=_s0
o0000000002d476a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5a8b0_0 name=_s10
v0000000002c5b210_0 .net *"_s12", 0 0, L_0000000002f00e50;  1 drivers
o0000000002d47708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5b3f0_0 name=_s2
v0000000002c5bcb0_0 .net *"_s4", 0 0, L_0000000002f00a90;  1 drivers
o0000000002d47768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5cf70_0 name=_s8
v0000000002c5aef0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c5b2b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f00a90 .functor MUXZ 1, o0000000002d47708, v0000000002c5a450_0, L_0000000002f04cd0, C4<>;
L_0000000002f00b30 .functor MUXZ 1, L_0000000002f00a90, o0000000002d47678, o0000000002d40088, C4<>;
L_0000000002f00e50 .functor MUXZ 1, o0000000002d476a8, v0000000002c5a450_0, L_0000000002f04050, C4<>;
L_0000000002f018f0 .functor MUXZ 1, L_0000000002f00e50, o0000000002d47768, o0000000002d40088, C4<>;
S_0000000002d2d4e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2d060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c58c90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c58150_0 .net "d", 0 0, L_0000000002f00ef0;  alias, 1 drivers
v0000000002c58f10_0 .net "q", 0 0, v0000000002c5a450_0;  alias, 1 drivers
v0000000002c5a3b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002c5a450_0 .var "state", 0 0;
v0000000002c5a4f0_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2e3e0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c5b8f0_0 .net8 "Bitline1", 0 0, p0000000002d47a98;  1 drivers, strength-aware
v0000000002c5ac70_0 .net8 "Bitline2", 0 0, p0000000002d47ac8;  1 drivers, strength-aware
v0000000002c5b990_0 .net "D", 0 0, L_0000000002f01df0;  1 drivers
v0000000002c5bfd0_0 .net "Q", 0 0, v0000000002c5a950_0;  1 drivers
v0000000002c5bdf0_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002c5be90_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002c5c110_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d47af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5c390_0 name=_s0
o0000000002d47b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5c4d0_0 name=_s10
v0000000002c5c570_0 .net *"_s12", 0 0, L_0000000002f01990;  1 drivers
o0000000002d47b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5c610_0 name=_s2
v0000000002c5c6b0_0 .net *"_s4", 0 0, L_0000000002f00f90;  1 drivers
o0000000002d47be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5c7f0_0 name=_s8
v0000000002c5df10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c5f1d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f00f90 .functor MUXZ 1, o0000000002d47b88, v0000000002c5a950_0, L_0000000002f04cd0, C4<>;
L_0000000002f010d0 .functor MUXZ 1, L_0000000002f00f90, o0000000002d47af8, o0000000002d40088, C4<>;
L_0000000002f01990 .functor MUXZ 1, o0000000002d47b28, v0000000002c5a950_0, L_0000000002f04050, C4<>;
L_0000000002f01a30 .functor MUXZ 1, L_0000000002f01990, o0000000002d47be8, o0000000002d40088, C4<>;
S_0000000002d2d1e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2e3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c5af90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c5c2f0_0 .net "d", 0 0, L_0000000002f01df0;  alias, 1 drivers
v0000000002c5d010_0 .net "q", 0 0, v0000000002c5a950_0;  alias, 1 drivers
v0000000002c5b490_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002c5a950_0 .var "state", 0 0;
v0000000002c5b850_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2ca60 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c5f450_0 .net8 "Bitline1", 0 0, p0000000002d47f18;  1 drivers, strength-aware
v0000000002c5dab0_0 .net8 "Bitline2", 0 0, p0000000002d47f48;  1 drivers, strength-aware
v0000000002c5d8d0_0 .net "D", 0 0, L_0000000002f04690;  1 drivers
v0000000002c5e2d0_0 .net "Q", 0 0, v0000000002c5d830_0;  1 drivers
v0000000002c5e690_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002c5f3b0_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002c5da10_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d47f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5f310_0 name=_s0
o0000000002d47fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5dc90_0 name=_s10
v0000000002c5d0b0_0 .net *"_s12", 0 0, L_0000000002f01fd0;  1 drivers
o0000000002d48008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5e190_0 name=_s2
v0000000002c5e910_0 .net *"_s4", 0 0, L_0000000002f01e90;  1 drivers
o0000000002d48068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c5e050_0 name=_s8
v0000000002c5eeb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c5e4b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f01e90 .functor MUXZ 1, o0000000002d48008, v0000000002c5d830_0, L_0000000002f04cd0, C4<>;
L_0000000002f01f30 .functor MUXZ 1, L_0000000002f01e90, o0000000002d47f78, o0000000002d40088, C4<>;
L_0000000002f01fd0 .functor MUXZ 1, o0000000002d47fa8, v0000000002c5d830_0, L_0000000002f04050, C4<>;
L_0000000002f04730 .functor MUXZ 1, L_0000000002f01fd0, o0000000002d48068, o0000000002d40088, C4<>;
S_0000000002d2d660 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2ca60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c5eff0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c5d470_0 .net "d", 0 0, L_0000000002f04690;  alias, 1 drivers
v0000000002c5d5b0_0 .net "q", 0 0, v0000000002c5d830_0;  alias, 1 drivers
v0000000002c5f630_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002c5d830_0 .var "state", 0 0;
v0000000002c5eaf0_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2d360 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c5f4f0_0 .net8 "Bitline1", 0 0, p0000000002d48398;  1 drivers, strength-aware
v0000000002c5f590_0 .net8 "Bitline2", 0 0, p0000000002d483c8;  1 drivers, strength-aware
v0000000002c61750_0 .net "D", 0 0, L_0000000002f02930;  1 drivers
v0000000002c619d0_0 .net "Q", 0 0, v0000000002c5e870_0;  1 drivers
v0000000002c61a70_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002c61110_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002c61d90_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d483f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c60df0_0 name=_s0
o0000000002d48428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c608f0_0 name=_s10
v0000000002c5fbd0_0 .net *"_s12", 0 0, L_0000000002f02c50;  1 drivers
o0000000002d48488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c61ed0_0 name=_s2
v0000000002c5fdb0_0 .net *"_s4", 0 0, L_0000000002f03330;  1 drivers
o0000000002d484e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c61b10_0 name=_s8
v0000000002c5ff90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c61f70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f03330 .functor MUXZ 1, o0000000002d48488, v0000000002c5e870_0, L_0000000002f04cd0, C4<>;
L_0000000002f02d90 .functor MUXZ 1, L_0000000002f03330, o0000000002d483f8, o0000000002d40088, C4<>;
L_0000000002f02c50 .functor MUXZ 1, o0000000002d48428, v0000000002c5e870_0, L_0000000002f04050, C4<>;
L_0000000002f047d0 .functor MUXZ 1, L_0000000002f02c50, o0000000002d484e8, o0000000002d40088, C4<>;
S_0000000002d2e560 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2d360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c5e0f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c5e370_0 .net "d", 0 0, L_0000000002f02930;  alias, 1 drivers
v0000000002c5e5f0_0 .net "q", 0 0, v0000000002c5e870_0;  alias, 1 drivers
v0000000002c5e730_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002c5e870_0 .var "state", 0 0;
v0000000002c5eb90_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2d7e0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c603f0_0 .net8 "Bitline1", 0 0, p0000000002d48818;  1 drivers, strength-aware
v0000000002c60490_0 .net8 "Bitline2", 0 0, p0000000002d48848;  1 drivers, strength-aware
v0000000002c60670_0 .net "D", 0 0, L_0000000002f02610;  1 drivers
v0000000002c60710_0 .net "Q", 0 0, v0000000002c60ad0_0;  1 drivers
v0000000002c607b0_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002c60990_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002c61250_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d48878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c60b70_0 name=_s0
o0000000002d488a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c60f30_0 name=_s10
v0000000002c61390_0 .net *"_s12", 0 0, L_0000000002f02ed0;  1 drivers
o0000000002d48908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c61430_0 name=_s2
v0000000002c614d0_0 .net *"_s4", 0 0, L_0000000002f02e30;  1 drivers
o0000000002d48968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c62a10_0 name=_s8
v0000000002c632d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c621f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f02e30 .functor MUXZ 1, o0000000002d48908, v0000000002c60ad0_0, L_0000000002f04cd0, C4<>;
L_0000000002f02750 .functor MUXZ 1, L_0000000002f02e30, o0000000002d48878, o0000000002d40088, C4<>;
L_0000000002f02ed0 .functor MUXZ 1, o0000000002d488a8, v0000000002c60ad0_0, L_0000000002f04050, C4<>;
L_0000000002f03b50 .functor MUXZ 1, L_0000000002f02ed0, o0000000002d48968, o0000000002d40088, C4<>;
S_0000000002d2e860 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2d7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c5f8b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c5f950_0 .net "d", 0 0, L_0000000002f02610;  alias, 1 drivers
v0000000002c5fa90_0 .net "q", 0 0, v0000000002c60ad0_0;  alias, 1 drivers
v0000000002c60210_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002c60ad0_0 .var "state", 0 0;
v0000000002c602b0_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2d960 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c644f0_0 .net8 "Bitline1", 0 0, p0000000002d48c98;  1 drivers, strength-aware
v0000000002c63a50_0 .net8 "Bitline2", 0 0, p0000000002d48cc8;  1 drivers, strength-aware
v0000000002c63910_0 .net "D", 0 0, L_0000000002f03290;  1 drivers
v0000000002c641d0_0 .net "Q", 0 0, v0000000002c62ab0_0;  1 drivers
v0000000002c63690_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002c62e70_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002c623d0_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d48cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c625b0_0 name=_s0
o0000000002d48d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c630f0_0 name=_s10
v0000000002c64590_0 .net *"_s12", 0 0, L_0000000002f042d0;  1 drivers
o0000000002d48d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c62f10_0 name=_s2
v0000000002c64630_0 .net *"_s4", 0 0, L_0000000002f03150;  1 drivers
o0000000002d48de8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c646d0_0 name=_s8
v0000000002c62fb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c63af0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f03150 .functor MUXZ 1, o0000000002d48d88, v0000000002c62ab0_0, L_0000000002f04cd0, C4<>;
L_0000000002f03d30 .functor MUXZ 1, L_0000000002f03150, o0000000002d48cf8, o0000000002d40088, C4<>;
L_0000000002f042d0 .functor MUXZ 1, o0000000002d48d28, v0000000002c62ab0_0, L_0000000002f04050, C4<>;
L_0000000002f04b90 .functor MUXZ 1, L_0000000002f042d0, o0000000002d48de8, o0000000002d40088, C4<>;
S_0000000002d2dc60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2d960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c643b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c63870_0 .net "d", 0 0, L_0000000002f03290;  alias, 1 drivers
v0000000002c64130_0 .net "q", 0 0, v0000000002c62ab0_0;  alias, 1 drivers
v0000000002c62970_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002c62ab0_0 .var "state", 0 0;
v0000000002c635f0_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2dae0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002d2a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c63d70_0 .net8 "Bitline1", 0 0, p0000000002d49118;  1 drivers, strength-aware
v0000000002c64810_0 .net8 "Bitline2", 0 0, p0000000002d49148;  1 drivers, strength-aware
v0000000002c620b0_0 .net "D", 0 0, L_0000000002f03c90;  1 drivers
v0000000002c661b0_0 .net "Q", 0 0, v0000000002c63c30_0;  1 drivers
v0000000002c66250_0 .net "ReadEnable1", 0 0, L_0000000002f04cd0;  alias, 1 drivers
v0000000002c66e30_0 .net "ReadEnable2", 0 0, L_0000000002f04050;  alias, 1 drivers
v0000000002c662f0_0 .net "WriteEnable", 0 0, L_0000000002f04d70;  alias, 1 drivers
o0000000002d49178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c66430_0 name=_s0
o0000000002d491a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c649f0_0 name=_s10
v0000000002c664d0_0 .net *"_s12", 0 0, L_0000000002f03970;  1 drivers
o0000000002d49208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c65350_0 name=_s2
v0000000002c66610_0 .net *"_s4", 0 0, L_0000000002f04870;  1 drivers
o0000000002d49268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c65210_0 name=_s8
v0000000002c66890_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c64bd0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f04870 .functor MUXZ 1, o0000000002d49208, v0000000002c63c30_0, L_0000000002f04cd0, C4<>;
L_0000000002f038d0 .functor MUXZ 1, L_0000000002f04870, o0000000002d49178, o0000000002d40088, C4<>;
L_0000000002f03970 .functor MUXZ 1, o0000000002d491a8, v0000000002c63c30_0, L_0000000002f04050, C4<>;
L_0000000002f03bf0 .functor MUXZ 1, L_0000000002f03970, o0000000002d49268, o0000000002d40088, C4<>;
S_0000000002d2df60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2dae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c63b90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c63370_0 .net "d", 0 0, L_0000000002f03c90;  alias, 1 drivers
v0000000002c63190_0 .net "q", 0 0, v0000000002c63c30_0;  alias, 1 drivers
v0000000002c64770_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002c63c30_0 .var "state", 0 0;
v0000000002c62470_0 .net "wen", 0 0, L_0000000002f04d70;  alias, 1 drivers
S_0000000002d2e6e0 .scope module, "R10" "Register" 2 101, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002a52970_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002a52f10_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002a520b0_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002a52330_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  1 drivers
v0000000002a534b0_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  1 drivers
v0000000002a52650_0 .net "WriteReg", 0 0, L_0000000002f210b0;  1 drivers
v0000000002a52a10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a52ab0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1e8b0 .part o0000000002d449d8, 0, 1;
L_0000000002f1ef90 .part o0000000002d449d8, 1, 1;
L_0000000002f20070 .part o0000000002d449d8, 2, 1;
L_0000000002f1f210 .part o0000000002d449d8, 3, 1;
L_0000000002f1f670 .part o0000000002d449d8, 4, 1;
L_0000000002f1ebd0 .part o0000000002d449d8, 5, 1;
L_0000000002f1f8f0 .part o0000000002d449d8, 6, 1;
L_0000000002f201b0 .part o0000000002d449d8, 7, 1;
L_0000000002f20390 .part o0000000002d449d8, 8, 1;
L_0000000002f21790 .part o0000000002d449d8, 9, 1;
L_0000000002f22a50 .part o0000000002d449d8, 10, 1;
L_0000000002f227d0 .part o0000000002d449d8, 11, 1;
L_0000000002f21b50 .part o0000000002d449d8, 12, 1;
L_0000000002f22410 .part o0000000002d449d8, 13, 1;
L_0000000002f21ab0 .part o0000000002d449d8, 14, 1;
L_0000000002f21bf0 .part o0000000002d449d8, 15, 1;
p0000000002d49748 .port I0000000002ce9000, L_0000000002f1ffd0;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002d49748;
p0000000002d49778 .port I0000000002ce8900, L_0000000002f1e450;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002d49778;
p0000000002d49c28 .port I0000000002ce9000, L_0000000002f1e590;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002d49c28;
p0000000002d49c58 .port I0000000002ce8900, L_0000000002f1e770;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002d49c58;
p0000000002d4bba8 .port I0000000002ce9000, L_0000000002f1e950;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002d4bba8;
p0000000002d4bbd8 .port I0000000002ce8900, L_0000000002f1de10;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002d4bbd8;
p0000000002d4c028 .port I0000000002ce9000, L_0000000002f1f2b0;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002d4c028;
p0000000002d4c058 .port I0000000002ce8900, L_0000000002f1e4f0;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002d4c058;
p0000000002d4c4a8 .port I0000000002ce9000, L_0000000002f1f530;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002d4c4a8;
p0000000002d4c4d8 .port I0000000002ce8900, L_0000000002f1ff30;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002d4c4d8;
p0000000002d4c928 .port I0000000002ce9000, L_0000000002f1ea90;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002d4c928;
p0000000002d4c958 .port I0000000002ce8900, L_0000000002f1eb30;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002d4c958;
p0000000002d4cda8 .port I0000000002ce9000, L_0000000002f1f850;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002d4cda8;
p0000000002d4cdd8 .port I0000000002ce8900, L_0000000002f1f170;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002d4cdd8;
p0000000002d4d228 .port I0000000002ce9000, L_0000000002f1f990;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002d4d228;
p0000000002d4d258 .port I0000000002ce8900, L_0000000002f1fb70;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002d4d258;
p0000000002d4d6a8 .port I0000000002ce9000, L_0000000002f1fdf0;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002d4d6a8;
p0000000002d4d6d8 .port I0000000002ce8900, L_0000000002f20250;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002d4d6d8;
p0000000002d4db28 .port I0000000002ce9000, L_0000000002f1dff0;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002d4db28;
p0000000002d4db58 .port I0000000002ce8900, L_0000000002f1e130;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002d4db58;
p0000000002d4a0a8 .port I0000000002ce9000, L_0000000002f22af0;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002d4a0a8;
p0000000002d4a0d8 .port I0000000002ce8900, L_0000000002f20610;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002d4a0d8;
p0000000002d4a528 .port I0000000002ce9000, L_0000000002f20bb0;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002d4a528;
p0000000002d4a558 .port I0000000002ce8900, L_0000000002f206b0;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002d4a558;
p0000000002d4a9a8 .port I0000000002ce9000, L_0000000002f22730;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002d4a9a8;
p0000000002d4a9d8 .port I0000000002ce8900, L_0000000002f22370;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002d4a9d8;
p0000000002d4ae28 .port I0000000002ce9000, L_0000000002f22190;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002d4ae28;
p0000000002d4ae58 .port I0000000002ce8900, L_0000000002f21510;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002d4ae58;
p0000000002d4b2a8 .port I0000000002ce9000, L_0000000002f20a70;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002d4b2a8;
p0000000002d4b2d8 .port I0000000002ce8900, L_0000000002f21470;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002d4b2d8;
p0000000002d4b728 .port I0000000002ce9000, L_0000000002f20e30;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002d4b728;
p0000000002d4b758 .port I0000000002ce8900, L_0000000002f21e70;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002d4b758;
S_0000000002d2e0e0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c66d90_0 .net8 "Bitline1", 0 0, p0000000002d49748;  1 drivers, strength-aware
v0000000002c66ed0_0 .net8 "Bitline2", 0 0, p0000000002d49778;  1 drivers, strength-aware
v0000000002c648b0_0 .net "D", 0 0, L_0000000002f1e8b0;  1 drivers
v0000000002c64950_0 .net "Q", 0 0, v0000000002c65b70_0;  1 drivers
v0000000002c678d0_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002c67330_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002c67bf0_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d49808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c67a10_0 name=_s0
o0000000002d49838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c67ab0_0 name=_s10
v0000000002c67dd0_0 .net *"_s12", 0 0, L_0000000002f1eef0;  1 drivers
o0000000002d49898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c670b0_0 name=_s2
v0000000002c67650_0 .net *"_s4", 0 0, L_0000000002f1f3f0;  1 drivers
o0000000002d498f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c673d0_0 name=_s8
v0000000002c67470_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c675b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1f3f0 .functor MUXZ 1, o0000000002d49898, v0000000002c65b70_0, L_0000000002f21d30, C4<>;
L_0000000002f1ffd0 .functor MUXZ 1, L_0000000002f1f3f0, o0000000002d49808, o0000000002d40088, C4<>;
L_0000000002f1eef0 .functor MUXZ 1, o0000000002d49838, v0000000002c65b70_0, L_0000000002f21010, C4<>;
L_0000000002f1e450 .functor MUXZ 1, L_0000000002f1eef0, o0000000002d498f8, o0000000002d40088, C4<>;
S_0000000002d37f20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d2e0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c657b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002c658f0_0 .net "d", 0 0, L_0000000002f1e8b0;  alias, 1 drivers
v0000000002c66a70_0 .net "q", 0 0, v0000000002c65b70_0;  alias, 1 drivers
v0000000002c65a30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002c65b70_0 .var "state", 0 0;
v0000000002c66bb0_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d380a0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002bc4480_0 .net8 "Bitline1", 0 0, p0000000002d49c28;  1 drivers, strength-aware
v0000000002bc65a0_0 .net8 "Bitline2", 0 0, p0000000002d49c58;  1 drivers, strength-aware
v0000000002bc45c0_0 .net "D", 0 0, L_0000000002f1ef90;  1 drivers
v0000000002bc4840_0 .net "Q", 0 0, v0000000002bc5ec0_0;  1 drivers
v0000000002bc4fc0_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002bc60a0_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002bc4980_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d49c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc6280_0 name=_s0
o0000000002d49cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc4ca0_0 name=_s10
v0000000002bc5060_0 .net *"_s12", 0 0, L_0000000002f1e6d0;  1 drivers
o0000000002d49d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc4b60_0 name=_s2
v0000000002bc54c0_0 .net *"_s4", 0 0, L_0000000002f1fad0;  1 drivers
o0000000002d49d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc66e0_0 name=_s8
v0000000002bc4d40_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bc6780_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1fad0 .functor MUXZ 1, o0000000002d49d18, v0000000002bc5ec0_0, L_0000000002f21d30, C4<>;
L_0000000002f1e590 .functor MUXZ 1, L_0000000002f1fad0, o0000000002d49c88, o0000000002d40088, C4<>;
L_0000000002f1e6d0 .functor MUXZ 1, o0000000002d49cb8, v0000000002bc5ec0_0, L_0000000002f21010, C4<>;
L_0000000002f1e770 .functor MUXZ 1, L_0000000002f1e6d0, o0000000002d49d78, o0000000002d40088, C4<>;
S_0000000002d38220 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d380a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c67970_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bc57e0_0 .net "d", 0 0, L_0000000002f1ef90;  alias, 1 drivers
v0000000002bc47a0_0 .net "q", 0 0, v0000000002bc5ec0_0;  alias, 1 drivers
v0000000002bc6500_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002bc5ec0_0 .var "state", 0 0;
v0000000002bc5880_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d383a0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002bc5100_0 .net8 "Bitline1", 0 0, p0000000002d4a0a8;  1 drivers, strength-aware
v0000000002bc4160_0 .net8 "Bitline2", 0 0, p0000000002d4a0d8;  1 drivers, strength-aware
v0000000002bc51a0_0 .net "D", 0 0, L_0000000002f22a50;  1 drivers
v0000000002bc5240_0 .net "Q", 0 0, v0000000002bc5f60_0;  1 drivers
v0000000002bc5920_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002bc8440_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002bc8580_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4a108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc8300_0 name=_s0
o0000000002d4a138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc6960_0 name=_s10
v0000000002bc88a0_0 .net *"_s12", 0 0, L_0000000002f20ed0;  1 drivers
o0000000002d4a198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc89e0_0 name=_s2
v0000000002bc8b20_0 .net *"_s4", 0 0, L_0000000002f21c90;  1 drivers
o0000000002d4a1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc8d00_0 name=_s8
v0000000002bc6aa0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bc7ae0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f21c90 .functor MUXZ 1, o0000000002d4a198, v0000000002bc5f60_0, L_0000000002f21d30, C4<>;
L_0000000002f22af0 .functor MUXZ 1, L_0000000002f21c90, o0000000002d4a108, o0000000002d40088, C4<>;
L_0000000002f20ed0 .functor MUXZ 1, o0000000002d4a138, v0000000002bc5f60_0, L_0000000002f21010, C4<>;
L_0000000002f20610 .functor MUXZ 1, L_0000000002f20ed0, o0000000002d4a1f8, o0000000002d40088, C4<>;
S_0000000002d37c20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d383a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002bc56a0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bc42a0_0 .net "d", 0 0, L_0000000002f22a50;  alias, 1 drivers
v0000000002bc6820_0 .net "q", 0 0, v0000000002bc5f60_0;  alias, 1 drivers
v0000000002bc59c0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002bc5f60_0 .var "state", 0 0;
v0000000002bc4de0_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d37da0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002bc8c60_0 .net8 "Bitline1", 0 0, p0000000002d4a528;  1 drivers, strength-aware
v0000000002bc6e60_0 .net8 "Bitline2", 0 0, p0000000002d4a558;  1 drivers, strength-aware
v0000000002bc7040_0 .net "D", 0 0, L_0000000002f227d0;  1 drivers
v0000000002bc70e0_0 .net "Q", 0 0, v0000000002bc6d20_0;  1 drivers
v0000000002bc7180_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002bc7400_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002bc8620_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4a588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc74a0_0 name=_s0
o0000000002d4a5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc75e0_0 name=_s10
v0000000002bc7540_0 .net *"_s12", 0 0, L_0000000002f22910;  1 drivers
o0000000002d4a618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc7680_0 name=_s2
v0000000002bc7860_0 .net *"_s4", 0 0, L_0000000002f21a10;  1 drivers
o0000000002d4a678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc7b80_0 name=_s8
v0000000002bc8080_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bc8120_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f21a10 .functor MUXZ 1, o0000000002d4a618, v0000000002bc6d20_0, L_0000000002f21d30, C4<>;
L_0000000002f20bb0 .functor MUXZ 1, L_0000000002f21a10, o0000000002d4a588, o0000000002d40088, C4<>;
L_0000000002f22910 .functor MUXZ 1, o0000000002d4a5b8, v0000000002bc6d20_0, L_0000000002f21010, C4<>;
L_0000000002f206b0 .functor MUXZ 1, L_0000000002f22910, o0000000002d4a678, o0000000002d40088, C4<>;
S_0000000002d38e20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d37da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002bc7fe0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bc6be0_0 .net "d", 0 0, L_0000000002f227d0;  alias, 1 drivers
v0000000002bc72c0_0 .net "q", 0 0, v0000000002bc6d20_0;  alias, 1 drivers
v0000000002bc8ee0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002bc6d20_0 .var "state", 0 0;
v0000000002bc7ea0_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d38520 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002bca100_0 .net8 "Bitline1", 0 0, p0000000002d4a9a8;  1 drivers, strength-aware
v0000000002bca7e0_0 .net8 "Bitline2", 0 0, p0000000002d4a9d8;  1 drivers, strength-aware
v0000000002bc9840_0 .net "D", 0 0, L_0000000002f21b50;  1 drivers
v0000000002bc9e80_0 .net "Q", 0 0, v0000000002bc9ca0_0;  1 drivers
v0000000002bca240_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002bca880_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002bca380_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4aa08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bcb280_0 name=_s0
o0000000002d4aa38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bc9980_0 name=_s10
v0000000002bca420_0 .net *"_s12", 0 0, L_0000000002f224b0;  1 drivers
o0000000002d4aa98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bca9c0_0 name=_s2
v0000000002bca4c0_0 .net *"_s4", 0 0, L_0000000002f20c50;  1 drivers
o0000000002d4aaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bcb460_0 name=_s8
v0000000002bc9200_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bcab00_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f20c50 .functor MUXZ 1, o0000000002d4aa98, v0000000002bc9ca0_0, L_0000000002f21d30, C4<>;
L_0000000002f22730 .functor MUXZ 1, L_0000000002f20c50, o0000000002d4aa08, o0000000002d40088, C4<>;
L_0000000002f224b0 .functor MUXZ 1, o0000000002d4aa38, v0000000002bc9ca0_0, L_0000000002f21010, C4<>;
L_0000000002f22370 .functor MUXZ 1, L_0000000002f224b0, o0000000002d4aaf8, o0000000002d40088, C4<>;
S_0000000002d38b20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d38520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002bc84e0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bcb140_0 .net "d", 0 0, L_0000000002f21b50;  alias, 1 drivers
v0000000002bc9660_0 .net "q", 0 0, v0000000002bc9ca0_0;  alias, 1 drivers
v0000000002bc9ac0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002bc9ca0_0 .var "state", 0 0;
v0000000002bc9700_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d38fa0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002bcb6e0_0 .net8 "Bitline1", 0 0, p0000000002d4ae28;  1 drivers, strength-aware
v0000000002bcb780_0 .net8 "Bitline2", 0 0, p0000000002d4ae58;  1 drivers, strength-aware
v0000000002bc90c0_0 .net "D", 0 0, L_0000000002f22410;  1 drivers
v0000000002bc9160_0 .net "Q", 0 0, v0000000002bcb640_0;  1 drivers
v0000000002bcc040_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002bcc720_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002bccea0_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4ae88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bcc5e0_0 name=_s0
o0000000002d4aeb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bcdb20_0 name=_s10
v0000000002bcbfa0_0 .net *"_s12", 0 0, L_0000000002f20b10;  1 drivers
o0000000002d4af18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bce020_0 name=_s2
v0000000002bcca40_0 .net *"_s4", 0 0, L_0000000002f20d90;  1 drivers
o0000000002d4af78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bcd260_0 name=_s8
v0000000002bcc900_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bcd440_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f20d90 .functor MUXZ 1, o0000000002d4af18, v0000000002bcb640_0, L_0000000002f21d30, C4<>;
L_0000000002f22190 .functor MUXZ 1, L_0000000002f20d90, o0000000002d4ae88, o0000000002d40088, C4<>;
L_0000000002f20b10 .functor MUXZ 1, o0000000002d4aeb8, v0000000002bcb640_0, L_0000000002f21010, C4<>;
L_0000000002f21510 .functor MUXZ 1, L_0000000002f20b10, o0000000002d4af78, o0000000002d40088, C4<>;
S_0000000002d386a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d38fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002bcac40_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bcb3c0_0 .net "d", 0 0, L_0000000002f22410;  alias, 1 drivers
v0000000002bc93e0_0 .net "q", 0 0, v0000000002bcb640_0;  alias, 1 drivers
v0000000002bcb5a0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002bcb640_0 .var "state", 0 0;
v0000000002bc9520_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d392a0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002bcd080_0 .net8 "Bitline1", 0 0, p0000000002d4b2a8;  1 drivers, strength-aware
v0000000002bcc0e0_0 .net8 "Bitline2", 0 0, p0000000002d4b2d8;  1 drivers, strength-aware
v0000000002bcd760_0 .net "D", 0 0, L_0000000002f21ab0;  1 drivers
v0000000002bcc4a0_0 .net "Q", 0 0, v0000000002bcd620_0;  1 drivers
v0000000002bcd800_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002bcba00_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002bcd940_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4b308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bcbb40_0 name=_s0
o0000000002d4b338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bcdc60_0 name=_s10
v0000000002bcdd00_0 .net *"_s12", 0 0, L_0000000002f229b0;  1 drivers
o0000000002d4b398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bcd9e0_0 name=_s2
v0000000002bcdda0_0 .net *"_s4", 0 0, L_0000000002f209d0;  1 drivers
o0000000002d4b3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bcde40_0 name=_s8
v0000000002bcc180_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bcc2c0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f209d0 .functor MUXZ 1, o0000000002d4b398, v0000000002bcd620_0, L_0000000002f21d30, C4<>;
L_0000000002f20a70 .functor MUXZ 1, L_0000000002f209d0, o0000000002d4b308, o0000000002d40088, C4<>;
L_0000000002f229b0 .functor MUXZ 1, o0000000002d4b338, v0000000002bcd620_0, L_0000000002f21010, C4<>;
L_0000000002f21470 .functor MUXZ 1, L_0000000002f229b0, o0000000002d4b3f8, o0000000002d40088, C4<>;
S_0000000002d38820 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d392a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002bcccc0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bccd60_0 .net "d", 0 0, L_0000000002f21ab0;  alias, 1 drivers
v0000000002bcce00_0 .net "q", 0 0, v0000000002bcd620_0;  alias, 1 drivers
v0000000002bcdf80_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002bcd620_0 .var "state", 0 0;
v0000000002bccf40_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d398a0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002bd05a0_0 .net8 "Bitline1", 0 0, p0000000002d4b728;  1 drivers, strength-aware
v0000000002bce8e0_0 .net8 "Bitline2", 0 0, p0000000002d4b758;  1 drivers, strength-aware
v0000000002bce3e0_0 .net "D", 0 0, L_0000000002f21bf0;  1 drivers
v0000000002bce0c0_0 .net "Q", 0 0, v0000000002bceca0_0;  1 drivers
v0000000002bcf560_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002bce480_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002bd0640_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4b788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bcf9c0_0 name=_s0
o0000000002d4b7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bcee80_0 name=_s10
v0000000002bcf420_0 .net *"_s12", 0 0, L_0000000002f22c30;  1 drivers
o0000000002d4b818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bd06e0_0 name=_s2
v0000000002bcfa60_0 .net *"_s4", 0 0, L_0000000002f22690;  1 drivers
o0000000002d4b878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bce200_0 name=_s8
v0000000002bce160_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bce980_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f22690 .functor MUXZ 1, o0000000002d4b818, v0000000002bceca0_0, L_0000000002f21d30, C4<>;
L_0000000002f20e30 .functor MUXZ 1, L_0000000002f22690, o0000000002d4b788, o0000000002d40088, C4<>;
L_0000000002f22c30 .functor MUXZ 1, o0000000002d4b7b8, v0000000002bceca0_0, L_0000000002f21010, C4<>;
L_0000000002f21e70 .functor MUXZ 1, L_0000000002f22c30, o0000000002d4b878, o0000000002d40088, C4<>;
S_0000000002d39420 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d398a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002bcfc40_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bcf240_0 .net "d", 0 0, L_0000000002f21bf0;  alias, 1 drivers
v0000000002bce7a0_0 .net "q", 0 0, v0000000002bceca0_0;  alias, 1 drivers
v0000000002bcf060_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002bceca0_0 .var "state", 0 0;
v0000000002bce840_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d39120 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002bcf600_0 .net8 "Bitline1", 0 0, p0000000002d4bba8;  1 drivers, strength-aware
v0000000002bcf6a0_0 .net8 "Bitline2", 0 0, p0000000002d4bbd8;  1 drivers, strength-aware
v0000000002bcfec0_0 .net "D", 0 0, L_0000000002f20070;  1 drivers
v0000000002bcf740_0 .net "Q", 0 0, v0000000002bcede0_0;  1 drivers
v0000000002bcf7e0_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002bd28a0_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002bd08c0_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4bc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bd2940_0 name=_s0
o0000000002d4bc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bd15e0_0 name=_s10
v0000000002bd12c0_0 .net *"_s12", 0 0, L_0000000002f1e9f0;  1 drivers
o0000000002d4bc98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bd1d60_0 name=_s2
v0000000002bd1220_0 .net *"_s4", 0 0, L_0000000002f1f490;  1 drivers
o0000000002d4bcf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bd2a80_0 name=_s8
v0000000002bd2c60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bd1e00_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1f490 .functor MUXZ 1, o0000000002d4bc98, v0000000002bcede0_0, L_0000000002f21d30, C4<>;
L_0000000002f1e950 .functor MUXZ 1, L_0000000002f1f490, o0000000002d4bc08, o0000000002d40088, C4<>;
L_0000000002f1e9f0 .functor MUXZ 1, o0000000002d4bc38, v0000000002bcede0_0, L_0000000002f21010, C4<>;
L_0000000002f1de10 .functor MUXZ 1, L_0000000002f1e9f0, o0000000002d4bcf8, o0000000002d40088, C4<>;
S_0000000002d389a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d39120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002bd0140_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bcf1a0_0 .net "d", 0 0, L_0000000002f20070;  alias, 1 drivers
v0000000002bcea20_0 .net "q", 0 0, v0000000002bcede0_0;  alias, 1 drivers
v0000000002bcfd80_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002bcede0_0 .var "state", 0 0;
v0000000002bcf4c0_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d395a0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002bd2760_0 .net8 "Bitline1", 0 0, p0000000002d4c028;  1 drivers, strength-aware
v0000000002bd1720_0 .net8 "Bitline2", 0 0, p0000000002d4c058;  1 drivers, strength-aware
v0000000002bd1fe0_0 .net "D", 0 0, L_0000000002f1f210;  1 drivers
v0000000002bd2ee0_0 .net "Q", 0 0, v0000000002bd19a0_0;  1 drivers
v0000000002bd2580_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002bd2080_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002bd23a0_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4c088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bd2440_0 name=_s0
o0000000002d4c0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bd24e0_0 name=_s10
v0000000002bd2800_0 .net *"_s12", 0 0, L_0000000002f1edb0;  1 drivers
o0000000002d4c118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bd0aa0_0 name=_s2
v0000000002bd2b20_0 .net *"_s4", 0 0, L_0000000002f1ec70;  1 drivers
o0000000002d4c178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002bd2f80_0 name=_s8
v0000000002bd0b40_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bd0be0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1ec70 .functor MUXZ 1, o0000000002d4c118, v0000000002bd19a0_0, L_0000000002f21d30, C4<>;
L_0000000002f1f2b0 .functor MUXZ 1, L_0000000002f1ec70, o0000000002d4c088, o0000000002d40088, C4<>;
L_0000000002f1edb0 .functor MUXZ 1, o0000000002d4c0b8, v0000000002bd19a0_0, L_0000000002f21010, C4<>;
L_0000000002f1e4f0 .functor MUXZ 1, L_0000000002f1edb0, o0000000002d4c178, o0000000002d40088, C4<>;
S_0000000002d38ca0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d395a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002bd0a00_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bd1040_0 .net "d", 0 0, L_0000000002f1f210;  alias, 1 drivers
v0000000002bd1680_0 .net "q", 0 0, v0000000002bd19a0_0;  alias, 1 drivers
v0000000002bd2300_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002bd19a0_0 .var "state", 0 0;
v0000000002bd1f40_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d37aa0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002bd38e0_0 .net8 "Bitline1", 0 0, p0000000002d4c4a8;  1 drivers, strength-aware
v0000000002bd3d40_0 .net8 "Bitline2", 0 0, p0000000002d4c4d8;  1 drivers, strength-aware
v0000000002bd3de0_0 .net "D", 0 0, L_0000000002f1f670;  1 drivers
v0000000002bd3e80_0 .net "Q", 0 0, v0000000002bd3520_0;  1 drivers
v0000000002bd30c0_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002a842f0_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002a850b0_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4c508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a84d90_0 name=_s0
o0000000002d4c538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a84930_0 name=_s10
v0000000002a84ed0_0 .net *"_s12", 0 0, L_0000000002f1f5d0;  1 drivers
o0000000002d4c598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a846b0_0 name=_s2
v0000000002a84c50_0 .net *"_s4", 0 0, L_0000000002f1fd50;  1 drivers
o0000000002d4c5f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a847f0_0 name=_s8
v0000000002a83670_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a85330_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1fd50 .functor MUXZ 1, o0000000002d4c598, v0000000002bd3520_0, L_0000000002f21d30, C4<>;
L_0000000002f1f530 .functor MUXZ 1, L_0000000002f1fd50, o0000000002d4c508, o0000000002d40088, C4<>;
L_0000000002f1f5d0 .functor MUXZ 1, o0000000002d4c538, v0000000002bd3520_0, L_0000000002f21010, C4<>;
L_0000000002f1ff30 .functor MUXZ 1, L_0000000002f1f5d0, o0000000002d4c5f8, o0000000002d40088, C4<>;
S_0000000002d39720 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d37aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002bd3a20_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002bd3660_0 .net "d", 0 0, L_0000000002f1f670;  alias, 1 drivers
v0000000002bd3840_0 .net "q", 0 0, v0000000002bd3520_0;  alias, 1 drivers
v0000000002bd3200_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002bd3520_0 .var "state", 0 0;
v0000000002bd3700_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d3a0b0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a85470_0 .net8 "Bitline1", 0 0, p0000000002d4c928;  1 drivers, strength-aware
v0000000002a856f0_0 .net8 "Bitline2", 0 0, p0000000002d4c958;  1 drivers, strength-aware
v0000000002a83e90_0 .net "D", 0 0, L_0000000002f1ebd0;  1 drivers
v0000000002a85b50_0 .net "Q", 0 0, v0000000002a85150_0;  1 drivers
v0000000002a83850_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002a83f30_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002a849d0_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4c988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a85bf0_0 name=_s0
o0000000002d4c9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a83fd0_0 name=_s10
v0000000002a84070_0 .net *"_s12", 0 0, L_0000000002f1deb0;  1 drivers
o0000000002d4ca18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a83490_0 name=_s2
v0000000002a835d0_0 .net *"_s4", 0 0, L_0000000002f1f7b0;  1 drivers
o0000000002d4ca78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a841b0_0 name=_s8
v0000000002a84430_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a83710_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1f7b0 .functor MUXZ 1, o0000000002d4ca18, v0000000002a85150_0, L_0000000002f21d30, C4<>;
L_0000000002f1ea90 .functor MUXZ 1, L_0000000002f1f7b0, o0000000002d4c988, o0000000002d40088, C4<>;
L_0000000002f1deb0 .functor MUXZ 1, o0000000002d4c9b8, v0000000002a85150_0, L_0000000002f21010, C4<>;
L_0000000002f1eb30 .functor MUXZ 1, L_0000000002f1deb0, o0000000002d4ca78, o0000000002d40088, C4<>;
S_0000000002d3a830 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3a0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a84890_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a83c10_0 .net "d", 0 0, L_0000000002f1ebd0;  alias, 1 drivers
v0000000002a83df0_0 .net "q", 0 0, v0000000002a85150_0;  alias, 1 drivers
v0000000002a85650_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002a85150_0 .var "state", 0 0;
v0000000002a83ad0_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d39ab0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a88170_0 .net8 "Bitline1", 0 0, p0000000002d4cda8;  1 drivers, strength-aware
v0000000002a87c70_0 .net8 "Bitline2", 0 0, p0000000002d4cdd8;  1 drivers, strength-aware
v0000000002a86eb0_0 .net "D", 0 0, L_0000000002f1f8f0;  1 drivers
v0000000002a871d0_0 .net "Q", 0 0, v0000000002a87b30_0;  1 drivers
v0000000002a873b0_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002a86370_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002a860f0_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4ce08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a85d30_0 name=_s0
o0000000002d4ce38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a86c30_0 name=_s10
v0000000002a864b0_0 .net *"_s12", 0 0, L_0000000002f1f0d0;  1 drivers
o0000000002d4ce98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a86f50_0 name=_s2
v0000000002a86690_0 .net *"_s4", 0 0, L_0000000002f1f030;  1 drivers
o0000000002d4cef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a874f0_0 name=_s8
v0000000002a87590_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a86730_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1f030 .functor MUXZ 1, o0000000002d4ce98, v0000000002a87b30_0, L_0000000002f21d30, C4<>;
L_0000000002f1f850 .functor MUXZ 1, L_0000000002f1f030, o0000000002d4ce08, o0000000002d40088, C4<>;
L_0000000002f1f0d0 .functor MUXZ 1, o0000000002d4ce38, v0000000002a87b30_0, L_0000000002f21010, C4<>;
L_0000000002f1f170 .functor MUXZ 1, L_0000000002f1f0d0, o0000000002d4cef8, o0000000002d40088, C4<>;
S_0000000002d3a3b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d39ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a85f10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a87310_0 .net "d", 0 0, L_0000000002f1f8f0;  alias, 1 drivers
v0000000002a86e10_0 .net "q", 0 0, v0000000002a87b30_0;  alias, 1 drivers
v0000000002a85fb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002a87b30_0 .var "state", 0 0;
v0000000002a86230_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d39f30 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a87770_0 .net8 "Bitline1", 0 0, p0000000002d4d228;  1 drivers, strength-aware
v0000000002a87950_0 .net8 "Bitline2", 0 0, p0000000002d4d258;  1 drivers, strength-aware
v0000000002a86910_0 .net "D", 0 0, L_0000000002f201b0;  1 drivers
v0000000002a88030_0 .net "Q", 0 0, v0000000002a876d0_0;  1 drivers
v0000000002a869b0_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002a88350_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002a894d0_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4d288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a88f30_0 name=_s0
o0000000002d4d2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a88cb0_0 name=_s10
v0000000002a89570_0 .net *"_s12", 0 0, L_0000000002f1fa30;  1 drivers
o0000000002d4d318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a8a790_0 name=_s2
v0000000002a88fd0_0 .net *"_s4", 0 0, L_0000000002f1df50;  1 drivers
o0000000002d4d378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a887b0_0 name=_s8
v0000000002a8abf0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a8a650_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1df50 .functor MUXZ 1, o0000000002d4d318, v0000000002a876d0_0, L_0000000002f21d30, C4<>;
L_0000000002f1f990 .functor MUXZ 1, L_0000000002f1df50, o0000000002d4d288, o0000000002d40088, C4<>;
L_0000000002f1fa30 .functor MUXZ 1, o0000000002d4d2b8, v0000000002a876d0_0, L_0000000002f21010, C4<>;
L_0000000002f1fb70 .functor MUXZ 1, L_0000000002f1fa30, o0000000002d4d378, o0000000002d40088, C4<>;
S_0000000002d3ab30 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d39f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a878b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a87630_0 .net "d", 0 0, L_0000000002f201b0;  alias, 1 drivers
v0000000002a86870_0 .net "q", 0 0, v0000000002a876d0_0;  alias, 1 drivers
v0000000002a87f90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002a876d0_0 .var "state", 0 0;
v0000000002a87e50_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d3afb0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a89f70_0 .net8 "Bitline1", 0 0, p0000000002d4d6a8;  1 drivers, strength-aware
v0000000002a88710_0 .net8 "Bitline2", 0 0, p0000000002d4d6d8;  1 drivers, strength-aware
v0000000002a888f0_0 .net "D", 0 0, L_0000000002f20390;  1 drivers
v0000000002a897f0_0 .net "Q", 0 0, v0000000002a89750_0;  1 drivers
v0000000002a8a5b0_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002a8a470_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002a891b0_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4d708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a89cf0_0 name=_s0
o0000000002d4d738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a89b10_0 name=_s10
v0000000002a8ab50_0 .net *"_s12", 0 0, L_0000000002f202f0;  1 drivers
o0000000002d4d798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a89bb0_0 name=_s2
v0000000002a8a010_0 .net *"_s4", 0 0, L_0000000002f1fcb0;  1 drivers
o0000000002d4d7f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a8a150_0 name=_s8
v0000000002a8a970_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a8aab0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1fcb0 .functor MUXZ 1, o0000000002d4d798, v0000000002a89750_0, L_0000000002f21d30, C4<>;
L_0000000002f1fdf0 .functor MUXZ 1, L_0000000002f1fcb0, o0000000002d4d708, o0000000002d40088, C4<>;
L_0000000002f202f0 .functor MUXZ 1, o0000000002d4d738, v0000000002a89750_0, L_0000000002f21010, C4<>;
L_0000000002f20250 .functor MUXZ 1, L_0000000002f202f0, o0000000002d4d7f8, o0000000002d40088, C4<>;
S_0000000002d3ae30 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3afb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a8a3d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a885d0_0 .net "d", 0 0, L_0000000002f20390;  alias, 1 drivers
v0000000002a8a8d0_0 .net "q", 0 0, v0000000002a89750_0;  alias, 1 drivers
v0000000002a896b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002a89750_0 .var "state", 0 0;
v0000000002a89070_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d3b2b0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002d2e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a8b370_0 .net8 "Bitline1", 0 0, p0000000002d4db28;  1 drivers, strength-aware
v0000000002a52fb0_0 .net8 "Bitline2", 0 0, p0000000002d4db58;  1 drivers, strength-aware
v0000000002a51ed0_0 .net "D", 0 0, L_0000000002f21790;  1 drivers
v0000000002a53c30_0 .net "Q", 0 0, v0000000002a8b230_0;  1 drivers
v0000000002a52290_0 .net "ReadEnable1", 0 0, L_0000000002f21d30;  alias, 1 drivers
v0000000002a530f0_0 .net "ReadEnable2", 0 0, L_0000000002f21010;  alias, 1 drivers
v0000000002a51e30_0 .net "WriteEnable", 0 0, L_0000000002f210b0;  alias, 1 drivers
o0000000002d4db88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a526f0_0 name=_s0
o0000000002d4dbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a52e70_0 name=_s10
v0000000002a52010_0 .net *"_s12", 0 0, L_0000000002f1e090;  1 drivers
o0000000002d4dc18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a528d0_0 name=_s2
v0000000002a51c50_0 .net *"_s4", 0 0, L_0000000002f20430;  1 drivers
o0000000002d4dc78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a53af0_0 name=_s8
v0000000002a53190_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a539b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f20430 .functor MUXZ 1, o0000000002d4dc18, v0000000002a8b230_0, L_0000000002f21d30, C4<>;
L_0000000002f1dff0 .functor MUXZ 1, L_0000000002f20430, o0000000002d4db88, o0000000002d40088, C4<>;
L_0000000002f1e090 .functor MUXZ 1, o0000000002d4dbb8, v0000000002a8b230_0, L_0000000002f21010, C4<>;
L_0000000002f1e130 .functor MUXZ 1, L_0000000002f1e090, o0000000002d4dc78, o0000000002d40088, C4<>;
S_0000000002d3a9b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3b2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a8b0f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a8add0_0 .net "d", 0 0, L_0000000002f21790;  alias, 1 drivers
v0000000002a8af10_0 .net "q", 0 0, v0000000002a8b230_0;  alias, 1 drivers
v0000000002a8b190_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002a8b230_0 .var "state", 0 0;
v0000000002a8b2d0_0 .net "wen", 0 0, L_0000000002f210b0;  alias, 1 drivers
S_0000000002d3a6b0 .scope module, "R11" "Register" 2 110, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v00000000029f40b0_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v00000000029f3d90_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v00000000029f4330_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v00000000029f2530_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  1 drivers
v00000000029f39d0_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  1 drivers
v00000000029f3a70_0 .net "WriteReg", 0 0, L_0000000002f23d10;  1 drivers
v00000000029f2f30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029f4510_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f211f0 .part o0000000002d449d8, 0, 1;
L_0000000002f20930 .part o0000000002d449d8, 1, 1;
L_0000000002f22d70 .part o0000000002d449d8, 2, 1;
L_0000000002f21330 .part o0000000002d449d8, 3, 1;
L_0000000002f22050 .part o0000000002d449d8, 4, 1;
L_0000000002f20890 .part o0000000002d449d8, 5, 1;
L_0000000002f23bd0 .part o0000000002d449d8, 6, 1;
L_0000000002f24030 .part o0000000002d449d8, 7, 1;
L_0000000002f23450 .part o0000000002d449d8, 8, 1;
L_0000000002f24df0 .part o0000000002d449d8, 9, 1;
L_0000000002f23950 .part o0000000002d449d8, 10, 1;
L_0000000002f25430 .part o0000000002d449d8, 11, 1;
L_0000000002f25390 .part o0000000002d449d8, 12, 1;
L_0000000002f25570 .part o0000000002d449d8, 13, 1;
L_0000000002f245d0 .part o0000000002d449d8, 14, 1;
L_0000000002f24f30 .part o0000000002d449d8, 15, 1;
p0000000002d4e158 .port I0000000002ce9000, L_0000000002f21150;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002d4e158;
p0000000002d4e188 .port I0000000002ce8900, L_0000000002f21970;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002d4e188;
p0000000002d4e638 .port I0000000002ce9000, L_0000000002f20f70;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002d4e638;
p0000000002d4e668 .port I0000000002ce8900, L_0000000002f22870;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002d4e668;
p0000000002d505b8 .port I0000000002ce9000, L_0000000002f225f0;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002d505b8;
p0000000002d505e8 .port I0000000002ce8900, L_0000000002f21dd0;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002d505e8;
p0000000002d50a38 .port I0000000002ce9000, L_0000000002f21f10;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002d50a38;
p0000000002d50a68 .port I0000000002ce8900, L_0000000002f222d0;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002d50a68;
p0000000002d50eb8 .port I0000000002ce9000, L_0000000002f213d0;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002d50eb8;
p0000000002d50ee8 .port I0000000002ce8900, L_0000000002f21fb0;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002d50ee8;
p0000000002d51338 .port I0000000002ce9000, L_0000000002f22230;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002d51338;
p0000000002d51368 .port I0000000002ce8900, L_0000000002f207f0;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002d51368;
p0000000002d517b8 .port I0000000002ce9000, L_0000000002f24350;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002d517b8;
p0000000002d517e8 .port I0000000002ce8900, L_0000000002f23590;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002d517e8;
p0000000002d51c38 .port I0000000002ce9000, L_0000000002f233b0;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002d51c38;
p0000000002d51c68 .port I0000000002ce8900, L_0000000002f23f90;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002d51c68;
p0000000002d520b8 .port I0000000002ce9000, L_0000000002f234f0;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002d520b8;
p0000000002d520e8 .port I0000000002ce8900, L_0000000002f24c10;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002d520e8;
p0000000002d52538 .port I0000000002ce9000, L_0000000002f23270;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002d52538;
p0000000002d52568 .port I0000000002ce8900, L_0000000002f24d50;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002d52568;
p0000000002d4eab8 .port I0000000002ce9000, L_0000000002f243f0;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002d4eab8;
p0000000002d4eae8 .port I0000000002ce8900, L_0000000002f242b0;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002d4eae8;
p0000000002d4ef38 .port I0000000002ce9000, L_0000000002f24490;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002d4ef38;
p0000000002d4ef68 .port I0000000002ce8900, L_0000000002f23770;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002d4ef68;
p0000000002d4f3b8 .port I0000000002ce9000, L_0000000002f23810;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002d4f3b8;
p0000000002d4f3e8 .port I0000000002ce8900, L_0000000002f25110;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002d4f3e8;
p0000000002d4f838 .port I0000000002ce9000, L_0000000002f24530;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002d4f838;
p0000000002d4f868 .port I0000000002ce8900, L_0000000002f22f50;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002d4f868;
p0000000002d4fcb8 .port I0000000002ce9000, L_0000000002f254d0;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002d4fcb8;
p0000000002d4fce8 .port I0000000002ce8900, L_0000000002f24e90;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002d4fce8;
p0000000002d50138 .port I0000000002ce9000, L_0000000002f22e10;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002d50138;
p0000000002d50168 .port I0000000002ce8900, L_0000000002f23c70;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002d50168;
S_0000000002d3acb0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a53690_0 .net8 "Bitline1", 0 0, p0000000002d4e158;  1 drivers, strength-aware
v0000000002a519d0_0 .net8 "Bitline2", 0 0, p0000000002d4e188;  1 drivers, strength-aware
v0000000002a51a70_0 .net "D", 0 0, L_0000000002f211f0;  1 drivers
v0000000002a552b0_0 .net "Q", 0 0, v0000000002a53370_0;  1 drivers
v0000000002a55cb0_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002a55f30_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002a54ef0_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d4e218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a561b0_0 name=_s0
o0000000002d4e248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a54e50_0 name=_s10
v0000000002a54f90_0 .net *"_s12", 0 0, L_0000000002f22550;  1 drivers
o0000000002d4e2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a54bd0_0 name=_s2
v0000000002a543b0_0 .net *"_s4", 0 0, L_0000000002f215b0;  1 drivers
o0000000002d4e308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a56430_0 name=_s8
v0000000002a54590_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a56570_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f215b0 .functor MUXZ 1, o0000000002d4e2a8, v0000000002a53370_0, L_0000000002f23db0, C4<>;
L_0000000002f21150 .functor MUXZ 1, L_0000000002f215b0, o0000000002d4e218, o0000000002d40088, C4<>;
L_0000000002f22550 .functor MUXZ 1, o0000000002d4e248, v0000000002a53370_0, L_0000000002f231d0, C4<>;
L_0000000002f21970 .functor MUXZ 1, L_0000000002f22550, o0000000002d4e308, o0000000002d40088, C4<>;
S_0000000002d3b730 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3acb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a53550_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a532d0_0 .net "d", 0 0, L_0000000002f211f0;  alias, 1 drivers
v0000000002a53ff0_0 .net "q", 0 0, v0000000002a53370_0;  alias, 1 drivers
v0000000002a53d70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002a53370_0 .var "state", 0 0;
v0000000002a535f0_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d39c30 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a550d0_0 .net8 "Bitline1", 0 0, p0000000002d4e638;  1 drivers, strength-aware
v0000000002a55170_0 .net8 "Bitline2", 0 0, p0000000002d4e668;  1 drivers, strength-aware
v0000000002a55490_0 .net "D", 0 0, L_0000000002f20930;  1 drivers
v0000000002a56390_0 .net "Q", 0 0, v0000000002a55030_0;  1 drivers
v0000000002a541d0_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002a55df0_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002a55a30_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d4e698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a54770_0 name=_s0
o0000000002d4e6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a55350_0 name=_s10
v0000000002a55670_0 .net *"_s12", 0 0, L_0000000002f20cf0;  1 drivers
o0000000002d4e728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a558f0_0 name=_s2
v0000000002a55b70_0 .net *"_s4", 0 0, L_0000000002f22cd0;  1 drivers
o0000000002d4e788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a54270_0 name=_s8
v0000000002a55fd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a56070_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f22cd0 .functor MUXZ 1, o0000000002d4e728, v0000000002a55030_0, L_0000000002f23db0, C4<>;
L_0000000002f20f70 .functor MUXZ 1, L_0000000002f22cd0, o0000000002d4e698, o0000000002d40088, C4<>;
L_0000000002f20cf0 .functor MUXZ 1, o0000000002d4e6c8, v0000000002a55030_0, L_0000000002f231d0, C4<>;
L_0000000002f22870 .functor MUXZ 1, L_0000000002f20cf0, o0000000002d4e788, o0000000002d40088, C4<>;
S_0000000002d3b130 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d39c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a553f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a54630_0 .net "d", 0 0, L_0000000002f20930;  alias, 1 drivers
v0000000002a55e90_0 .net "q", 0 0, v0000000002a55030_0;  alias, 1 drivers
v0000000002a546d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002a55030_0 .var "state", 0 0;
v0000000002a55d50_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3b8b0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a4f6d0_0 .net8 "Bitline1", 0 0, p0000000002d4eab8;  1 drivers, strength-aware
v0000000002a50210_0 .net8 "Bitline2", 0 0, p0000000002d4eae8;  1 drivers, strength-aware
v0000000002a50030_0 .net "D", 0 0, L_0000000002f23950;  1 drivers
v0000000002a51250_0 .net "Q", 0 0, v0000000002a56890_0;  1 drivers
v0000000002a50170_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002a508f0_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002a4fef0_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d4eb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a50350_0 name=_s0
o0000000002d4eb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a50fd0_0 name=_s10
v0000000002a511b0_0 .net *"_s12", 0 0, L_0000000002f236d0;  1 drivers
o0000000002d4eba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a50990_0 name=_s2
v0000000002a4f310_0 .net *"_s4", 0 0, L_0000000002f251b0;  1 drivers
o0000000002d4ec08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a51430_0 name=_s8
v0000000002a50490_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a50530_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f251b0 .functor MUXZ 1, o0000000002d4eba8, v0000000002a56890_0, L_0000000002f23db0, C4<>;
L_0000000002f243f0 .functor MUXZ 1, L_0000000002f251b0, o0000000002d4eb18, o0000000002d40088, C4<>;
L_0000000002f236d0 .functor MUXZ 1, o0000000002d4eb48, v0000000002a56890_0, L_0000000002f231d0, C4<>;
L_0000000002f242b0 .functor MUXZ 1, L_0000000002f236d0, o0000000002d4ec08, o0000000002d40088, C4<>;
S_0000000002d39db0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3b8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a56b10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a56cf0_0 .net "d", 0 0, L_0000000002f23950;  alias, 1 drivers
v0000000002a569d0_0 .net "q", 0 0, v0000000002a56890_0;  alias, 1 drivers
v0000000002a56d90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002a56890_0 .var "state", 0 0;
v0000000002a4f770_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3b5b0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a4f630_0 .net8 "Bitline1", 0 0, p0000000002d4ef38;  1 drivers, strength-aware
v0000000002a51750_0 .net8 "Bitline2", 0 0, p0000000002d4ef68;  1 drivers, strength-aware
v0000000002a50ad0_0 .net "D", 0 0, L_0000000002f25430;  1 drivers
v0000000002a4f130_0 .net "Q", 0 0, v0000000002a4fdb0_0;  1 drivers
v0000000002a50b70_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002a4f8b0_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002a4f950_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d4ef98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a4fa90_0 name=_s0
o0000000002d4efc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a50c10_0 name=_s10
v0000000002ae6b90_0 .net *"_s12", 0 0, L_0000000002f247b0;  1 drivers
o0000000002d4f028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae6a50_0 name=_s2
v0000000002ae69b0_0 .net *"_s4", 0 0, L_0000000002f24210;  1 drivers
o0000000002d4f088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae6eb0_0 name=_s8
v0000000002ae6cd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ae0bf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f24210 .functor MUXZ 1, o0000000002d4f028, v0000000002a4fdb0_0, L_0000000002f23db0, C4<>;
L_0000000002f24490 .functor MUXZ 1, L_0000000002f24210, o0000000002d4ef98, o0000000002d40088, C4<>;
L_0000000002f247b0 .functor MUXZ 1, o0000000002d4efc8, v0000000002a4fdb0_0, L_0000000002f231d0, C4<>;
L_0000000002f23770 .functor MUXZ 1, L_0000000002f247b0, o0000000002d4f088, o0000000002d40088, C4<>;
S_0000000002d3a230 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3b5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a50710_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002a514d0_0 .net "d", 0 0, L_0000000002f25430;  alias, 1 drivers
v0000000002a4fd10_0 .net "q", 0 0, v0000000002a4fdb0_0;  alias, 1 drivers
v0000000002a507b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002a4fdb0_0 .var "state", 0 0;
v0000000002a4f810_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3b430 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ae0ab0_0 .net8 "Bitline1", 0 0, p0000000002d4f3b8;  1 drivers, strength-aware
v0000000002ae0970_0 .net8 "Bitline2", 0 0, p0000000002d4f3e8;  1 drivers, strength-aware
v0000000002ae0470_0 .net "D", 0 0, L_0000000002f25390;  1 drivers
v0000000002adf890_0 .net "Q", 0 0, v0000000002ae0010_0;  1 drivers
v0000000002ae0f10_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002ae0330_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002ae05b0_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d4f418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae0510_0 name=_s0
o0000000002d4f448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002adfe30_0 name=_s10
v0000000002adfa70_0 .net *"_s12", 0 0, L_0000000002f239f0;  1 drivers
o0000000002d4f4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae1230_0 name=_s2
v0000000002adf930_0 .net *"_s4", 0 0, L_0000000002f24170;  1 drivers
o0000000002d4f508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae0790_0 name=_s8
v0000000002adfb10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ae1370_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f24170 .functor MUXZ 1, o0000000002d4f4a8, v0000000002ae0010_0, L_0000000002f23db0, C4<>;
L_0000000002f23810 .functor MUXZ 1, L_0000000002f24170, o0000000002d4f418, o0000000002d40088, C4<>;
L_0000000002f239f0 .functor MUXZ 1, o0000000002d4f448, v0000000002ae0010_0, L_0000000002f231d0, C4<>;
L_0000000002f25110 .functor MUXZ 1, L_0000000002f239f0, o0000000002d4f508, o0000000002d40088, C4<>;
S_0000000002d3a530 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3b430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002adf6b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ae0e70_0 .net "d", 0 0, L_0000000002f25390;  alias, 1 drivers
v0000000002adf610_0 .net "q", 0 0, v0000000002ae0010_0;  alias, 1 drivers
v0000000002adf390_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ae0010_0 .var "state", 0 0;
v0000000002ae01f0_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3c6c0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ae1690_0 .net8 "Bitline1", 0 0, p0000000002d4f838;  1 drivers, strength-aware
v0000000002ae1050_0 .net8 "Bitline2", 0 0, p0000000002d4f868;  1 drivers, strength-aware
v0000000002ae10f0_0 .net "D", 0 0, L_0000000002f25570;  1 drivers
v0000000002ae1730_0 .net "Q", 0 0, v0000000002ae0fb0_0;  1 drivers
v0000000002adf110_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002ae2c70_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002ae3a30_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d4f898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae1d70_0 name=_s0
o0000000002d4f8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae2770_0 name=_s10
v0000000002ae1f50_0 .net *"_s12", 0 0, L_0000000002f25250;  1 drivers
o0000000002d4f928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae2b30_0 name=_s2
v0000000002ae2630_0 .net *"_s4", 0 0, L_0000000002f23130;  1 drivers
o0000000002d4f988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae3b70_0 name=_s8
v0000000002ae19b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ae1eb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f23130 .functor MUXZ 1, o0000000002d4f928, v0000000002ae0fb0_0, L_0000000002f23db0, C4<>;
L_0000000002f24530 .functor MUXZ 1, L_0000000002f23130, o0000000002d4f898, o0000000002d40088, C4<>;
L_0000000002f25250 .functor MUXZ 1, o0000000002d4f8c8, v0000000002ae0fb0_0, L_0000000002f231d0, C4<>;
L_0000000002f22f50 .functor MUXZ 1, L_0000000002f25250, o0000000002d4f988, o0000000002d40088, C4<>;
S_0000000002d3bdc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3c6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002adfc50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002adfed0_0 .net "d", 0 0, L_0000000002f25570;  alias, 1 drivers
v0000000002ae1410_0 .net "q", 0 0, v0000000002ae0fb0_0;  alias, 1 drivers
v0000000002ae0b50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ae0fb0_0 .var "state", 0 0;
v0000000002ae1550_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3d5c0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ae2bd0_0 .net8 "Bitline1", 0 0, p0000000002d4fcb8;  1 drivers, strength-aware
v0000000002ae35d0_0 .net8 "Bitline2", 0 0, p0000000002d4fce8;  1 drivers, strength-aware
v0000000002ae2db0_0 .net "D", 0 0, L_0000000002f245d0;  1 drivers
v0000000002ae3850_0 .net "Q", 0 0, v0000000002ae3d50_0;  1 drivers
v0000000002ae3e90_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002ae2950_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002ae3fd0_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d4fd18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae1870_0 name=_s0
o0000000002d4fd48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae2f90_0 name=_s10
v0000000002ae3030_0 .net *"_s12", 0 0, L_0000000002f23b30;  1 drivers
o0000000002d4fda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae2130_0 name=_s2
v0000000002ae3170_0 .net *"_s4", 0 0, L_0000000002f23a90;  1 drivers
o0000000002d4fe08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae1a50_0 name=_s8
v0000000002ae3210_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ae3350_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f23a90 .functor MUXZ 1, o0000000002d4fda8, v0000000002ae3d50_0, L_0000000002f23db0, C4<>;
L_0000000002f254d0 .functor MUXZ 1, L_0000000002f23a90, o0000000002d4fd18, o0000000002d40088, C4<>;
L_0000000002f23b30 .functor MUXZ 1, o0000000002d4fd48, v0000000002ae3d50_0, L_0000000002f231d0, C4<>;
L_0000000002f24e90 .functor MUXZ 1, L_0000000002f23b30, o0000000002d4fe08, o0000000002d40088, C4<>;
S_0000000002d3ce40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3d5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ae3cb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ae32b0_0 .net "d", 0 0, L_0000000002f245d0;  alias, 1 drivers
v0000000002ae2090_0 .net "q", 0 0, v0000000002ae3d50_0;  alias, 1 drivers
v0000000002ae23b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ae3d50_0 .var "state", 0 0;
v0000000002ae28b0_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3bac0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ae47f0_0 .net8 "Bitline1", 0 0, p0000000002d50138;  1 drivers, strength-aware
v0000000002ae5dd0_0 .net8 "Bitline2", 0 0, p0000000002d50168;  1 drivers, strength-aware
v0000000002ae41b0_0 .net "D", 0 0, L_0000000002f24f30;  1 drivers
v0000000002ae64b0_0 .net "Q", 0 0, v0000000002ae4430_0;  1 drivers
v0000000002ae6410_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002ae4250_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002ae4890_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d50198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae4b10_0 name=_s0
o0000000002d501c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae5970_0 name=_s10
v0000000002ae42f0_0 .net *"_s12", 0 0, L_0000000002f22eb0;  1 drivers
o0000000002d50228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae60f0_0 name=_s2
v0000000002ae5e70_0 .net *"_s4", 0 0, L_0000000002f252f0;  1 drivers
o0000000002d50288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ae5fb0_0 name=_s8
v0000000002ae4610_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ae4bb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f252f0 .functor MUXZ 1, o0000000002d50228, v0000000002ae4430_0, L_0000000002f23db0, C4<>;
L_0000000002f22e10 .functor MUXZ 1, L_0000000002f252f0, o0000000002d50198, o0000000002d40088, C4<>;
L_0000000002f22eb0 .functor MUXZ 1, o0000000002d501c8, v0000000002ae4430_0, L_0000000002f231d0, C4<>;
L_0000000002f23c70 .functor MUXZ 1, L_0000000002f22eb0, o0000000002d50288, o0000000002d40088, C4<>;
S_0000000002d3c840 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3bac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ae3670_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ae56f0_0 .net "d", 0 0, L_0000000002f24f30;  alias, 1 drivers
v0000000002ae4a70_0 .net "q", 0 0, v0000000002ae4430_0;  alias, 1 drivers
v0000000002ae6050_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ae4430_0 .var "state", 0 0;
v0000000002ae5830_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3c540 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ae62d0_0 .net8 "Bitline1", 0 0, p0000000002d505b8;  1 drivers, strength-aware
v0000000002ae5bf0_0 .net8 "Bitline2", 0 0, p0000000002d505e8;  1 drivers, strength-aware
v0000000002ae65f0_0 .net "D", 0 0, L_0000000002f22d70;  1 drivers
v0000000002ae6730_0 .net "Q", 0 0, v0000000002ae5b50_0;  1 drivers
v0000000002aa99b0_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002aaa130_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002aaa8b0_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d50618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aaa1d0_0 name=_s0
o0000000002d50648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aaa450_0 name=_s10
v0000000002aa9af0_0 .net *"_s12", 0 0, L_0000000002f216f0;  1 drivers
o0000000002d506a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aa9cd0_0 name=_s2
v0000000002aaa270_0 .net *"_s4", 0 0, L_0000000002f22b90;  1 drivers
o0000000002d50708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aab3f0_0 name=_s8
v0000000002aaa9f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002aa9f50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f22b90 .functor MUXZ 1, o0000000002d506a8, v0000000002ae5b50_0, L_0000000002f23db0, C4<>;
L_0000000002f225f0 .functor MUXZ 1, L_0000000002f22b90, o0000000002d50618, o0000000002d40088, C4<>;
L_0000000002f216f0 .functor MUXZ 1, o0000000002d50648, v0000000002ae5b50_0, L_0000000002f231d0, C4<>;
L_0000000002f21dd0 .functor MUXZ 1, L_0000000002f216f0, o0000000002d50708, o0000000002d40088, C4<>;
S_0000000002d3cb40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3c540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ae44d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ae5150_0 .net "d", 0 0, L_0000000002f22d70;  alias, 1 drivers
v0000000002ae6230_0 .net "q", 0 0, v0000000002ae5b50_0;  alias, 1 drivers
v0000000002ae5a10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ae5b50_0 .var "state", 0 0;
v0000000002ae4570_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3bf40 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002aabad0_0 .net8 "Bitline1", 0 0, p0000000002d50a38;  1 drivers, strength-aware
v0000000002aaab30_0 .net8 "Bitline2", 0 0, p0000000002d50a68;  1 drivers, strength-aware
v0000000002aaad10_0 .net "D", 0 0, L_0000000002f21330;  1 drivers
v0000000002aaaef0_0 .net "Q", 0 0, v0000000002aaac70_0;  1 drivers
v0000000002aab030_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002aab0d0_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002aab490_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d50a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aab530_0 name=_s0
o0000000002d50ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aab5d0_0 name=_s10
v0000000002aab670_0 .net *"_s12", 0 0, L_0000000002f218d0;  1 drivers
o0000000002d50b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aab850_0 name=_s2
v0000000002aabb70_0 .net *"_s4", 0 0, L_0000000002f21290;  1 drivers
o0000000002d50b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aabc10_0 name=_s8
v0000000002aac6b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002aadbf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f21290 .functor MUXZ 1, o0000000002d50b28, v0000000002aaac70_0, L_0000000002f23db0, C4<>;
L_0000000002f21f10 .functor MUXZ 1, L_0000000002f21290, o0000000002d50a98, o0000000002d40088, C4<>;
L_0000000002f218d0 .functor MUXZ 1, o0000000002d50ac8, v0000000002aaac70_0, L_0000000002f231d0, C4<>;
L_0000000002f222d0 .functor MUXZ 1, L_0000000002f218d0, o0000000002d50b88, o0000000002d40088, C4<>;
S_0000000002d3cfc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3bf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002aaa4f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002aaa590_0 .net "d", 0 0, L_0000000002f21330;  alias, 1 drivers
v0000000002aaa6d0_0 .net "q", 0 0, v0000000002aaac70_0;  alias, 1 drivers
v0000000002aaae50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002aaac70_0 .var "state", 0 0;
v0000000002aaaa90_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3c0c0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002aaddd0_0 .net8 "Bitline1", 0 0, p0000000002d50eb8;  1 drivers, strength-aware
v0000000002aad150_0 .net8 "Bitline2", 0 0, p0000000002d50ee8;  1 drivers, strength-aware
v0000000002aae550_0 .net "D", 0 0, L_0000000002f22050;  1 drivers
v0000000002aac930_0 .net "Q", 0 0, v0000000002aad6f0_0;  1 drivers
v0000000002aac110_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002aad1f0_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002aac430_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d50f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aac250_0 name=_s0
o0000000002d50f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aad290_0 name=_s10
v0000000002aae690_0 .net *"_s12", 0 0, L_0000000002f21830;  1 drivers
o0000000002d50fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aade70_0 name=_s2
v0000000002aad790_0 .net *"_s4", 0 0, L_0000000002f21650;  1 drivers
o0000000002d51008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aae2d0_0 name=_s8
v0000000002aadfb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002aae0f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f21650 .functor MUXZ 1, o0000000002d50fa8, v0000000002aad6f0_0, L_0000000002f23db0, C4<>;
L_0000000002f213d0 .functor MUXZ 1, L_0000000002f21650, o0000000002d50f18, o0000000002d40088, C4<>;
L_0000000002f21830 .functor MUXZ 1, o0000000002d50f48, v0000000002aad6f0_0, L_0000000002f231d0, C4<>;
L_0000000002f21fb0 .functor MUXZ 1, L_0000000002f21830, o0000000002d51008, o0000000002d40088, C4<>;
S_0000000002d3c240 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3c0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002aad510_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002aac1b0_0 .net "d", 0 0, L_0000000002f22050;  alias, 1 drivers
v0000000002aadc90_0 .net "q", 0 0, v0000000002aad6f0_0;  alias, 1 drivers
v0000000002aad5b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002aad6f0_0 .var "state", 0 0;
v0000000002aae410_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3c3c0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002aacbb0_0 .net8 "Bitline1", 0 0, p0000000002d51338;  1 drivers, strength-aware
v0000000002aace30_0 .net8 "Bitline2", 0 0, p0000000002d51368;  1 drivers, strength-aware
v0000000002aaeb90_0 .net "D", 0 0, L_0000000002f20890;  1 drivers
v0000000002aae9b0_0 .net "Q", 0 0, v0000000002aaca70_0;  1 drivers
v0000000002aaec30_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002aae870_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002aaecd0_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d51398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aaeeb0_0 name=_s0
o0000000002d513c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aa8e70_0 name=_s10
v0000000002aa7070_0 .net *"_s12", 0 0, L_0000000002f20750;  1 drivers
o0000000002d51428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aa9230_0 name=_s2
v0000000002aa7610_0 .net *"_s4", 0 0, L_0000000002f220f0;  1 drivers
o0000000002d51488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aa76b0_0 name=_s8
v0000000002aa7c50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002aa7430_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f220f0 .functor MUXZ 1, o0000000002d51428, v0000000002aaca70_0, L_0000000002f23db0, C4<>;
L_0000000002f22230 .functor MUXZ 1, L_0000000002f220f0, o0000000002d51398, o0000000002d40088, C4<>;
L_0000000002f20750 .functor MUXZ 1, o0000000002d513c8, v0000000002aaca70_0, L_0000000002f231d0, C4<>;
L_0000000002f207f0 .functor MUXZ 1, L_0000000002f20750, o0000000002d51488, o0000000002d40088, C4<>;
S_0000000002d3c9c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3c3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002aac390_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002aac4d0_0 .net "d", 0 0, L_0000000002f20890;  alias, 1 drivers
v0000000002aac7f0_0 .net "q", 0 0, v0000000002aaca70_0;  alias, 1 drivers
v0000000002aac9d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002aaca70_0 .var "state", 0 0;
v0000000002aacb10_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3d740 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002aa8c90_0 .net8 "Bitline1", 0 0, p0000000002d517b8;  1 drivers, strength-aware
v0000000002aa7930_0 .net8 "Bitline2", 0 0, p0000000002d517e8;  1 drivers, strength-aware
v0000000002aa8a10_0 .net "D", 0 0, L_0000000002f23bd0;  1 drivers
v0000000002aa7e30_0 .net "Q", 0 0, v0000000002aa88d0_0;  1 drivers
v0000000002aa81f0_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v0000000002aa72f0_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v0000000002aa74d0_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d51818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aa8330_0 name=_s0
o0000000002d51848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aa9410_0 name=_s10
v0000000002aa94b0_0 .net *"_s12", 0 0, L_0000000002f23310;  1 drivers
o0000000002d518a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aa8ab0_0 name=_s2
v0000000002aa8d30_0 .net *"_s4", 0 0, L_0000000002f24b70;  1 drivers
o0000000002d51908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002aa8dd0_0 name=_s8
v0000000002aa95f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002aa8f10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f24b70 .functor MUXZ 1, o0000000002d518a8, v0000000002aa88d0_0, L_0000000002f23db0, C4<>;
L_0000000002f24350 .functor MUXZ 1, L_0000000002f24b70, o0000000002d51818, o0000000002d40088, C4<>;
L_0000000002f23310 .functor MUXZ 1, o0000000002d51848, v0000000002aa88d0_0, L_0000000002f231d0, C4<>;
L_0000000002f23590 .functor MUXZ 1, L_0000000002f23310, o0000000002d51908, o0000000002d40088, C4<>;
S_0000000002d3d440 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3d740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002aa77f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002aa8650_0 .net "d", 0 0, L_0000000002f23bd0;  alias, 1 drivers
v0000000002aa8010_0 .net "q", 0 0, v0000000002aa88d0_0;  alias, 1 drivers
v0000000002aa7cf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002aa88d0_0 .var "state", 0 0;
v0000000002aa92d0_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3ccc0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000029d12d0_0 .net8 "Bitline1", 0 0, p0000000002d51c38;  1 drivers, strength-aware
v00000000029d10f0_0 .net8 "Bitline2", 0 0, p0000000002d51c68;  1 drivers, strength-aware
v00000000029d0fb0_0 .net "D", 0 0, L_0000000002f24030;  1 drivers
v00000000029d0830_0 .net "Q", 0 0, v00000000029d19b0_0;  1 drivers
v00000000029d0ab0_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v00000000029d0b50_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v00000000029d0790_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d51c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029d08d0_0 name=_s0
o0000000002d51cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029d1190_0 name=_s10
v00000000029d1730_0 .net *"_s12", 0 0, L_0000000002f23630;  1 drivers
o0000000002d51d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029d0970_0 name=_s2
v00000000029d15f0_0 .net *"_s4", 0 0, L_0000000002f24cb0;  1 drivers
o0000000002d51d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029d1230_0 name=_s8
v00000000029d0d30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029d0dd0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f24cb0 .functor MUXZ 1, o0000000002d51d28, v00000000029d19b0_0, L_0000000002f23db0, C4<>;
L_0000000002f233b0 .functor MUXZ 1, L_0000000002f24cb0, o0000000002d51c98, o0000000002d40088, C4<>;
L_0000000002f23630 .functor MUXZ 1, o0000000002d51cc8, v00000000029d19b0_0, L_0000000002f231d0, C4<>;
L_0000000002f23f90 .functor MUXZ 1, L_0000000002f23630, o0000000002d51d88, o0000000002d40088, C4<>;
S_0000000002d3d140 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3ccc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002aa9730_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002aa9050_0 .net "d", 0 0, L_0000000002f24030;  alias, 1 drivers
v0000000002aa9690_0 .net "q", 0 0, v00000000029d19b0_0;  alias, 1 drivers
v0000000002aa97d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v00000000029d19b0_0 .var "state", 0 0;
v00000000029d0650_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3d2c0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000029cead0_0 .net8 "Bitline1", 0 0, p0000000002d520b8;  1 drivers, strength-aware
v00000000029ced50_0 .net8 "Bitline2", 0 0, p0000000002d520e8;  1 drivers, strength-aware
v00000000029ce030_0 .net "D", 0 0, L_0000000002f23450;  1 drivers
v00000000029cddb0_0 .net "Q", 0 0, v00000000029cdb30_0;  1 drivers
v00000000029ce210_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v00000000029cf430_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v00000000029ce670_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d52118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029cdef0_0 name=_s0
o0000000002d52148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029d0010_0 name=_s10
v00000000029ce990_0 .net *"_s12", 0 0, L_0000000002f24990;  1 drivers
o0000000002d521a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029cedf0_0 name=_s2
v00000000029cf110_0 .net *"_s4", 0 0, L_0000000002f240d0;  1 drivers
o0000000002d52208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029cee90_0 name=_s8
v00000000029cf1b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029cfa70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f240d0 .functor MUXZ 1, o0000000002d521a8, v00000000029cdb30_0, L_0000000002f23db0, C4<>;
L_0000000002f234f0 .functor MUXZ 1, L_0000000002f240d0, o0000000002d52118, o0000000002d40088, C4<>;
L_0000000002f24990 .functor MUXZ 1, o0000000002d52148, v00000000029cdb30_0, L_0000000002f231d0, C4<>;
L_0000000002f24c10 .functor MUXZ 1, L_0000000002f24990, o0000000002d52208, o0000000002d40088, C4<>;
S_0000000002d3d8c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3d2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000029d1370_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029cdc70_0 .net "d", 0 0, L_0000000002f23450;  alias, 1 drivers
v00000000029cff70_0 .net "q", 0 0, v00000000029cdb30_0;  alias, 1 drivers
v00000000029cdd10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v00000000029cdb30_0 .var "state", 0 0;
v00000000029cf750_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d3bc40 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002d3a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000029cf610_0 .net8 "Bitline1", 0 0, p0000000002d52538;  1 drivers, strength-aware
v00000000029cfd90_0 .net8 "Bitline2", 0 0, p0000000002d52568;  1 drivers, strength-aware
v00000000029cfe30_0 .net "D", 0 0, L_0000000002f24df0;  1 drivers
v00000000029cfed0_0 .net "Q", 0 0, v00000000029cf4d0_0;  1 drivers
v00000000029d01f0_0 .net "ReadEnable1", 0 0, L_0000000002f23db0;  alias, 1 drivers
v00000000029d0290_0 .net "ReadEnable2", 0 0, L_0000000002f231d0;  alias, 1 drivers
v00000000029cde50_0 .net "WriteEnable", 0 0, L_0000000002f23d10;  alias, 1 drivers
o0000000002d52598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029f2df0_0 name=_s0
o0000000002d525c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029f1f90_0 name=_s10
v00000000029f2710_0 .net *"_s12", 0 0, L_0000000002f24a30;  1 drivers
o0000000002d52628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029f2e90_0 name=_s2
v00000000029f34d0_0 .net *"_s4", 0 0, L_0000000002f238b0;  1 drivers
o0000000002d52688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029f4290_0 name=_s8
v00000000029f2670_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029f28f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f238b0 .functor MUXZ 1, o0000000002d52628, v00000000029cf4d0_0, L_0000000002f23db0, C4<>;
L_0000000002f23270 .functor MUXZ 1, L_0000000002f238b0, o0000000002d52598, o0000000002d40088, C4<>;
L_0000000002f24a30 .functor MUXZ 1, o0000000002d525c8, v00000000029cf4d0_0, L_0000000002f231d0, C4<>;
L_0000000002f24d50 .functor MUXZ 1, L_0000000002f24a30, o0000000002d52688, o0000000002d40088, C4<>;
S_0000000002d937f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d3bc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000029cf250_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029d0150_0 .net "d", 0 0, L_0000000002f24df0;  alias, 1 drivers
v00000000029cf2f0_0 .net "q", 0 0, v00000000029cf4d0_0;  alias, 1 drivers
v00000000029cf390_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v00000000029cf4d0_0 .var "state", 0 0;
v00000000029cfc50_0 .net "wen", 0 0, L_0000000002f23d10;  alias, 1 drivers
S_0000000002d93f70 .scope module, "R12" "Register" 2 119, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002db5650_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002db56f0_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002db5330_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002db5f10_0 .net "ReadEnable1", 0 0, L_000000000302c380;  1 drivers
v0000000002db3990_0 .net "ReadEnable2", 0 0, L_000000000302a580;  1 drivers
v0000000002db5dd0_0 .net "WriteReg", 0 0, L_000000000302c920;  1 drivers
v0000000002db5010_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db5d30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f23ef0 .part o0000000002d449d8, 0, 1;
L_0000000002f24850 .part o0000000002d449d8, 1, 1;
L_0000000002f268d0 .part o0000000002d449d8, 2, 1;
L_0000000002f260b0 .part o0000000002d449d8, 3, 1;
L_0000000002f279b0 .part o0000000002d449d8, 4, 1;
L_0000000002f26150 .part o0000000002d449d8, 5, 1;
L_0000000002f27230 .part o0000000002d449d8, 6, 1;
L_0000000002f27870 .part o0000000002d449d8, 7, 1;
L_0000000002f27cd0 .part o0000000002d449d8, 8, 1;
L_0000000002f27410 .part o0000000002d449d8, 9, 1;
L_0000000002f26ab0 .part o0000000002d449d8, 10, 1;
L_0000000002f26330 .part o0000000002d449d8, 11, 1;
L_0000000002f26dd0 .part o0000000002d449d8, 12, 1;
L_0000000002f25610 .part o0000000002d449d8, 13, 1;
L_0000000002f25c50 .part o0000000002d449d8, 14, 1;
L_000000000302c4c0 .part o0000000002d449d8, 15, 1;
p0000000002d52b68 .port I0000000002ce9000, L_0000000002f23e50;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002d52b68;
p0000000002d52b98 .port I0000000002ce8900, L_0000000002f24670;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002d52b98;
p0000000002d53048 .port I0000000002ce9000, L_0000000002f22ff0;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002d53048;
p0000000002d53078 .port I0000000002ce8900, L_0000000002f23090;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002d53078;
p0000000002d54fc8 .port I0000000002ce9000, L_0000000002f26790;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002d54fc8;
p0000000002d54ff8 .port I0000000002ce8900, L_0000000002f25ed0;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002d54ff8;
p0000000002d55448 .port I0000000002ce9000, L_0000000002f26970;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002d55448;
p0000000002d55478 .port I0000000002ce8900, L_0000000002f26a10;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002d55478;
p0000000002d558c8 .port I0000000002ce9000, L_0000000002f27370;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002d558c8;
p0000000002d558f8 .port I0000000002ce8900, L_0000000002f27af0;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002d558f8;
p0000000002d55d48 .port I0000000002ce9000, L_0000000002f26290;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002d55d48;
p0000000002d55d78 .port I0000000002ce8900, L_0000000002f263d0;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002d55d78;
p0000000002d561c8 .port I0000000002ce9000, L_0000000002f259d0;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002d561c8;
p0000000002d561f8 .port I0000000002ce8900, L_0000000002f25b10;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002d561f8;
p0000000002d56648 .port I0000000002ce9000, L_0000000002f27690;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002d56648;
p0000000002d56678 .port I0000000002ce8900, L_0000000002f27c30;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002d56678;
p0000000002d56ac8 .port I0000000002ce9000, L_0000000002f256b0;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002d56ac8;
p0000000002d56af8 .port I0000000002ce8900, L_0000000002f261f0;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002d56af8;
p0000000002d56f48 .port I0000000002ce9000, L_0000000002f25f70;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002d56f48;
p0000000002d56f78 .port I0000000002ce8900, L_0000000002f266f0;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002d56f78;
p0000000002d534c8 .port I0000000002ce9000, L_0000000002f27730;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002d534c8;
p0000000002d534f8 .port I0000000002ce8900, L_0000000002f275f0;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002d534f8;
p0000000002d53948 .port I0000000002ce9000, L_0000000002f26d30;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002d53948;
p0000000002d53978 .port I0000000002ce8900, L_0000000002f277d0;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002d53978;
p0000000002d53dc8 .port I0000000002ce9000, L_0000000002f26b50;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002d53dc8;
p0000000002d53df8 .port I0000000002ce8900, L_0000000002f26c90;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002d53df8;
p0000000002d54248 .port I0000000002ce9000, L_0000000002f25930;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002d54248;
p0000000002d54278 .port I0000000002ce8900, L_0000000002f272d0;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002d54278;
p0000000002d546c8 .port I0000000002ce9000, L_0000000002f25890;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002d546c8;
p0000000002d546f8 .port I0000000002ce8900, L_0000000002f25bb0;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002d546f8;
p0000000002d54b48 .port I0000000002ce9000, L_000000000302af80;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002d54b48;
p0000000002d54b78 .port I0000000002ce8900, L_000000000302a620;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002d54b78;
S_0000000002d93070 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000029f3b10_0 .net8 "Bitline1", 0 0, p0000000002d52b68;  1 drivers, strength-aware
v00000000029f3070_0 .net8 "Bitline2", 0 0, p0000000002d52b98;  1 drivers, strength-aware
v00000000029f2210_0 .net "D", 0 0, L_0000000002f23ef0;  1 drivers
v00000000029f4650_0 .net "Q", 0 0, v00000000029f2030_0;  1 drivers
v00000000029f2990_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v00000000029f2350_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v00000000029f3250_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d52c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029f2490_0 name=_s0
o0000000002d52c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029f4e70_0 name=_s10
v00000000029f5730_0 .net *"_s12", 0 0, L_0000000002f24fd0;  1 drivers
o0000000002d52cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029f52d0_0 name=_s2
v00000000029f48d0_0 .net *"_s4", 0 0, L_0000000002f24ad0;  1 drivers
o0000000002d52d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029f5910_0 name=_s8
v00000000029f5870_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029f5a50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f24ad0 .functor MUXZ 1, o0000000002d52cb8, v00000000029f2030_0, L_000000000302c380, C4<>;
L_0000000002f23e50 .functor MUXZ 1, L_0000000002f24ad0, o0000000002d52c28, o0000000002d40088, C4<>;
L_0000000002f24fd0 .functor MUXZ 1, o0000000002d52c58, v00000000029f2030_0, L_000000000302a580, C4<>;
L_0000000002f24670 .functor MUXZ 1, L_0000000002f24fd0, o0000000002d52d18, o0000000002d40088, C4<>;
S_0000000002d94570 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d93070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000029f22b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029f20d0_0 .net "d", 0 0, L_0000000002f23ef0;  alias, 1 drivers
v00000000029f43d0_0 .net "q", 0 0, v00000000029f2030_0;  alias, 1 drivers
v00000000029f2170_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v00000000029f2030_0 .var "state", 0 0;
v00000000029f45b0_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002d940f0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000029f4c90_0 .net8 "Bitline1", 0 0, p0000000002d53048;  1 drivers, strength-aware
v00000000029f4970_0 .net8 "Bitline2", 0 0, p0000000002d53078;  1 drivers, strength-aware
v00000000029f5cd0_0 .net "D", 0 0, L_0000000002f24850;  1 drivers
v00000000029f5d70_0 .net "Q", 0 0, v00000000029f4ab0_0;  1 drivers
v00000000029f4790_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v00000000029f4d30_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v00000000029be790_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d530a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029be330_0 name=_s0
o0000000002d530d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029be010_0 name=_s10
v00000000029bef10_0 .net *"_s12", 0 0, L_0000000002f25070;  1 drivers
o0000000002d53138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029bd430_0 name=_s2
v00000000029bd110_0 .net *"_s4", 0 0, L_0000000002f24710;  1 drivers
o0000000002d53198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029bdcf0_0 name=_s8
v00000000029bdd90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029bed30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f24710 .functor MUXZ 1, o0000000002d53138, v00000000029f4ab0_0, L_000000000302c380, C4<>;
L_0000000002f22ff0 .functor MUXZ 1, L_0000000002f24710, o0000000002d530a8, o0000000002d40088, C4<>;
L_0000000002f25070 .functor MUXZ 1, o0000000002d530d8, v00000000029f4ab0_0, L_000000000302a580, C4<>;
L_0000000002f23090 .functor MUXZ 1, L_0000000002f25070, o0000000002d53198, o0000000002d40088, C4<>;
S_0000000002d946f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d940f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000029f5050_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029f5190_0 .net "d", 0 0, L_0000000002f24850;  alias, 1 drivers
v00000000029f5230_0 .net "q", 0 0, v00000000029f4ab0_0;  alias, 1 drivers
v00000000029f5af0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v00000000029f4ab0_0 .var "state", 0 0;
v00000000029f4b50_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002d94b70 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000029be0b0_0 .net8 "Bitline1", 0 0, p0000000002d534c8;  1 drivers, strength-aware
v00000000029be1f0_0 .net8 "Bitline2", 0 0, p0000000002d534f8;  1 drivers, strength-aware
v00000000029bf0f0_0 .net "D", 0 0, L_0000000002f26ab0;  1 drivers
v00000000029bca30_0 .net "Q", 0 0, v00000000029bec90_0;  1 drivers
v00000000029bcb70_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v00000000029bcdf0_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v00000000029be8d0_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d53528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029be830_0 name=_s0
o0000000002d53558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029bcfd0_0 name=_s10
v00000000029bccb0_0 .net *"_s12", 0 0, L_0000000002f26f10;  1 drivers
o0000000002d535b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029bd250_0 name=_s2
v00000000029bd610_0 .net *"_s4", 0 0, L_0000000002f26010;  1 drivers
o0000000002d53618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029bd390_0 name=_s8
v00000000029bd2f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029bd4d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f26010 .functor MUXZ 1, o0000000002d535b8, v00000000029bec90_0, L_000000000302c380, C4<>;
L_0000000002f27730 .functor MUXZ 1, L_0000000002f26010, o0000000002d53528, o0000000002d40088, C4<>;
L_0000000002f26f10 .functor MUXZ 1, o0000000002d53558, v00000000029bec90_0, L_000000000302a580, C4<>;
L_0000000002f275f0 .functor MUXZ 1, L_0000000002f26f10, o0000000002d53618, o0000000002d40088, C4<>;
S_0000000002d943f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d94b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000029be470_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029bde30_0 .net "d", 0 0, L_0000000002f26ab0;  alias, 1 drivers
v00000000029beb50_0 .net "q", 0 0, v00000000029bec90_0;  alias, 1 drivers
v00000000029be510_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v00000000029bec90_0 .var "state", 0 0;
v00000000029befb0_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002d94270 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000029bf230_0 .net8 "Bitline1", 0 0, p0000000002d53948;  1 drivers, strength-aware
v00000000029c0770_0 .net8 "Bitline2", 0 0, p0000000002d53978;  1 drivers, strength-aware
v00000000029bfff0_0 .net "D", 0 0, L_0000000002f26330;  1 drivers
v00000000029bff50_0 .net "Q", 0 0, v00000000029bf410_0;  1 drivers
v00000000029c04f0_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v00000000029c0310_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v00000000029c0590_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d539a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029bf910_0 name=_s0
o0000000002d539d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029bfd70_0 name=_s10
v00000000029c08b0_0 .net *"_s12", 0 0, L_0000000002f25750;  1 drivers
o0000000002d53a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029bf9b0_0 name=_s2
v00000000029c0810_0 .net *"_s4", 0 0, L_0000000002f27b90;  1 drivers
o0000000002d53a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000299fee0_0 name=_s8
v00000000029a11a0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029a1ec0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f27b90 .functor MUXZ 1, o0000000002d53a38, v00000000029bf410_0, L_000000000302c380, C4<>;
L_0000000002f26d30 .functor MUXZ 1, L_0000000002f27b90, o0000000002d539a8, o0000000002d40088, C4<>;
L_0000000002f25750 .functor MUXZ 1, o0000000002d539d8, v00000000029bf410_0, L_000000000302a580, C4<>;
L_0000000002f277d0 .functor MUXZ 1, L_0000000002f25750, o0000000002d53a98, o0000000002d40088, C4<>;
S_0000000002d934f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d94270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000029bf370_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029bf730_0 .net "d", 0 0, L_0000000002f26330;  alias, 1 drivers
v00000000029bf7d0_0 .net "q", 0 0, v00000000029bf410_0;  alias, 1 drivers
v00000000029c0450_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v00000000029bf410_0 .var "state", 0 0;
v00000000029bf870_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002d93370 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000029a0980_0 .net8 "Bitline1", 0 0, p0000000002d53dc8;  1 drivers, strength-aware
v00000000029a1560_0 .net8 "Bitline2", 0 0, p0000000002d53df8;  1 drivers, strength-aware
v00000000029a0a20_0 .net "D", 0 0, L_0000000002f26dd0;  1 drivers
v00000000029a0ca0_0 .net "Q", 0 0, v00000000029a0840_0;  1 drivers
v00000000029a1a60_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v00000000029a1b00_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v00000000029a1600_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d53e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029a00c0_0 name=_s0
o0000000002d53e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029a0b60_0 name=_s10
v00000000029a2140_0 .net *"_s12", 0 0, L_0000000002f26bf0;  1 drivers
o0000000002d53eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029a1c40_0 name=_s2
v00000000029a0e80_0 .net *"_s4", 0 0, L_0000000002f26510;  1 drivers
o0000000002d53f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000029a0fc0_0 name=_s8
v00000000029a0160_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029a0340_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f26510 .functor MUXZ 1, o0000000002d53eb8, v00000000029a0840_0, L_000000000302c380, C4<>;
L_0000000002f26b50 .functor MUXZ 1, L_0000000002f26510, o0000000002d53e28, o0000000002d40088, C4<>;
L_0000000002f26bf0 .functor MUXZ 1, o0000000002d53e58, v00000000029a0840_0, L_000000000302a580, C4<>;
L_0000000002f26c90 .functor MUXZ 1, L_0000000002f26bf0, o0000000002d53f18, o0000000002d40088, C4<>;
S_0000000002d93970 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d93370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v000000000299fc60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029a0200_0 .net "d", 0 0, L_0000000002f26dd0;  alias, 1 drivers
v00000000029a1920_0 .net "q", 0 0, v00000000029a0840_0;  alias, 1 drivers
v000000000299fe40_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v00000000029a0840_0 .var "state", 0 0;
v000000000299ff80_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002d94870 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v000000000293a7f0_0 .net8 "Bitline1", 0 0, p0000000002d54248;  1 drivers, strength-aware
v000000000293aed0_0 .net8 "Bitline2", 0 0, p0000000002d54278;  1 drivers, strength-aware
v000000000293ecb0_0 .net "D", 0 0, L_0000000002f25610;  1 drivers
v000000000293dd10_0 .net "Q", 0 0, v00000000029a1e20_0;  1 drivers
v0000000002930120_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v0000000002937220_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v0000000002dae850_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d542a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dac370_0 name=_s0
o0000000002d542d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dae710_0 name=_s10
v0000000002dae350_0 .net *"_s12", 0 0, L_0000000002f27050;  1 drivers
o0000000002d54338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002daceb0_0 name=_s2
v0000000002dadb30_0 .net *"_s4", 0 0, L_0000000002f274b0;  1 drivers
o0000000002d54398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dac870_0 name=_s8
v0000000002dae670_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dadbd0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f274b0 .functor MUXZ 1, o0000000002d54338, v00000000029a1e20_0, L_000000000302c380, C4<>;
L_0000000002f25930 .functor MUXZ 1, L_0000000002f274b0, o0000000002d542a8, o0000000002d40088, C4<>;
L_0000000002f27050 .functor MUXZ 1, o0000000002d542d8, v00000000029a1e20_0, L_000000000302a580, C4<>;
L_0000000002f272d0 .functor MUXZ 1, L_0000000002f27050, o0000000002d54398, o0000000002d40088, C4<>;
S_0000000002d93670 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d94870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v00000000029a1d80_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v00000000029a12e0_0 .net "d", 0 0, L_0000000002f25610;  alias, 1 drivers
v00000000029a21e0_0 .net "q", 0 0, v00000000029a1e20_0;  alias, 1 drivers
v00000000029a1740_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v00000000029a1e20_0 .var "state", 0 0;
v000000000293b8d0_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002d93c70 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dad450_0 .net8 "Bitline1", 0 0, p0000000002d546c8;  1 drivers, strength-aware
v0000000002dad4f0_0 .net8 "Bitline2", 0 0, p0000000002d546f8;  1 drivers, strength-aware
v0000000002dad630_0 .net "D", 0 0, L_0000000002f25c50;  1 drivers
v0000000002daca50_0 .net "Q", 0 0, v0000000002dadf90_0;  1 drivers
v0000000002dac550_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v0000000002dac5f0_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v0000000002dae530_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d54728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dac0f0_0 name=_s0
o0000000002d54758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dac9b0_0 name=_s10
v0000000002dad770_0 .net *"_s12", 0 0, L_0000000002f25a70;  1 drivers
o0000000002d547b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dae170_0 name=_s2
v0000000002dace10_0 .net *"_s4", 0 0, L_0000000002f257f0;  1 drivers
o0000000002d54818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dac4b0_0 name=_s8
v0000000002dad590_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dad6d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f257f0 .functor MUXZ 1, o0000000002d547b8, v0000000002dadf90_0, L_000000000302c380, C4<>;
L_0000000002f25890 .functor MUXZ 1, L_0000000002f257f0, o0000000002d54728, o0000000002d40088, C4<>;
L_0000000002f25a70 .functor MUXZ 1, o0000000002d54758, v0000000002dadf90_0, L_000000000302a580, C4<>;
L_0000000002f25bb0 .functor MUXZ 1, L_0000000002f25a70, o0000000002d54818, o0000000002d40088, C4<>;
S_0000000002d93af0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d93c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dae7b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dada90_0 .net "d", 0 0, L_0000000002f25c50;  alias, 1 drivers
v0000000002dac190_0 .net "q", 0 0, v0000000002dadf90_0;  alias, 1 drivers
v0000000002dac410_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dadf90_0 .var "state", 0 0;
v0000000002dae030_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002d93df0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dad130_0 .net8 "Bitline1", 0 0, p0000000002d54b48;  1 drivers, strength-aware
v0000000002dad810_0 .net8 "Bitline2", 0 0, p0000000002d54b78;  1 drivers, strength-aware
v0000000002dad1d0_0 .net "D", 0 0, L_000000000302c4c0;  1 drivers
v0000000002dac2d0_0 .net "Q", 0 0, v0000000002dae3f0_0;  1 drivers
v0000000002dac7d0_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v0000000002dacaf0_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v0000000002dacb90_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d54ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dad9f0_0 name=_s0
o0000000002d54bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dad8b0_0 name=_s10
v0000000002dacc30_0 .net *"_s12", 0 0, L_000000000302ac60;  1 drivers
o0000000002d54c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dad3b0_0 name=_s2
v0000000002dae0d0_0 .net *"_s4", 0 0, L_000000000302bd40;  1 drivers
o0000000002d54c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dad950_0 name=_s8
v0000000002daccd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dacd70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302bd40 .functor MUXZ 1, o0000000002d54c38, v0000000002dae3f0_0, L_000000000302c380, C4<>;
L_000000000302af80 .functor MUXZ 1, L_000000000302bd40, o0000000002d54ba8, o0000000002d40088, C4<>;
L_000000000302ac60 .functor MUXZ 1, o0000000002d54bd8, v0000000002dae3f0_0, L_000000000302a580, C4<>;
L_000000000302a620 .functor MUXZ 1, L_000000000302ac60, o0000000002d54c98, o0000000002d40088, C4<>;
S_0000000002d949f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d93df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dac910_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dac690_0 .net "d", 0 0, L_000000000302c4c0;  alias, 1 drivers
v0000000002dacf50_0 .net "q", 0 0, v0000000002dae3f0_0;  alias, 1 drivers
v0000000002dac230_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dae3f0_0 .var "state", 0 0;
v0000000002dac730_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002d94cf0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002daddb0_0 .net8 "Bitline1", 0 0, p0000000002d54fc8;  1 drivers, strength-aware
v0000000002dade50_0 .net8 "Bitline2", 0 0, p0000000002d54ff8;  1 drivers, strength-aware
v0000000002dadef0_0 .net "D", 0 0, L_0000000002f268d0;  1 drivers
v0000000002dae210_0 .net "Q", 0 0, v0000000002dadc70_0;  1 drivers
v0000000002dae2b0_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v0000000002dae490_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v0000000002dae5d0_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d55028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db06f0_0 name=_s0
o0000000002d55058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db0650_0 name=_s10
v0000000002daf1b0_0 .net *"_s12", 0 0, L_0000000002f26830;  1 drivers
o0000000002d550b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002daecb0_0 name=_s2
v0000000002db0dd0_0 .net *"_s4", 0 0, L_0000000002f248f0;  1 drivers
o0000000002d55118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db0790_0 name=_s8
v0000000002db0970_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dafe30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f248f0 .functor MUXZ 1, o0000000002d550b8, v0000000002dadc70_0, L_000000000302c380, C4<>;
L_0000000002f26790 .functor MUXZ 1, L_0000000002f248f0, o0000000002d55028, o0000000002d40088, C4<>;
L_0000000002f26830 .functor MUXZ 1, o0000000002d55058, v0000000002dadc70_0, L_000000000302a580, C4<>;
L_0000000002f25ed0 .functor MUXZ 1, L_0000000002f26830, o0000000002d55118, o0000000002d40088, C4<>;
S_0000000002d94e70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d94cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dacff0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dad090_0 .net "d", 0 0, L_0000000002f268d0;  alias, 1 drivers
v0000000002dad270_0 .net "q", 0 0, v0000000002dadc70_0;  alias, 1 drivers
v0000000002dad310_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dadc70_0 .var "state", 0 0;
v0000000002dadd10_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002d931f0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db0a10_0 .net8 "Bitline1", 0 0, p0000000002d55448;  1 drivers, strength-aware
v0000000002daedf0_0 .net8 "Bitline2", 0 0, p0000000002d55478;  1 drivers, strength-aware
v0000000002daee90_0 .net "D", 0 0, L_0000000002f260b0;  1 drivers
v0000000002daf930_0 .net "Q", 0 0, v0000000002dafa70_0;  1 drivers
v0000000002daed50_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v0000000002db0830_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v0000000002daef30_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d554a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db0b50_0 name=_s0
o0000000002d554d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db0150_0 name=_s10
v0000000002db0ab0_0 .net *"_s12", 0 0, L_0000000002f26e70;  1 drivers
o0000000002d55538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002daf4d0_0 name=_s2
v0000000002daea30_0 .net *"_s4", 0 0, L_0000000002f26650;  1 drivers
o0000000002d55598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db01f0_0 name=_s8
v0000000002dafd90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dafcf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f26650 .functor MUXZ 1, o0000000002d55538, v0000000002dafa70_0, L_000000000302c380, C4<>;
L_0000000002f26970 .functor MUXZ 1, L_0000000002f26650, o0000000002d554a8, o0000000002d40088, C4<>;
L_0000000002f26e70 .functor MUXZ 1, o0000000002d554d8, v0000000002dafa70_0, L_000000000302a580, C4<>;
L_0000000002f26a10 .functor MUXZ 1, L_0000000002f26e70, o0000000002d55598, o0000000002d40088, C4<>;
S_0000000002dbe120 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002d931f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dae990_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db0e70_0 .net "d", 0 0, L_0000000002f260b0;  alias, 1 drivers
v0000000002daf610_0 .net "q", 0 0, v0000000002dafa70_0;  alias, 1 drivers
v0000000002db0330_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dafa70_0 .var "state", 0 0;
v0000000002daff70_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002dbe2a0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db0010_0 .net8 "Bitline1", 0 0, p0000000002d558c8;  1 drivers, strength-aware
v0000000002db0bf0_0 .net8 "Bitline2", 0 0, p0000000002d558f8;  1 drivers, strength-aware
v0000000002db03d0_0 .net "D", 0 0, L_0000000002f279b0;  1 drivers
v0000000002daeb70_0 .net "Q", 0 0, v0000000002daf9d0_0;  1 drivers
v0000000002daf390_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v0000000002db0f10_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v0000000002daf890_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d55928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002daf750_0 name=_s0
o0000000002d55958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002daf6b0_0 name=_s10
v0000000002db00b0_0 .net *"_s12", 0 0, L_0000000002f27550;  1 drivers
o0000000002d559b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db05b0_0 name=_s2
v0000000002dafb10_0 .net *"_s4", 0 0, L_0000000002f25cf0;  1 drivers
o0000000002d55a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db08d0_0 name=_s8
v0000000002db0c90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002daf7f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f25cf0 .functor MUXZ 1, o0000000002d559b8, v0000000002daf9d0_0, L_000000000302c380, C4<>;
L_0000000002f27370 .functor MUXZ 1, L_0000000002f25cf0, o0000000002d55928, o0000000002d40088, C4<>;
L_0000000002f27550 .functor MUXZ 1, o0000000002d55958, v0000000002daf9d0_0, L_000000000302a580, C4<>;
L_0000000002f27af0 .functor MUXZ 1, L_0000000002f27550, o0000000002d55a18, o0000000002d40088, C4<>;
S_0000000002dbe420 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbe2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dafc50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002daf570_0 .net "d", 0 0, L_0000000002f279b0;  alias, 1 drivers
v0000000002daead0_0 .net "q", 0 0, v0000000002daf9d0_0;  alias, 1 drivers
v0000000002dafed0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002daf9d0_0 .var "state", 0 0;
v0000000002db0290_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002dbe5a0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dae8f0_0 .net8 "Bitline1", 0 0, p0000000002d55d48;  1 drivers, strength-aware
v0000000002daf250_0 .net8 "Bitline2", 0 0, p0000000002d55d78;  1 drivers, strength-aware
v0000000002daf2f0_0 .net "D", 0 0, L_0000000002f26150;  1 drivers
v0000000002daec10_0 .net "Q", 0 0, v0000000002db0fb0_0;  1 drivers
v0000000002daf430_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v0000000002dafbb0_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v0000000002db0470_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d55da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db0510_0 name=_s0
o0000000002d55dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db1230_0 name=_s10
v0000000002db1870_0 .net *"_s12", 0 0, L_0000000002f27910;  1 drivers
o0000000002d55e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db2e50_0 name=_s2
v0000000002db12d0_0 .net *"_s4", 0 0, L_0000000002f25d90;  1 drivers
o0000000002d55e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db3530_0 name=_s8
v0000000002db1370_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db10f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f25d90 .functor MUXZ 1, o0000000002d55e38, v0000000002db0fb0_0, L_000000000302c380, C4<>;
L_0000000002f26290 .functor MUXZ 1, L_0000000002f25d90, o0000000002d55da8, o0000000002d40088, C4<>;
L_0000000002f27910 .functor MUXZ 1, o0000000002d55dd8, v0000000002db0fb0_0, L_000000000302a580, C4<>;
L_0000000002f263d0 .functor MUXZ 1, L_0000000002f27910, o0000000002d55e98, o0000000002d40088, C4<>;
S_0000000002dbe720 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbe5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002daefd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002daf070_0 .net "d", 0 0, L_0000000002f26150;  alias, 1 drivers
v0000000002db0d30_0 .net "q", 0 0, v0000000002db0fb0_0;  alias, 1 drivers
v0000000002daf110_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002db0fb0_0 .var "state", 0 0;
v0000000002db1050_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002dbdb20 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db1d70_0 .net8 "Bitline1", 0 0, p0000000002d561c8;  1 drivers, strength-aware
v0000000002db17d0_0 .net8 "Bitline2", 0 0, p0000000002d561f8;  1 drivers, strength-aware
v0000000002db1af0_0 .net "D", 0 0, L_0000000002f27230;  1 drivers
v0000000002db32b0_0 .net "Q", 0 0, v0000000002db35d0_0;  1 drivers
v0000000002db2a90_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v0000000002db2f90_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v0000000002db1910_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d56228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db1e10_0 name=_s0
o0000000002d56258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db19b0_0 name=_s10
v0000000002db3030_0 .net *"_s12", 0 0, L_0000000002f270f0;  1 drivers
o0000000002d562b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db2b30_0 name=_s2
v0000000002db2630_0 .net *"_s4", 0 0, L_0000000002f27190;  1 drivers
o0000000002d56318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db30d0_0 name=_s8
v0000000002db3350_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db3670_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f27190 .functor MUXZ 1, o0000000002d562b8, v0000000002db35d0_0, L_000000000302c380, C4<>;
L_0000000002f259d0 .functor MUXZ 1, L_0000000002f27190, o0000000002d56228, o0000000002d40088, C4<>;
L_0000000002f270f0 .functor MUXZ 1, o0000000002d56258, v0000000002db35d0_0, L_000000000302a580, C4<>;
L_0000000002f25b10 .functor MUXZ 1, L_0000000002f270f0, o0000000002d56318, o0000000002d40088, C4<>;
S_0000000002dbde20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbdb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002db1410_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db1690_0 .net "d", 0 0, L_0000000002f27230;  alias, 1 drivers
v0000000002db1a50_0 .net "q", 0 0, v0000000002db35d0_0;  alias, 1 drivers
v0000000002db1ff0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002db35d0_0 .var "state", 0 0;
v0000000002db2ef0_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002dbe8a0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db1550_0 .net8 "Bitline1", 0 0, p0000000002d56648;  1 drivers, strength-aware
v0000000002db1730_0 .net8 "Bitline2", 0 0, p0000000002d56678;  1 drivers, strength-aware
v0000000002db3710_0 .net "D", 0 0, L_0000000002f27870;  1 drivers
v0000000002db2d10_0 .net "Q", 0 0, v0000000002db14b0_0;  1 drivers
v0000000002db1b90_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v0000000002db2590_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v0000000002db26d0_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d566a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db3170_0 name=_s0
o0000000002d566d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db33f0_0 name=_s10
v0000000002db2db0_0 .net *"_s12", 0 0, L_0000000002f25e30;  1 drivers
o0000000002d56738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db1cd0_0 name=_s2
v0000000002db2770_0 .net *"_s4", 0 0, L_0000000002f27a50;  1 drivers
o0000000002d56798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db1eb0_0 name=_s8
v0000000002db1f50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db2090_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f27a50 .functor MUXZ 1, o0000000002d56738, v0000000002db14b0_0, L_000000000302c380, C4<>;
L_0000000002f27690 .functor MUXZ 1, L_0000000002f27a50, o0000000002d566a8, o0000000002d40088, C4<>;
L_0000000002f25e30 .functor MUXZ 1, o0000000002d566d8, v0000000002db14b0_0, L_000000000302a580, C4<>;
L_0000000002f27c30 .functor MUXZ 1, L_0000000002f25e30, o0000000002d56798, o0000000002d40088, C4<>;
S_0000000002dbd3a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbe8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002db24f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db1c30_0 .net "d", 0 0, L_0000000002f27870;  alias, 1 drivers
v0000000002db2c70_0 .net "q", 0 0, v0000000002db14b0_0;  alias, 1 drivers
v0000000002db1190_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002db14b0_0 .var "state", 0 0;
v0000000002db15f0_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002dbea20 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db2270_0 .net8 "Bitline1", 0 0, p0000000002d56ac8;  1 drivers, strength-aware
v0000000002db3850_0 .net8 "Bitline2", 0 0, p0000000002d56af8;  1 drivers, strength-aware
v0000000002db2310_0 .net "D", 0 0, L_0000000002f27cd0;  1 drivers
v0000000002db23b0_0 .net "Q", 0 0, v0000000002db2130_0;  1 drivers
v0000000002db2450_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v0000000002db2810_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v0000000002db2950_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d56b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db29f0_0 name=_s0
o0000000002d56b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db2bd0_0 name=_s10
v0000000002db4c50_0 .net *"_s12", 0 0, L_0000000002f26470;  1 drivers
o0000000002d56bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db4cf0_0 name=_s2
v0000000002db4e30_0 .net *"_s4", 0 0, L_0000000002f265b0;  1 drivers
o0000000002d56c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db4250_0 name=_s8
v0000000002db5830_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db3d50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f265b0 .functor MUXZ 1, o0000000002d56bb8, v0000000002db2130_0, L_000000000302c380, C4<>;
L_0000000002f256b0 .functor MUXZ 1, L_0000000002f265b0, o0000000002d56b28, o0000000002d40088, C4<>;
L_0000000002f26470 .functor MUXZ 1, o0000000002d56b58, v0000000002db2130_0, L_000000000302a580, C4<>;
L_0000000002f261f0 .functor MUXZ 1, L_0000000002f26470, o0000000002d56c18, o0000000002d40088, C4<>;
S_0000000002dbeba0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbea20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002db28b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db37b0_0 .net "d", 0 0, L_0000000002f27cd0;  alias, 1 drivers
v0000000002db3210_0 .net "q", 0 0, v0000000002db2130_0;  alias, 1 drivers
v0000000002db3490_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002db2130_0 .var "state", 0 0;
v0000000002db21d0_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002dbed20 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002d93f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db41b0_0 .net8 "Bitline1", 0 0, p0000000002d56f48;  1 drivers, strength-aware
v0000000002db4070_0 .net8 "Bitline2", 0 0, p0000000002d56f78;  1 drivers, strength-aware
v0000000002db4430_0 .net "D", 0 0, L_0000000002f27410;  1 drivers
v0000000002db4ed0_0 .net "Q", 0 0, v0000000002db58d0_0;  1 drivers
v0000000002db3a30_0 .net "ReadEnable1", 0 0, L_000000000302c380;  alias, 1 drivers
v0000000002db3ad0_0 .net "ReadEnable2", 0 0, L_000000000302a580;  alias, 1 drivers
v0000000002db38f0_0 .net "WriteEnable", 0 0, L_000000000302c920;  alias, 1 drivers
o0000000002d56fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db3f30_0 name=_s0
o0000000002d56fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db4390_0 name=_s10
v0000000002db4930_0 .net *"_s12", 0 0, L_0000000002f27d70;  1 drivers
o0000000002d57038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db4f70_0 name=_s2
v0000000002db49d0_0 .net *"_s4", 0 0, L_0000000002f26fb0;  1 drivers
o0000000002d57098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db3c10_0 name=_s8
v0000000002db5290_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db3e90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f26fb0 .functor MUXZ 1, o0000000002d57038, v0000000002db58d0_0, L_000000000302c380, C4<>;
L_0000000002f25f70 .functor MUXZ 1, L_0000000002f26fb0, o0000000002d56fa8, o0000000002d40088, C4<>;
L_0000000002f27d70 .functor MUXZ 1, o0000000002d56fd8, v0000000002db58d0_0, L_000000000302a580, C4<>;
L_0000000002f266f0 .functor MUXZ 1, L_0000000002f27d70, o0000000002d57098, o0000000002d40088, C4<>;
S_0000000002dbd820 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbed20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002db42f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db4d90_0 .net "d", 0 0, L_0000000002f27410;  alias, 1 drivers
v0000000002db6050_0 .net "q", 0 0, v0000000002db58d0_0;  alias, 1 drivers
v0000000002db3b70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002db58d0_0 .var "state", 0 0;
v0000000002db5fb0_0 .net "wen", 0 0, L_000000000302c920;  alias, 1 drivers
S_0000000002dbeea0 .scope module, "R13" "Register" 2 128, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002da2550_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002da3ef0_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002da2730_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002da3770_0 .net "ReadEnable1", 0 0, L_000000000302d640;  1 drivers
v0000000002da20f0_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  1 drivers
v0000000002da2af0_0 .net "WriteReg", 0 0, L_000000000302d3c0;  1 drivers
v0000000002da2e10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da3810_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302a6c0 .part o0000000002d449d8, 0, 1;
L_000000000302b7a0 .part o0000000002d449d8, 1, 1;
L_000000000302a8a0 .part o0000000002d449d8, 2, 1;
L_000000000302b200 .part o0000000002d449d8, 3, 1;
L_000000000302b5c0 .part o0000000002d449d8, 4, 1;
L_000000000302ab20 .part o0000000002d449d8, 5, 1;
L_000000000302c880 .part o0000000002d449d8, 6, 1;
L_000000000302c740 .part o0000000002d449d8, 7, 1;
L_000000000302a1c0 .part o0000000002d449d8, 8, 1;
L_000000000302bde0 .part o0000000002d449d8, 9, 1;
L_000000000302c100 .part o0000000002d449d8, 10, 1;
L_000000000302e400 .part o0000000002d449d8, 11, 1;
L_000000000302db40 .part o0000000002d449d8, 12, 1;
L_000000000302e7c0 .part o0000000002d449d8, 13, 1;
L_000000000302ec20 .part o0000000002d449d8, 14, 1;
L_000000000302cd80 .part o0000000002d449d8, 15, 1;
p0000000002d57578 .port I0000000002ce9000, L_000000000302a300;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002d57578;
p0000000002d575a8 .port I0000000002ce8900, L_000000000302b0c0;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002d575a8;
p0000000002d57a58 .port I0000000002ce9000, L_000000000302c420;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002d57a58;
p0000000002d57a88 .port I0000000002ce8900, L_000000000302b160;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002d57a88;
p0000000002d599d8 .port I0000000002ce9000, L_000000000302a760;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002d599d8;
p0000000002d59a08 .port I0000000002ce8900, L_000000000302bb60;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002d59a08;
p0000000002d59e58 .port I0000000002ce9000, L_000000000302b3e0;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002d59e58;
p0000000002d59e88 .port I0000000002ce8900, L_000000000302a9e0;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002d59e88;
p0000000002d5a2d8 .port I0000000002ce9000, L_000000000302a4e0;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002d5a2d8;
p0000000002d5a308 .port I0000000002ce8900, L_000000000302b480;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002d5a308;
p0000000002d5a758 .port I0000000002ce9000, L_000000000302bf20;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002d5a758;
p0000000002d5a788 .port I0000000002ce8900, L_000000000302a800;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002d5a788;
p0000000002d5abd8 .port I0000000002ce9000, L_000000000302ba20;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002d5abd8;
p0000000002d5ac08 .port I0000000002ce8900, L_000000000302ad00;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002d5ac08;
p0000000002d5b058 .port I0000000002ce9000, L_000000000302ada0;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002d5b058;
p0000000002d5b088 .port I0000000002ce8900, L_000000000302c600;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002d5b088;
p0000000002d5b4d8 .port I0000000002ce9000, L_000000000302bac0;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002d5b4d8;
p0000000002d5b508 .port I0000000002ce8900, L_000000000302a3a0;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002d5b508;
p0000000002d5b958 .port I0000000002ce9000, L_000000000302c240;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002d5b958;
p0000000002d5b988 .port I0000000002ce8900, L_000000000302b2a0;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002d5b988;
p0000000002d57ed8 .port I0000000002ce9000, L_000000000302a260;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002d57ed8;
p0000000002d57f08 .port I0000000002ce8900, L_000000000302be80;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002d57f08;
p0000000002d58358 .port I0000000002ce9000, L_000000000302eb80;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002d58358;
p0000000002d58388 .port I0000000002ce8900, L_000000000302d000;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002d58388;
p0000000002d587d8 .port I0000000002ce9000, L_000000000302df00;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002d587d8;
p0000000002d58808 .port I0000000002ce8900, L_000000000302d140;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002d58808;
p0000000002d58c58 .port I0000000002ce9000, L_000000000302d460;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002d58c58;
p0000000002d58c88 .port I0000000002ce8900, L_000000000302e540;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002d58c88;
p0000000002d590d8 .port I0000000002ce9000, L_000000000302e5e0;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002d590d8;
p0000000002d59108 .port I0000000002ce8900, L_000000000302ecc0;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002d59108;
p0000000002d59558 .port I0000000002ce9000, L_000000000302e220;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002d59558;
p0000000002d59588 .port I0000000002ce8900, L_000000000302d500;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002d59588;
S_0000000002dbdca0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db4750_0 .net8 "Bitline1", 0 0, p0000000002d57578;  1 drivers, strength-aware
v0000000002db44d0_0 .net8 "Bitline2", 0 0, p0000000002d575a8;  1 drivers, strength-aware
v0000000002db50b0_0 .net "D", 0 0, L_000000000302a6c0;  1 drivers
v0000000002db5c90_0 .net "Q", 0 0, v0000000002db5150_0;  1 drivers
v0000000002db47f0_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002db5470_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002db51f0_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d57638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db4b10_0 name=_s0
o0000000002d57668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db4570_0 name=_s10
v0000000002db53d0_0 .net *"_s12", 0 0, L_000000000302b660;  1 drivers
o0000000002d576c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db4610_0 name=_s2
v0000000002db5510_0 .net *"_s4", 0 0, L_000000000302c560;  1 drivers
o0000000002d57728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db4bb0_0 name=_s8
v0000000002db55b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db5e70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302c560 .functor MUXZ 1, o0000000002d576c8, v0000000002db5150_0, L_000000000302d640, C4<>;
L_000000000302a300 .functor MUXZ 1, L_000000000302c560, o0000000002d57638, o0000000002d40088, C4<>;
L_000000000302b660 .functor MUXZ 1, o0000000002d57668, v0000000002db5150_0, L_000000000302d1e0, C4<>;
L_000000000302b0c0 .functor MUXZ 1, L_000000000302b660, o0000000002d57728, o0000000002d40088, C4<>;
S_0000000002dbd9a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbdca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002db4a70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db3cb0_0 .net "d", 0 0, L_000000000302a6c0;  alias, 1 drivers
v0000000002db3df0_0 .net "q", 0 0, v0000000002db5150_0;  alias, 1 drivers
v0000000002db3fd0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002db5150_0 .var "state", 0 0;
v0000000002db4110_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dbd0a0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db5b50_0 .net8 "Bitline1", 0 0, p0000000002d57a58;  1 drivers, strength-aware
v0000000002db5bf0_0 .net8 "Bitline2", 0 0, p0000000002d57a88;  1 drivers, strength-aware
v0000000002db6d70_0 .net "D", 0 0, L_000000000302b7a0;  1 drivers
v0000000002db7450_0 .net "Q", 0 0, v0000000002db5a10_0;  1 drivers
v0000000002db7630_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002db6c30_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002db6f50_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d57ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db6a50_0 name=_s0
o0000000002d57ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db6550_0 name=_s10
v0000000002db8710_0 .net *"_s12", 0 0, L_000000000302b340;  1 drivers
o0000000002d57b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db69b0_0 name=_s2
v0000000002db7310_0 .net *"_s4", 0 0, L_000000000302b840;  1 drivers
o0000000002d57ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db60f0_0 name=_s8
v0000000002db6af0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db6e10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302b840 .functor MUXZ 1, o0000000002d57b48, v0000000002db5a10_0, L_000000000302d640, C4<>;
L_000000000302c420 .functor MUXZ 1, L_000000000302b840, o0000000002d57ab8, o0000000002d40088, C4<>;
L_000000000302b340 .functor MUXZ 1, o0000000002d57ae8, v0000000002db5a10_0, L_000000000302d1e0, C4<>;
L_000000000302b160 .functor MUXZ 1, L_000000000302b340, o0000000002d57ba8, o0000000002d40088, C4<>;
S_0000000002dbd220 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbd0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002db4890_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db5790_0 .net "d", 0 0, L_000000000302b7a0;  alias, 1 drivers
v0000000002db46b0_0 .net "q", 0 0, v0000000002db5a10_0;  alias, 1 drivers
v0000000002db5970_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002db5a10_0 .var "state", 0 0;
v0000000002db5ab0_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dbdfa0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db7d10_0 .net8 "Bitline1", 0 0, p0000000002d57ed8;  1 drivers, strength-aware
v0000000002db64b0_0 .net8 "Bitline2", 0 0, p0000000002d57f08;  1 drivers, strength-aware
v0000000002db6370_0 .net "D", 0 0, L_000000000302c100;  1 drivers
v0000000002db8170_0 .net "Q", 0 0, v0000000002db6cd0_0;  1 drivers
v0000000002db71d0_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002db62d0_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002db65f0_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d57f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db7a90_0 name=_s0
o0000000002d57f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db79f0_0 name=_s10
v0000000002db6ff0_0 .net *"_s12", 0 0, L_000000000302a440;  1 drivers
o0000000002d57fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db6b90_0 name=_s2
v0000000002db73b0_0 .net *"_s4", 0 0, L_000000000302c2e0;  1 drivers
o0000000002d58028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db7f90_0 name=_s8
v0000000002db7590_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db7950_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302c2e0 .functor MUXZ 1, o0000000002d57fc8, v0000000002db6cd0_0, L_000000000302d640, C4<>;
L_000000000302a260 .functor MUXZ 1, L_000000000302c2e0, o0000000002d57f38, o0000000002d40088, C4<>;
L_000000000302a440 .functor MUXZ 1, o0000000002d57f68, v0000000002db6cd0_0, L_000000000302d1e0, C4<>;
L_000000000302be80 .functor MUXZ 1, L_000000000302a440, o0000000002d58028, o0000000002d40088, C4<>;
S_0000000002dbd520 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbdfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002db6230_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db6190_0 .net "d", 0 0, L_000000000302c100;  alias, 1 drivers
v0000000002db7130_0 .net "q", 0 0, v0000000002db6cd0_0;  alias, 1 drivers
v0000000002db6410_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002db6cd0_0 .var "state", 0 0;
v0000000002db74f0_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dbd6a0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db67d0_0 .net8 "Bitline1", 0 0, p0000000002d58358;  1 drivers, strength-aware
v0000000002db6870_0 .net8 "Bitline2", 0 0, p0000000002d58388;  1 drivers, strength-aware
v0000000002db8030_0 .net "D", 0 0, L_000000000302e400;  1 drivers
v0000000002db8210_0 .net "Q", 0 0, v0000000002db80d0_0;  1 drivers
v0000000002db87b0_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002db6eb0_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002db7090_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d583b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db6910_0 name=_s0
o0000000002d583e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db7270_0 name=_s10
v0000000002db7e50_0 .net *"_s12", 0 0, L_000000000302da00;  1 drivers
o0000000002d58448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db76d0_0 name=_s2
v0000000002db85d0_0 .net *"_s4", 0 0, L_000000000302c1a0;  1 drivers
o0000000002d584a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db7810_0 name=_s8
v0000000002db78b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db7db0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302c1a0 .functor MUXZ 1, o0000000002d58448, v0000000002db80d0_0, L_000000000302d640, C4<>;
L_000000000302eb80 .functor MUXZ 1, L_000000000302c1a0, o0000000002d583b8, o0000000002d40088, C4<>;
L_000000000302da00 .functor MUXZ 1, o0000000002d583e8, v0000000002db80d0_0, L_000000000302d1e0, C4<>;
L_000000000302d000 .functor MUXZ 1, L_000000000302da00, o0000000002d584a8, o0000000002d40088, C4<>;
S_0000000002dc0eb0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbd6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002db8530_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db7ef0_0 .net "d", 0 0, L_000000000302e400;  alias, 1 drivers
v0000000002db6730_0 .net "q", 0 0, v0000000002db80d0_0;  alias, 1 drivers
v0000000002db7770_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002db80d0_0 .var "state", 0 0;
v0000000002db6690_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dbfe30 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db83f0_0 .net8 "Bitline1", 0 0, p0000000002d587d8;  1 drivers, strength-aware
v0000000002db8490_0 .net8 "Bitline2", 0 0, p0000000002d58808;  1 drivers, strength-aware
v0000000002db8850_0 .net "D", 0 0, L_000000000302db40;  1 drivers
v0000000002db9c50_0 .net "Q", 0 0, v0000000002db7c70_0;  1 drivers
v0000000002db9110_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002db8a30_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002db9f70_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d58838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbafb0_0 name=_s0
o0000000002d58868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db8d50_0 name=_s10
v0000000002dbaf10_0 .net *"_s12", 0 0, L_000000000302cec0;  1 drivers
o0000000002d588c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db91b0_0 name=_s2
v0000000002db9b10_0 .net *"_s4", 0 0, L_000000000302e720;  1 drivers
o0000000002d58928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db88f0_0 name=_s8
v0000000002db92f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db9610_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302e720 .functor MUXZ 1, o0000000002d588c8, v0000000002db7c70_0, L_000000000302d640, C4<>;
L_000000000302df00 .functor MUXZ 1, L_000000000302e720, o0000000002d58838, o0000000002d40088, C4<>;
L_000000000302cec0 .functor MUXZ 1, o0000000002d58868, v0000000002db7c70_0, L_000000000302d1e0, C4<>;
L_000000000302d140 .functor MUXZ 1, L_000000000302cec0, o0000000002d58928, o0000000002d40088, C4<>;
S_0000000002dc0730 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbfe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002db7b30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db7bd0_0 .net "d", 0 0, L_000000000302db40;  alias, 1 drivers
v0000000002db8670_0 .net "q", 0 0, v0000000002db7c70_0;  alias, 1 drivers
v0000000002db82b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002db7c70_0 .var "state", 0 0;
v0000000002db8350_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dbf6b0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db8f30_0 .net8 "Bitline1", 0 0, p0000000002d58c58;  1 drivers, strength-aware
v0000000002db9250_0 .net8 "Bitline2", 0 0, p0000000002d58c88;  1 drivers, strength-aware
v0000000002dba1f0_0 .net "D", 0 0, L_000000000302e7c0;  1 drivers
v0000000002db97f0_0 .net "Q", 0 0, v0000000002db8c10_0;  1 drivers
v0000000002dba970_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002db99d0_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002dba6f0_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d58cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db8df0_0 name=_s0
o0000000002d58ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db8b70_0 name=_s10
v0000000002dba290_0 .net *"_s12", 0 0, L_000000000302d0a0;  1 drivers
o0000000002d58d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db9cf0_0 name=_s2
v0000000002db8cb0_0 .net *"_s4", 0 0, L_000000000302d280;  1 drivers
o0000000002d58da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db9570_0 name=_s8
v0000000002db9e30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dba790_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302d280 .functor MUXZ 1, o0000000002d58d48, v0000000002db8c10_0, L_000000000302d640, C4<>;
L_000000000302d460 .functor MUXZ 1, L_000000000302d280, o0000000002d58cb8, o0000000002d40088, C4<>;
L_000000000302d0a0 .functor MUXZ 1, o0000000002d58ce8, v0000000002db8c10_0, L_000000000302d1e0, C4<>;
L_000000000302e540 .functor MUXZ 1, L_000000000302d0a0, o0000000002d58da8, o0000000002d40088, C4<>;
S_0000000002dc08b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbf6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002db94d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dba5b0_0 .net "d", 0 0, L_000000000302e7c0;  alias, 1 drivers
v0000000002db9070_0 .net "q", 0 0, v0000000002db8c10_0;  alias, 1 drivers
v0000000002dba650_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002db8c10_0 .var "state", 0 0;
v0000000002db96b0_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dbfb30 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002db9750_0 .net8 "Bitline1", 0 0, p0000000002d590d8;  1 drivers, strength-aware
v0000000002db9ed0_0 .net8 "Bitline2", 0 0, p0000000002d59108;  1 drivers, strength-aware
v0000000002db8e90_0 .net "D", 0 0, L_000000000302ec20;  1 drivers
v0000000002dbabf0_0 .net "Q", 0 0, v0000000002dba330_0;  1 drivers
v0000000002db8ad0_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002db8fd0_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002dba830_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d59138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db9390_0 name=_s0
o0000000002d59168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db9430_0 name=_s10
v0000000002db9890_0 .net *"_s12", 0 0, L_000000000302ea40;  1 drivers
o0000000002d591c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002db9930_0 name=_s2
v0000000002dbae70_0 .net *"_s4", 0 0, L_000000000302d5a0;  1 drivers
o0000000002d59228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dba470_0 name=_s8
v0000000002dba010_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dba0b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302d5a0 .functor MUXZ 1, o0000000002d591c8, v0000000002dba330_0, L_000000000302d640, C4<>;
L_000000000302e5e0 .functor MUXZ 1, L_000000000302d5a0, o0000000002d59138, o0000000002d40088, C4<>;
L_000000000302ea40 .functor MUXZ 1, o0000000002d59168, v0000000002dba330_0, L_000000000302d1e0, C4<>;
L_000000000302ecc0 .functor MUXZ 1, L_000000000302ea40, o0000000002d59228, o0000000002d40088, C4<>;
S_0000000002dc0430 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbfb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dbb050_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dbab50_0 .net "d", 0 0, L_000000000302ec20;  alias, 1 drivers
v0000000002dbad30_0 .net "q", 0 0, v0000000002dba330_0;  alias, 1 drivers
v0000000002db8990_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dba330_0 .var "state", 0 0;
v0000000002db9d90_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dbf530 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dba8d0_0 .net8 "Bitline1", 0 0, p0000000002d59558;  1 drivers, strength-aware
v0000000002dba510_0 .net8 "Bitline2", 0 0, p0000000002d59588;  1 drivers, strength-aware
v0000000002dbaa10_0 .net "D", 0 0, L_000000000302cd80;  1 drivers
v0000000002dbadd0_0 .net "Q", 0 0, v0000000002dba3d0_0;  1 drivers
v0000000002dbca90_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002dbcb30_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002dbce50_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d595b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbbcd0_0 name=_s0
o0000000002d595e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbb910_0 name=_s10
v0000000002dbbe10_0 .net *"_s12", 0 0, L_000000000302dfa0;  1 drivers
o0000000002d59648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbcef0_0 name=_s2
v0000000002dbcf90_0 .net *"_s4", 0 0, L_000000000302e040;  1 drivers
o0000000002d596a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbc6d0_0 name=_s8
v0000000002dbc8b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dbc950_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302e040 .functor MUXZ 1, o0000000002d59648, v0000000002dba3d0_0, L_000000000302d640, C4<>;
L_000000000302e220 .functor MUXZ 1, L_000000000302e040, o0000000002d595b8, o0000000002d40088, C4<>;
L_000000000302dfa0 .functor MUXZ 1, o0000000002d595e8, v0000000002dba3d0_0, L_000000000302d1e0, C4<>;
L_000000000302d500 .functor MUXZ 1, L_000000000302dfa0, o0000000002d596a8, o0000000002d40088, C4<>;
S_0000000002dbfcb0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbf530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dbaab0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002db9a70_0 .net "d", 0 0, L_000000000302cd80;  alias, 1 drivers
v0000000002db9bb0_0 .net "q", 0 0, v0000000002dba3d0_0;  alias, 1 drivers
v0000000002dba150_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dba3d0_0 .var "state", 0 0;
v0000000002dbac90_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dbf0b0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dbbd70_0 .net8 "Bitline1", 0 0, p0000000002d599d8;  1 drivers, strength-aware
v0000000002dbb9b0_0 .net8 "Bitline2", 0 0, p0000000002d59a08;  1 drivers, strength-aware
v0000000002dbb7d0_0 .net "D", 0 0, L_000000000302a8a0;  1 drivers
v0000000002dbc590_0 .net "Q", 0 0, v0000000002dbcbd0_0;  1 drivers
v0000000002dbc810_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002dbb0f0_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002dbbeb0_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d59a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbb190_0 name=_s0
o0000000002d59a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbb410_0 name=_s10
v0000000002dbcd10_0 .net *"_s12", 0 0, L_000000000302b8e0;  1 drivers
o0000000002d59ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbc9f0_0 name=_s2
v0000000002dbb230_0 .net *"_s4", 0 0, L_000000000302a940;  1 drivers
o0000000002d59b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbba50_0 name=_s8
v0000000002dbb370_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dbb2d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302a940 .functor MUXZ 1, o0000000002d59ac8, v0000000002dbcbd0_0, L_000000000302d640, C4<>;
L_000000000302a760 .functor MUXZ 1, L_000000000302a940, o0000000002d59a38, o0000000002d40088, C4<>;
L_000000000302b8e0 .functor MUXZ 1, o0000000002d59a68, v0000000002dbcbd0_0, L_000000000302d1e0, C4<>;
L_000000000302bb60 .functor MUXZ 1, L_000000000302b8e0, o0000000002d59b28, o0000000002d40088, C4<>;
S_0000000002dc0130 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbf0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dbcc70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dbbb90_0 .net "d", 0 0, L_000000000302a8a0;  alias, 1 drivers
v0000000002dbc770_0 .net "q", 0 0, v0000000002dbcbd0_0;  alias, 1 drivers
v0000000002dbc3b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dbcbd0_0 .var "state", 0 0;
v0000000002dbc450_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dc0a30 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dbb690_0 .net8 "Bitline1", 0 0, p0000000002d59e58;  1 drivers, strength-aware
v0000000002dbbff0_0 .net8 "Bitline2", 0 0, p0000000002d59e88;  1 drivers, strength-aware
v0000000002dbb730_0 .net "D", 0 0, L_000000000302b200;  1 drivers
v0000000002dbc630_0 .net "Q", 0 0, v0000000002dbc4f0_0;  1 drivers
v0000000002dbb870_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002dbcdb0_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002dbc090_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d59eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbbc30_0 name=_s0
o0000000002d59ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbc1d0_0 name=_s10
v0000000002dbc130_0 .net *"_s12", 0 0, L_000000000302abc0;  1 drivers
o0000000002d59f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dbc270_0 name=_s2
v0000000002dbc310_0 .net *"_s4", 0 0, L_000000000302b020;  1 drivers
o0000000002d59fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9dff0_0 name=_s8
v0000000002d9e270_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002d9e1d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302b020 .functor MUXZ 1, o0000000002d59f48, v0000000002dbc4f0_0, L_000000000302d640, C4<>;
L_000000000302b3e0 .functor MUXZ 1, L_000000000302b020, o0000000002d59eb8, o0000000002d40088, C4<>;
L_000000000302abc0 .functor MUXZ 1, o0000000002d59ee8, v0000000002dbc4f0_0, L_000000000302d1e0, C4<>;
L_000000000302a9e0 .functor MUXZ 1, L_000000000302abc0, o0000000002d59fa8, o0000000002d40088, C4<>;
S_0000000002dc0bb0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc0a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dbb4b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dbbf50_0 .net "d", 0 0, L_000000000302b200;  alias, 1 drivers
v0000000002dbb550_0 .net "q", 0 0, v0000000002dbc4f0_0;  alias, 1 drivers
v0000000002dbbaf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dbc4f0_0 .var "state", 0 0;
v0000000002dbb5f0_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dbf830 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d9ef90_0 .net8 "Bitline1", 0 0, p0000000002d5a2d8;  1 drivers, strength-aware
v0000000002d9f710_0 .net8 "Bitline2", 0 0, p0000000002d5a308;  1 drivers, strength-aware
v0000000002d9f5d0_0 .net "D", 0 0, L_000000000302b5c0;  1 drivers
v0000000002d9de10_0 .net "Q", 0 0, v0000000002d9d410_0;  1 drivers
v0000000002d9d0f0_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002d9e310_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002d9e770_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d5a338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9e4f0_0 name=_s0
o0000000002d5a368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9f2b0_0 name=_s10
v0000000002d9df50_0 .net *"_s12", 0 0, L_000000000302aa80;  1 drivers
o0000000002d5a3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9e590_0 name=_s2
v0000000002d9d4b0_0 .net *"_s4", 0 0, L_000000000302c060;  1 drivers
o0000000002d5a428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9f3f0_0 name=_s8
v0000000002d9d550_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002d9d5f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302c060 .functor MUXZ 1, o0000000002d5a3c8, v0000000002d9d410_0, L_000000000302d640, C4<>;
L_000000000302a4e0 .functor MUXZ 1, L_000000000302c060, o0000000002d5a338, o0000000002d40088, C4<>;
L_000000000302aa80 .functor MUXZ 1, o0000000002d5a368, v0000000002d9d410_0, L_000000000302d1e0, C4<>;
L_000000000302b480 .functor MUXZ 1, L_000000000302aa80, o0000000002d5a428, o0000000002d40088, C4<>;
S_0000000002dbf230 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbf830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d9e3b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002d9e630_0 .net "d", 0 0, L_000000000302b5c0;  alias, 1 drivers
v0000000002d9dd70_0 .net "q", 0 0, v0000000002d9d410_0;  alias, 1 drivers
v0000000002d9d7d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002d9d410_0 .var "state", 0 0;
v0000000002d9eef0_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dc0d30 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d9deb0_0 .net8 "Bitline1", 0 0, p0000000002d5a758;  1 drivers, strength-aware
v0000000002d9f490_0 .net8 "Bitline2", 0 0, p0000000002d5a788;  1 drivers, strength-aware
v0000000002d9d730_0 .net "D", 0 0, L_000000000302ab20;  1 drivers
v0000000002d9da50_0 .net "Q", 0 0, v0000000002d9e090_0;  1 drivers
v0000000002d9d690_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002d9e130_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002d9d370_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d5a7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9e450_0 name=_s0
o0000000002d5a7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9e6d0_0 name=_s10
v0000000002d9d2d0_0 .net *"_s12", 0 0, L_000000000302b700;  1 drivers
o0000000002d5a848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9ea90_0 name=_s2
v0000000002d9eb30_0 .net *"_s4", 0 0, L_000000000302c7e0;  1 drivers
o0000000002d5a8a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9e8b0_0 name=_s8
v0000000002d9d870_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002d9d9b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302c7e0 .functor MUXZ 1, o0000000002d5a848, v0000000002d9e090_0, L_000000000302d640, C4<>;
L_000000000302bf20 .functor MUXZ 1, L_000000000302c7e0, o0000000002d5a7b8, o0000000002d40088, C4<>;
L_000000000302b700 .functor MUXZ 1, o0000000002d5a7e8, v0000000002d9e090_0, L_000000000302d1e0, C4<>;
L_000000000302a800 .functor MUXZ 1, L_000000000302b700, o0000000002d5a8a8, o0000000002d40088, C4<>;
S_0000000002dc02b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc0d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d9e9f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002d9e810_0 .net "d", 0 0, L_000000000302ab20;  alias, 1 drivers
v0000000002d9f170_0 .net "q", 0 0, v0000000002d9e090_0;  alias, 1 drivers
v0000000002d9f350_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002d9e090_0 .var "state", 0 0;
v0000000002d9ec70_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dc05b0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d9edb0_0 .net8 "Bitline1", 0 0, p0000000002d5abd8;  1 drivers, strength-aware
v0000000002d9ee50_0 .net8 "Bitline2", 0 0, p0000000002d5ac08;  1 drivers, strength-aware
v0000000002d9f030_0 .net "D", 0 0, L_000000000302c880;  1 drivers
v0000000002d9f210_0 .net "Q", 0 0, v0000000002d9f670_0;  1 drivers
v0000000002d9dc30_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002d9d910_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002d9f7b0_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d5ac38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9f850_0 name=_s0
o0000000002d5ac68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9daf0_0 name=_s10
v0000000002d9d190_0 .net *"_s12", 0 0, L_000000000302bc00;  1 drivers
o0000000002d5acc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9d230_0 name=_s2
v0000000002d9db90_0 .net *"_s4", 0 0, L_000000000302b980;  1 drivers
o0000000002d5ad28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9dcd0_0 name=_s8
v0000000002da1e70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002d9fa30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302b980 .functor MUXZ 1, o0000000002d5acc8, v0000000002d9f670_0, L_000000000302d640, C4<>;
L_000000000302ba20 .functor MUXZ 1, L_000000000302b980, o0000000002d5ac38, o0000000002d40088, C4<>;
L_000000000302bc00 .functor MUXZ 1, o0000000002d5ac68, v0000000002d9f670_0, L_000000000302d1e0, C4<>;
L_000000000302ad00 .functor MUXZ 1, L_000000000302bc00, o0000000002d5ad28, o0000000002d40088, C4<>;
S_0000000002dbffb0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc05b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d9ebd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002d9e950_0 .net "d", 0 0, L_000000000302c880;  alias, 1 drivers
v0000000002d9f0d0_0 .net "q", 0 0, v0000000002d9f670_0;  alias, 1 drivers
v0000000002d9f530_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002d9f670_0 .var "state", 0 0;
v0000000002d9ed10_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dbf3b0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da1150_0 .net8 "Bitline1", 0 0, p0000000002d5b058;  1 drivers, strength-aware
v0000000002da06b0_0 .net8 "Bitline2", 0 0, p0000000002d5b088;  1 drivers, strength-aware
v0000000002da15b0_0 .net "D", 0 0, L_000000000302c740;  1 drivers
v0000000002da10b0_0 .net "Q", 0 0, v0000000002da04d0_0;  1 drivers
v0000000002da1f10_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002da11f0_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002da1830_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d5b0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9fe90_0 name=_s0
o0000000002d5b0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da0390_0 name=_s10
v0000000002da0750_0 .net *"_s12", 0 0, L_000000000302ae40;  1 drivers
o0000000002d5b148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da07f0_0 name=_s2
v0000000002da0b10_0 .net *"_s4", 0 0, L_000000000302b520;  1 drivers
o0000000002d5b1a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da1fb0_0 name=_s8
v0000000002da2050_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da0bb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302b520 .functor MUXZ 1, o0000000002d5b148, v0000000002da04d0_0, L_000000000302d640, C4<>;
L_000000000302ada0 .functor MUXZ 1, L_000000000302b520, o0000000002d5b0b8, o0000000002d40088, C4<>;
L_000000000302ae40 .functor MUXZ 1, o0000000002d5b0e8, v0000000002da04d0_0, L_000000000302d1e0, C4<>;
L_000000000302c600 .functor MUXZ 1, L_000000000302ae40, o0000000002d5b1a8, o0000000002d40088, C4<>;
S_0000000002dbf9b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dbf3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002da0a70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da0ed0_0 .net "d", 0 0, L_000000000302c740;  alias, 1 drivers
v0000000002d9ff30_0 .net "q", 0 0, v0000000002da04d0_0;  alias, 1 drivers
v0000000002d9fdf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da04d0_0 .var "state", 0 0;
v0000000002d9f990_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dc37c0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da1970_0 .net8 "Bitline1", 0 0, p0000000002d5b4d8;  1 drivers, strength-aware
v0000000002da0610_0 .net8 "Bitline2", 0 0, p0000000002d5b508;  1 drivers, strength-aware
v0000000002d9fc10_0 .net "D", 0 0, L_000000000302a1c0;  1 drivers
v0000000002da0c50_0 .net "Q", 0 0, v0000000002d9fb70_0;  1 drivers
v0000000002d9ffd0_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002da0250_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002da16f0_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d5b538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d9fcb0_0 name=_s0
o0000000002d5b568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da0110_0 name=_s10
v0000000002da0570_0 .net *"_s12", 0 0, L_000000000302c6a0;  1 drivers
o0000000002d5b5c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da0070_0 name=_s2
v0000000002da0930_0 .net *"_s4", 0 0, L_000000000302aee0;  1 drivers
o0000000002d5b628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da02f0_0 name=_s8
v0000000002da0890_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da0cf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302aee0 .functor MUXZ 1, o0000000002d5b5c8, v0000000002d9fb70_0, L_000000000302d640, C4<>;
L_000000000302bac0 .functor MUXZ 1, L_000000000302aee0, o0000000002d5b538, o0000000002d40088, C4<>;
L_000000000302c6a0 .functor MUXZ 1, o0000000002d5b568, v0000000002d9fb70_0, L_000000000302d1e0, C4<>;
L_000000000302a3a0 .functor MUXZ 1, L_000000000302c6a0, o0000000002d5b628, o0000000002d40088, C4<>;
S_0000000002dc2ec0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc37c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d9f8f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002d9fad0_0 .net "d", 0 0, L_000000000302a1c0;  alias, 1 drivers
v0000000002d9fd50_0 .net "q", 0 0, v0000000002d9fb70_0;  alias, 1 drivers
v0000000002da1d30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002d9fb70_0 .var "state", 0 0;
v0000000002da01b0_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dc3940 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002dbeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da1010_0 .net8 "Bitline1", 0 0, p0000000002d5b958;  1 drivers, strength-aware
v0000000002da1790_0 .net8 "Bitline2", 0 0, p0000000002d5b988;  1 drivers, strength-aware
v0000000002da1330_0 .net "D", 0 0, L_000000000302bde0;  1 drivers
v0000000002da13d0_0 .net "Q", 0 0, v0000000002da1290_0;  1 drivers
v0000000002da1470_0 .net "ReadEnable1", 0 0, L_000000000302d640;  alias, 1 drivers
v0000000002da1510_0 .net "ReadEnable2", 0 0, L_000000000302d1e0;  alias, 1 drivers
v0000000002da1ab0_0 .net "WriteEnable", 0 0, L_000000000302d3c0;  alias, 1 drivers
o0000000002d5b9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da1650_0 name=_s0
o0000000002d5b9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da18d0_0 name=_s10
v0000000002da1a10_0 .net *"_s12", 0 0, L_000000000302bca0;  1 drivers
o0000000002d5ba48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da1b50_0 name=_s2
v0000000002da1bf0_0 .net *"_s4", 0 0, L_000000000302bfc0;  1 drivers
o0000000002d5baa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da1c90_0 name=_s8
v0000000002da1dd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da27d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302bfc0 .functor MUXZ 1, o0000000002d5ba48, v0000000002da1290_0, L_000000000302d640, C4<>;
L_000000000302c240 .functor MUXZ 1, L_000000000302bfc0, o0000000002d5b9b8, o0000000002d40088, C4<>;
L_000000000302bca0 .functor MUXZ 1, o0000000002d5b9e8, v0000000002da1290_0, L_000000000302d1e0, C4<>;
L_000000000302b2a0 .functor MUXZ 1, L_000000000302bca0, o0000000002d5baa8, o0000000002d40088, C4<>;
S_0000000002dc13c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc3940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002da09d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da0430_0 .net "d", 0 0, L_000000000302bde0;  alias, 1 drivers
v0000000002da0d90_0 .net "q", 0 0, v0000000002da1290_0;  alias, 1 drivers
v0000000002da0e30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da1290_0 .var "state", 0 0;
v0000000002da0f70_0 .net "wen", 0 0, L_000000000302d3c0;  alias, 1 drivers
S_0000000002dc3f40 .scope module, "R14" "Register" 2 137, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002dee6e0_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002dee3c0_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002deeaa0_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002deeb40_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  1 drivers
v0000000002defc20_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  1 drivers
v0000000002defcc0_0 .net "WriteReg", 0 0, L_000000000302f3a0;  1 drivers
v0000000002df04e0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df06c0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302d320 .part o0000000002d449d8, 0, 1;
L_000000000302d780 .part o0000000002d449d8, 1, 1;
L_000000000302d820 .part o0000000002d449d8, 2, 1;
L_000000000302de60 .part o0000000002d449d8, 3, 1;
L_000000000302ddc0 .part o0000000002d449d8, 4, 1;
L_000000000302cce0 .part o0000000002d449d8, 5, 1;
L_000000000302e900 .part o0000000002d449d8, 6, 1;
L_000000000302f1c0 .part o0000000002d449d8, 7, 1;
L_0000000003031240 .part o0000000002d449d8, 8, 1;
L_000000000302f940 .part o0000000002d449d8, 9, 1;
L_000000000302ff80 .part o0000000002d449d8, 10, 1;
L_000000000302fc60 .part o0000000002d449d8, 11, 1;
L_0000000003031560 .part o0000000002d449d8, 12, 1;
L_0000000003030840 .part o0000000002d449d8, 13, 1;
L_00000000030303e0 .part o0000000002d449d8, 14, 1;
L_0000000003031600 .part o0000000002d449d8, 15, 1;
p0000000002d5bf88 .port I0000000002ce9000, L_000000000302ee00;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002d5bf88;
p0000000002d5bfb8 .port I0000000002ce8900, L_000000000302e860;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002d5bfb8;
p0000000002d5c468 .port I0000000002ce9000, L_000000000302ca60;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002d5c468;
p0000000002d5c498 .port I0000000002ce8900, L_000000000302c9c0;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002d5c498;
p0000000002d5e3e8 .port I0000000002ce9000, L_000000000302dbe0;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002d5e3e8;
p0000000002d5e418 .port I0000000002ce8900, L_000000000302dd20;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002d5e418;
p0000000002d5e868 .port I0000000002ce9000, L_000000000302ed60;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002d5e868;
p0000000002d5e898 .port I0000000002ce8900, L_000000000302cb00;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002d5e898;
p0000000002d5ece8 .port I0000000002ce9000, L_000000000302ef40;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002d5ece8;
p0000000002d5ed18 .port I0000000002ce8900, L_000000000302daa0;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002d5ed18;
p0000000002d5f168 .port I0000000002ce9000, L_000000000302e0e0;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002d5f168;
p0000000002d5f198 .port I0000000002ce8900, L_000000000302cc40;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002d5f198;
p0000000002d5f5e8 .port I0000000002ce9000, L_000000000302e360;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002d5f5e8;
p0000000002d5f618 .port I0000000002ce8900, L_000000000302e4a0;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002d5f618;
p0000000002d5fa68 .port I0000000002ce9000, L_000000000302e9a0;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002d5fa68;
p0000000002d5fa98 .port I0000000002ce8900, L_00000000030314c0;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002d5fa98;
p0000000002d5fee8 .port I0000000002ce9000, L_000000000302fe40;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002d5fee8;
p0000000002d5ff18 .port I0000000002ce8900, L_00000000030307a0;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002d5ff18;
p0000000002d60368 .port I0000000002ce9000, L_000000000302f260;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002d60368;
p0000000002d60398 .port I0000000002ce8900, L_000000000302f300;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002d60398;
p0000000002d5c8e8 .port I0000000002ce9000, L_0000000003030de0;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002d5c8e8;
p0000000002d5c918 .port I0000000002ce8900, L_000000000302f8a0;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002d5c918;
p0000000002d5cd68 .port I0000000002ce9000, L_0000000003030480;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002d5cd68;
p0000000002d5cd98 .port I0000000002ce8900, L_0000000003030520;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002d5cd98;
p0000000002d5d1e8 .port I0000000002ce9000, L_0000000003030f20;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002d5d1e8;
p0000000002d5d218 .port I0000000002ce8900, L_00000000030316a0;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002d5d218;
p0000000002d5d668 .port I0000000002ce9000, L_0000000003030660;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002d5d668;
p0000000002d5d698 .port I0000000002ce8900, L_000000000302fa80;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002d5d698;
p0000000002d5dae8 .port I0000000002ce9000, L_000000000302fbc0;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002d5dae8;
p0000000002d5db18 .port I0000000002ce8900, L_0000000003030160;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002d5db18;
p0000000002d5df68 .port I0000000002ce9000, L_0000000003031380;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002d5df68;
p0000000002d5df98 .port I0000000002ce8900, L_0000000003031740;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002d5df98;
S_0000000002dc1cc0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da31d0_0 .net8 "Bitline1", 0 0, p0000000002d5bf88;  1 drivers, strength-aware
v0000000002da36d0_0 .net8 "Bitline2", 0 0, p0000000002d5bfb8;  1 drivers, strength-aware
v0000000002da3270_0 .net "D", 0 0, L_000000000302d320;  1 drivers
v0000000002da2370_0 .net "Q", 0 0, v0000000002da22d0_0;  1 drivers
v0000000002da2410_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002da29b0_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002da2a50_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5c048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da34f0_0 name=_s0
o0000000002d5c078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da24b0_0 name=_s10
v0000000002da33b0_0 .net *"_s12", 0 0, L_000000000302eae0;  1 drivers
o0000000002d5c0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da3f90_0 name=_s2
v0000000002da3450_0 .net *"_s4", 0 0, L_000000000302e680;  1 drivers
o0000000002d5c138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da25f0_0 name=_s8
v0000000002da4030_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da2ff0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302e680 .functor MUXZ 1, o0000000002d5c0d8, v0000000002da22d0_0, L_0000000003030ca0, C4<>;
L_000000000302ee00 .functor MUXZ 1, L_000000000302e680, o0000000002d5c048, o0000000002d40088, C4<>;
L_000000000302eae0 .functor MUXZ 1, o0000000002d5c078, v0000000002da22d0_0, L_00000000030300c0, C4<>;
L_000000000302e860 .functor MUXZ 1, L_000000000302eae0, o0000000002d5c138, o0000000002d40088, C4<>;
S_0000000002dc1240 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc1cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002da3130_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da3e50_0 .net "d", 0 0, L_000000000302d320;  alias, 1 drivers
v0000000002da2230_0 .net "q", 0 0, v0000000002da22d0_0;  alias, 1 drivers
v0000000002da4530_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da22d0_0 .var "state", 0 0;
v0000000002da2190_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc10c0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da2870_0 .net8 "Bitline1", 0 0, p0000000002d5c468;  1 drivers, strength-aware
v0000000002da2910_0 .net8 "Bitline2", 0 0, p0000000002d5c498;  1 drivers, strength-aware
v0000000002da2b90_0 .net "D", 0 0, L_000000000302d780;  1 drivers
v0000000002da45d0_0 .net "Q", 0 0, v0000000002da4170_0;  1 drivers
v0000000002da4210_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002da2cd0_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002da4670_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5c4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da2c30_0 name=_s0
o0000000002d5c4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da39f0_0 name=_s10
v0000000002da3590_0 .net *"_s12", 0 0, L_000000000302d6e0;  1 drivers
o0000000002d5c558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da4490_0 name=_s2
v0000000002da2d70_0 .net *"_s4", 0 0, L_000000000302f120;  1 drivers
o0000000002d5c5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da2eb0_0 name=_s8
v0000000002da3310_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da3630_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302f120 .functor MUXZ 1, o0000000002d5c558, v0000000002da4170_0, L_0000000003030ca0, C4<>;
L_000000000302ca60 .functor MUXZ 1, L_000000000302f120, o0000000002d5c4c8, o0000000002d40088, C4<>;
L_000000000302d6e0 .functor MUXZ 1, o0000000002d5c4f8, v0000000002da4170_0, L_00000000030300c0, C4<>;
L_000000000302c9c0 .functor MUXZ 1, L_000000000302d6e0, o0000000002d5c5b8, o0000000002d40088, C4<>;
S_0000000002dc2a40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc10c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002da38b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da3950_0 .net "d", 0 0, L_000000000302d780;  alias, 1 drivers
v0000000002da3090_0 .net "q", 0 0, v0000000002da4170_0;  alias, 1 drivers
v0000000002da2f50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da4170_0 .var "state", 0 0;
v0000000002da2690_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc1840 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da3c70_0 .net8 "Bitline1", 0 0, p0000000002d5c8e8;  1 drivers, strength-aware
v0000000002da3d10_0 .net8 "Bitline2", 0 0, p0000000002d5c918;  1 drivers, strength-aware
v0000000002da3db0_0 .net "D", 0 0, L_000000000302ff80;  1 drivers
v0000000002da47b0_0 .net "Q", 0 0, v0000000002da4710_0;  1 drivers
v0000000002da4350_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002da43f0_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002da4850_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5c948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da4a30_0 name=_s0
o0000000002d5c978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da48f0_0 name=_s10
v0000000002da5250_0 .net *"_s12", 0 0, L_00000000030305c0;  1 drivers
o0000000002d5c9d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da61f0_0 name=_s2
v0000000002da57f0_0 .net *"_s4", 0 0, L_000000000302fb20;  1 drivers
o0000000002d5ca38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da5a70_0 name=_s8
v0000000002da4d50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da4ad0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302fb20 .functor MUXZ 1, o0000000002d5c9d8, v0000000002da4710_0, L_0000000003030ca0, C4<>;
L_0000000003030de0 .functor MUXZ 1, L_000000000302fb20, o0000000002d5c948, o0000000002d40088, C4<>;
L_00000000030305c0 .functor MUXZ 1, o0000000002d5c978, v0000000002da4710_0, L_00000000030300c0, C4<>;
L_000000000302f8a0 .functor MUXZ 1, L_00000000030305c0, o0000000002d5ca38, o0000000002d40088, C4<>;
S_0000000002dc3040 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc1840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002da3a90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da3b30_0 .net "d", 0 0, L_000000000302ff80;  alias, 1 drivers
v0000000002da3bd0_0 .net "q", 0 0, v0000000002da4710_0;  alias, 1 drivers
v0000000002da42b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da4710_0 .var "state", 0 0;
v0000000002da40d0_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc2bc0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da6a10_0 .net8 "Bitline1", 0 0, p0000000002d5cd68;  1 drivers, strength-aware
v0000000002da6c90_0 .net8 "Bitline2", 0 0, p0000000002d5cd98;  1 drivers, strength-aware
v0000000002da6970_0 .net "D", 0 0, L_000000000302fc60;  1 drivers
v0000000002da5070_0 .net "Q", 0 0, v0000000002da6ab0_0;  1 drivers
v0000000002da5bb0_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002da4fd0_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002da4c10_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5cdc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da4b70_0 name=_s0
o0000000002d5cdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da5930_0 name=_s10
v0000000002da6290_0 .net *"_s12", 0 0, L_0000000003030a20;  1 drivers
o0000000002d5ce58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da6f10_0 name=_s2
v0000000002da4cb0_0 .net *"_s4", 0 0, L_0000000003030200;  1 drivers
o0000000002d5ceb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da5c50_0 name=_s8
v0000000002da6010_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da4df0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003030200 .functor MUXZ 1, o0000000002d5ce58, v0000000002da6ab0_0, L_0000000003030ca0, C4<>;
L_0000000003030480 .functor MUXZ 1, L_0000000003030200, o0000000002d5cdc8, o0000000002d40088, C4<>;
L_0000000003030a20 .functor MUXZ 1, o0000000002d5cdf8, v0000000002da6ab0_0, L_00000000030300c0, C4<>;
L_0000000003030520 .functor MUXZ 1, L_0000000003030a20, o0000000002d5ceb8, o0000000002d40088, C4<>;
S_0000000002dc3340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc2bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002da5570_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da6150_0 .net "d", 0 0, L_000000000302fc60;  alias, 1 drivers
v0000000002da4990_0 .net "q", 0 0, v0000000002da6ab0_0;  alias, 1 drivers
v0000000002da5890_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da6ab0_0 .var "state", 0 0;
v0000000002da4e90_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc1e40 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da6e70_0 .net8 "Bitline1", 0 0, p0000000002d5d1e8;  1 drivers, strength-aware
v0000000002da6470_0 .net8 "Bitline2", 0 0, p0000000002d5d218;  1 drivers, strength-aware
v0000000002da5f70_0 .net "D", 0 0, L_0000000003031560;  1 drivers
v0000000002da6b50_0 .net "Q", 0 0, v0000000002da5110_0;  1 drivers
v0000000002da6d30_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002da52f0_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002da6510_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5d248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da51b0_0 name=_s0
o0000000002d5d278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da5b10_0 name=_s10
v0000000002da6fb0_0 .net *"_s12", 0 0, L_0000000003031100;  1 drivers
o0000000002d5d2d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da5cf0_0 name=_s2
v0000000002da7050_0 .net *"_s4", 0 0, L_000000000302f9e0;  1 drivers
o0000000002d5d338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da65b0_0 name=_s8
v0000000002da59d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da5390_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302f9e0 .functor MUXZ 1, o0000000002d5d2d8, v0000000002da5110_0, L_0000000003030ca0, C4<>;
L_0000000003030f20 .functor MUXZ 1, L_000000000302f9e0, o0000000002d5d248, o0000000002d40088, C4<>;
L_0000000003031100 .functor MUXZ 1, o0000000002d5d278, v0000000002da5110_0, L_00000000030300c0, C4<>;
L_00000000030316a0 .functor MUXZ 1, L_0000000003031100, o0000000002d5d338, o0000000002d40088, C4<>;
S_0000000002dc1fc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc1e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002da6bf0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da4f30_0 .net "d", 0 0, L_0000000003031560;  alias, 1 drivers
v0000000002da6650_0 .net "q", 0 0, v0000000002da5110_0;  alias, 1 drivers
v0000000002da56b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da5110_0 .var "state", 0 0;
v0000000002da6dd0_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc2140 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da5ed0_0 .net8 "Bitline1", 0 0, p0000000002d5d668;  1 drivers, strength-aware
v0000000002da60b0_0 .net8 "Bitline2", 0 0, p0000000002d5d698;  1 drivers, strength-aware
v0000000002da6330_0 .net "D", 0 0, L_0000000003030840;  1 drivers
v0000000002da63d0_0 .net "Q", 0 0, v0000000002da5610_0;  1 drivers
v0000000002da66f0_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002da6790_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002da6830_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5d6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da68d0_0 name=_s0
o0000000002d5d6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da8db0_0 name=_s10
v0000000002da97b0_0 .net *"_s12", 0 0, L_000000000302fee0;  1 drivers
o0000000002d5d758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da7550_0 name=_s2
v0000000002da9530_0 .net *"_s4", 0 0, L_000000000302fd00;  1 drivers
o0000000002d5d7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da8b30_0 name=_s8
v0000000002da8ef0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da8310_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302fd00 .functor MUXZ 1, o0000000002d5d758, v0000000002da5610_0, L_0000000003030ca0, C4<>;
L_0000000003030660 .functor MUXZ 1, L_000000000302fd00, o0000000002d5d6c8, o0000000002d40088, C4<>;
L_000000000302fee0 .functor MUXZ 1, o0000000002d5d6f8, v0000000002da5610_0, L_00000000030300c0, C4<>;
L_000000000302fa80 .functor MUXZ 1, L_000000000302fee0, o0000000002d5d7b8, o0000000002d40088, C4<>;
S_0000000002dc3dc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc2140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002da5430_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da54d0_0 .net "d", 0 0, L_0000000003030840;  alias, 1 drivers
v0000000002da5750_0 .net "q", 0 0, v0000000002da5610_0;  alias, 1 drivers
v0000000002da5d90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da5610_0 .var "state", 0 0;
v0000000002da5e30_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc19c0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da7e10_0 .net8 "Bitline1", 0 0, p0000000002d5dae8;  1 drivers, strength-aware
v0000000002da72d0_0 .net8 "Bitline2", 0 0, p0000000002d5db18;  1 drivers, strength-aware
v0000000002da70f0_0 .net "D", 0 0, L_00000000030303e0;  1 drivers
v0000000002da8d10_0 .net "Q", 0 0, v0000000002da8e50_0;  1 drivers
v0000000002da89f0_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002da8a90_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002da8130_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5db48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da7410_0 name=_s0
o0000000002d5db78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da9170_0 name=_s10
v0000000002da75f0_0 .net *"_s12", 0 0, L_00000000030317e0;  1 drivers
o0000000002d5dbd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da74b0_0 name=_s2
v0000000002da9210_0 .net *"_s4", 0 0, L_00000000030312e0;  1 drivers
o0000000002d5dc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da7910_0 name=_s8
v0000000002da8950_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da77d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_00000000030312e0 .functor MUXZ 1, o0000000002d5dbd8, v0000000002da8e50_0, L_0000000003030ca0, C4<>;
L_000000000302fbc0 .functor MUXZ 1, L_00000000030312e0, o0000000002d5db48, o0000000002d40088, C4<>;
L_00000000030317e0 .functor MUXZ 1, o0000000002d5db78, v0000000002da8e50_0, L_00000000030300c0, C4<>;
L_0000000003030160 .functor MUXZ 1, L_00000000030317e0, o0000000002d5dc38, o0000000002d40088, C4<>;
S_0000000002dc34c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc19c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002da7370_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da9030_0 .net "d", 0 0, L_00000000030303e0;  alias, 1 drivers
v0000000002da7b90_0 .net "q", 0 0, v0000000002da8e50_0;  alias, 1 drivers
v0000000002da7230_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da8e50_0 .var "state", 0 0;
v0000000002da7870_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc3640 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da7c30_0 .net8 "Bitline1", 0 0, p0000000002d5df68;  1 drivers, strength-aware
v0000000002da8c70_0 .net8 "Bitline2", 0 0, p0000000002d5df98;  1 drivers, strength-aware
v0000000002da7190_0 .net "D", 0 0, L_0000000003031600;  1 drivers
v0000000002da8f90_0 .net "Q", 0 0, v0000000002da7ff0_0;  1 drivers
v0000000002da9350_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002da7730_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002da8bd0_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5dfc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da90d0_0 name=_s0
o0000000002d5dff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da92b0_0 name=_s10
v0000000002da8450_0 .net *"_s12", 0 0, L_000000000302f580;  1 drivers
o0000000002d5e058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da7f50_0 name=_s2
v0000000002da7cd0_0 .net *"_s4", 0 0, L_0000000003030020;  1 drivers
o0000000002d5e0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da84f0_0 name=_s8
v0000000002da9490_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da93f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003030020 .functor MUXZ 1, o0000000002d5e058, v0000000002da7ff0_0, L_0000000003030ca0, C4<>;
L_0000000003031380 .functor MUXZ 1, L_0000000003030020, o0000000002d5dfc8, o0000000002d40088, C4<>;
L_000000000302f580 .functor MUXZ 1, o0000000002d5dff8, v0000000002da7ff0_0, L_00000000030300c0, C4<>;
L_0000000003031740 .functor MUXZ 1, L_000000000302f580, o0000000002d5e0b8, o0000000002d40088, C4<>;
S_0000000002dc1540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc3640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002da95d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da8810_0 .net "d", 0 0, L_0000000003031600;  alias, 1 drivers
v0000000002da8270_0 .net "q", 0 0, v0000000002da7ff0_0;  alias, 1 drivers
v0000000002da8770_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da7ff0_0 .var "state", 0 0;
v0000000002da7690_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc3ac0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da7af0_0 .net8 "Bitline1", 0 0, p0000000002d5e3e8;  1 drivers, strength-aware
v0000000002da7d70_0 .net8 "Bitline2", 0 0, p0000000002d5e418;  1 drivers, strength-aware
v0000000002da8090_0 .net "D", 0 0, L_000000000302d820;  1 drivers
v0000000002da81d0_0 .net "Q", 0 0, v0000000002da7eb0_0;  1 drivers
v0000000002da83b0_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002da8590_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002da8630_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5e448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da86d0_0 name=_s0
o0000000002d5e478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da88b0_0 name=_s10
v0000000002daaa70_0 .net *"_s12", 0 0, L_000000000302dc80;  1 drivers
o0000000002d5e4d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dab790_0 name=_s2
v0000000002dab830_0 .net *"_s4", 0 0, L_000000000302d8c0;  1 drivers
o0000000002d5e538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002daa390_0 name=_s8
v0000000002dab290_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dab970_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302d8c0 .functor MUXZ 1, o0000000002d5e4d8, v0000000002da7eb0_0, L_0000000003030ca0, C4<>;
L_000000000302dbe0 .functor MUXZ 1, L_000000000302d8c0, o0000000002d5e448, o0000000002d40088, C4<>;
L_000000000302dc80 .functor MUXZ 1, o0000000002d5e478, v0000000002da7eb0_0, L_00000000030300c0, C4<>;
L_000000000302dd20 .functor MUXZ 1, L_000000000302dc80, o0000000002d5e538, o0000000002d40088, C4<>;
S_0000000002dc3c40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc3ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002da79b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da9710_0 .net "d", 0 0, L_000000000302d820;  alias, 1 drivers
v0000000002da7a50_0 .net "q", 0 0, v0000000002da7eb0_0;  alias, 1 drivers
v0000000002da9670_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da7eb0_0 .var "state", 0 0;
v0000000002da9850_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc16c0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002da9df0_0 .net8 "Bitline1", 0 0, p0000000002d5e868;  1 drivers, strength-aware
v0000000002dab6f0_0 .net8 "Bitline2", 0 0, p0000000002d5e898;  1 drivers, strength-aware
v0000000002dab8d0_0 .net "D", 0 0, L_000000000302de60;  1 drivers
v0000000002daa430_0 .net "Q", 0 0, v0000000002da9d50_0;  1 drivers
v0000000002daa4d0_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002dab5b0_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002da98f0_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5e8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002daa1b0_0 name=_s0
o0000000002d5e8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002daa070_0 name=_s10
v0000000002da9a30_0 .net *"_s12", 0 0, L_000000000302eea0;  1 drivers
o0000000002d5e958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dabd30_0 name=_s2
v0000000002da9ad0_0 .net *"_s4", 0 0, L_000000000302ce20;  1 drivers
o0000000002d5e9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002daa110_0 name=_s8
v0000000002dab1f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da9cb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302ce20 .functor MUXZ 1, o0000000002d5e958, v0000000002da9d50_0, L_0000000003030ca0, C4<>;
L_000000000302ed60 .functor MUXZ 1, L_000000000302ce20, o0000000002d5e8c8, o0000000002d40088, C4<>;
L_000000000302eea0 .functor MUXZ 1, o0000000002d5e8f8, v0000000002da9d50_0, L_00000000030300c0, C4<>;
L_000000000302cb00 .functor MUXZ 1, L_000000000302eea0, o0000000002d5e9b8, o0000000002d40088, C4<>;
S_0000000002dc4b40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc16c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dab330_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002da9f30_0 .net "d", 0 0, L_000000000302de60;  alias, 1 drivers
v0000000002daaf70_0 .net "q", 0 0, v0000000002da9d50_0;  alias, 1 drivers
v0000000002daba10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da9d50_0 .var "state", 0 0;
v0000000002dab010_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc22c0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dab650_0 .net8 "Bitline1", 0 0, p0000000002d5ece8;  1 drivers, strength-aware
v0000000002dabab0_0 .net8 "Bitline2", 0 0, p0000000002d5ed18;  1 drivers, strength-aware
v0000000002daabb0_0 .net "D", 0 0, L_000000000302ddc0;  1 drivers
v0000000002dabb50_0 .net "Q", 0 0, v0000000002da9b70_0;  1 drivers
v0000000002daa570_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002dab150_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002da9fd0_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5ed48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002da9c10_0 name=_s0
o0000000002d5ed78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dabbf0_0 name=_s10
v0000000002dabc90_0 .net *"_s12", 0 0, L_000000000302d960;  1 drivers
o0000000002d5edd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dabdd0_0 name=_s2
v0000000002dabf10_0 .net *"_s4", 0 0, L_000000000302cf60;  1 drivers
o0000000002d5ee38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dabe70_0 name=_s8
v0000000002daa610_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dab0b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302cf60 .functor MUXZ 1, o0000000002d5edd8, v0000000002da9b70_0, L_0000000003030ca0, C4<>;
L_000000000302ef40 .functor MUXZ 1, L_000000000302cf60, o0000000002d5ed48, o0000000002d40088, C4<>;
L_000000000302d960 .functor MUXZ 1, o0000000002d5ed78, v0000000002da9b70_0, L_00000000030300c0, C4<>;
L_000000000302daa0 .functor MUXZ 1, L_000000000302d960, o0000000002d5ee38, o0000000002d40088, C4<>;
S_0000000002dc43c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc22c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002daa250_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dab3d0_0 .net "d", 0 0, L_000000000302ddc0;  alias, 1 drivers
v0000000002dab470_0 .net "q", 0 0, v0000000002da9b70_0;  alias, 1 drivers
v0000000002da9e90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002da9b70_0 .var "state", 0 0;
v0000000002dab510_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc2440 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002daa7f0_0 .net8 "Bitline1", 0 0, p0000000002d5f168;  1 drivers, strength-aware
v0000000002daa890_0 .net8 "Bitline2", 0 0, p0000000002d5f198;  1 drivers, strength-aware
v0000000002daa930_0 .net "D", 0 0, L_000000000302cce0;  1 drivers
v0000000002daad90_0 .net "Q", 0 0, v0000000002dac050_0;  1 drivers
v0000000002daa9d0_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002daab10_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002daac50_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5f1c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002daacf0_0 name=_s0
o0000000002d5f1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002daae30_0 name=_s10
v0000000002daaed0_0 .net *"_s12", 0 0, L_000000000302e180;  1 drivers
o0000000002d5f258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dece80_0 name=_s2
v0000000002debe40_0 .net *"_s4", 0 0, L_000000000302cba0;  1 drivers
o0000000002d5f2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002debbc0_0 name=_s8
v0000000002dedf60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002decde0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302cba0 .functor MUXZ 1, o0000000002d5f258, v0000000002dac050_0, L_0000000003030ca0, C4<>;
L_000000000302e0e0 .functor MUXZ 1, L_000000000302cba0, o0000000002d5f1c8, o0000000002d40088, C4<>;
L_000000000302e180 .functor MUXZ 1, o0000000002d5f1f8, v0000000002dac050_0, L_00000000030300c0, C4<>;
L_000000000302cc40 .functor MUXZ 1, L_000000000302e180, o0000000002d5f2b8, o0000000002d40088, C4<>;
S_0000000002dc25c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc2440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002daa2f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dabfb0_0 .net "d", 0 0, L_000000000302cce0;  alias, 1 drivers
v0000000002daa6b0_0 .net "q", 0 0, v0000000002dac050_0;  alias, 1 drivers
v0000000002daa750_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dac050_0 .var "state", 0 0;
v0000000002da9990_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc4840 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dedec0_0 .net8 "Bitline1", 0 0, p0000000002d5f5e8;  1 drivers, strength-aware
v0000000002ded560_0 .net8 "Bitline2", 0 0, p0000000002d5f618;  1 drivers, strength-aware
v0000000002ded7e0_0 .net "D", 0 0, L_000000000302e900;  1 drivers
v0000000002ded880_0 .net "Q", 0 0, v0000000002dec3e0_0;  1 drivers
v0000000002decac0_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002ded2e0_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002deda60_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5f648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002debf80_0 name=_s0
o0000000002d5f678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dec160_0 name=_s10
v0000000002deb940_0 .net *"_s12", 0 0, L_000000000302efe0;  1 drivers
o0000000002d5f6d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dee0a0_0 name=_s2
v0000000002ded920_0 .net *"_s4", 0 0, L_000000000302e2c0;  1 drivers
o0000000002d5f738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002deb9e0_0 name=_s8
v0000000002dec2a0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dec020_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302e2c0 .functor MUXZ 1, o0000000002d5f6d8, v0000000002dec3e0_0, L_0000000003030ca0, C4<>;
L_000000000302e360 .functor MUXZ 1, L_000000000302e2c0, o0000000002d5f648, o0000000002d40088, C4<>;
L_000000000302efe0 .functor MUXZ 1, o0000000002d5f678, v0000000002dec3e0_0, L_00000000030300c0, C4<>;
L_000000000302e4a0 .functor MUXZ 1, L_000000000302efe0, o0000000002d5f738, o0000000002d40088, C4<>;
S_0000000002dc4e40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc4840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002debee0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ded9c0_0 .net "d", 0 0, L_000000000302e900;  alias, 1 drivers
v0000000002dee000_0 .net "q", 0 0, v0000000002dec3e0_0;  alias, 1 drivers
v0000000002dec840_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dec3e0_0 .var "state", 0 0;
v0000000002dec200_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc40c0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dec660_0 .net8 "Bitline1", 0 0, p0000000002d5fa68;  1 drivers, strength-aware
v0000000002decca0_0 .net8 "Bitline2", 0 0, p0000000002d5fa98;  1 drivers, strength-aware
v0000000002dedc40_0 .net "D", 0 0, L_000000000302f1c0;  1 drivers
v0000000002dec0c0_0 .net "Q", 0 0, v0000000002dec5c0_0;  1 drivers
v0000000002ded600_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002ded240_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002debd00_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5fac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ded380_0 name=_s0
o0000000002d5faf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dec8e0_0 name=_s10
v0000000002deca20_0 .net *"_s12", 0 0, L_000000000302f760;  1 drivers
o0000000002d5fb58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002debb20_0 name=_s2
v0000000002ded420_0 .net *"_s4", 0 0, L_000000000302f080;  1 drivers
o0000000002d5fbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ded4c0_0 name=_s8
v0000000002ded6a0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ded740_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302f080 .functor MUXZ 1, o0000000002d5fb58, v0000000002dec5c0_0, L_0000000003030ca0, C4<>;
L_000000000302e9a0 .functor MUXZ 1, L_000000000302f080, o0000000002d5fac8, o0000000002d40088, C4<>;
L_000000000302f760 .functor MUXZ 1, o0000000002d5faf8, v0000000002dec5c0_0, L_00000000030300c0, C4<>;
L_00000000030314c0 .functor MUXZ 1, L_000000000302f760, o0000000002d5fbb8, o0000000002d40088, C4<>;
S_0000000002dc2740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc40c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dec340_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002debc60_0 .net "d", 0 0, L_000000000302f1c0;  alias, 1 drivers
v0000000002dec480_0 .net "q", 0 0, v0000000002dec5c0_0;  alias, 1 drivers
v0000000002dec520_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dec5c0_0 .var "state", 0 0;
v0000000002deba80_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc28c0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ded1a0_0 .net8 "Bitline1", 0 0, p0000000002d5fee8;  1 drivers, strength-aware
v0000000002debda0_0 .net8 "Bitline2", 0 0, p0000000002d5ff18;  1 drivers, strength-aware
v0000000002dedd80_0 .net "D", 0 0, L_0000000003031240;  1 drivers
v0000000002decb60_0 .net "Q", 0 0, v0000000002dec7a0_0;  1 drivers
v0000000002decc00_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002decd40_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002decf20_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d5ff48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002decfc0_0 name=_s0
o0000000002d5ff78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ded060_0 name=_s10
v0000000002ded100_0 .net *"_s12", 0 0, L_0000000003030700;  1 drivers
o0000000002d5ffd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dede20_0 name=_s2
v0000000002deffe0_0 .net *"_s4", 0 0, L_0000000003030ac0;  1 drivers
o0000000002d60038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002deebe0_0 name=_s8
v0000000002defae0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df01c0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003030ac0 .functor MUXZ 1, o0000000002d5ffd8, v0000000002dec7a0_0, L_0000000003030ca0, C4<>;
L_000000000302fe40 .functor MUXZ 1, L_0000000003030ac0, o0000000002d5ff48, o0000000002d40088, C4<>;
L_0000000003030700 .functor MUXZ 1, o0000000002d5ff78, v0000000002dec7a0_0, L_00000000030300c0, C4<>;
L_00000000030307a0 .functor MUXZ 1, L_0000000003030700, o0000000002d60038, o0000000002d40088, C4<>;
S_0000000002dc2d40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc28c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dec980_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dedb00_0 .net "d", 0 0, L_0000000003031240;  alias, 1 drivers
v0000000002dedba0_0 .net "q", 0 0, v0000000002dec7a0_0;  alias, 1 drivers
v0000000002dec700_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dec7a0_0 .var "state", 0 0;
v0000000002dedce0_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc1b40 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002dc3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dee640_0 .net8 "Bitline1", 0 0, p0000000002d60368;  1 drivers, strength-aware
v0000000002deff40_0 .net8 "Bitline2", 0 0, p0000000002d60398;  1 drivers, strength-aware
v0000000002df0080_0 .net "D", 0 0, L_000000000302f940;  1 drivers
v0000000002deec80_0 .net "Q", 0 0, v0000000002dee5a0_0;  1 drivers
v0000000002deed20_0 .net "ReadEnable1", 0 0, L_0000000003030ca0;  alias, 1 drivers
v0000000002defe00_0 .net "ReadEnable2", 0 0, L_00000000030300c0;  alias, 1 drivers
v0000000002dee140_0 .net "WriteEnable", 0 0, L_000000000302f3a0;  alias, 1 drivers
o0000000002d603c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002deea00_0 name=_s0
o0000000002d603f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dee8c0_0 name=_s10
v0000000002dee280_0 .net *"_s12", 0 0, L_000000000302fda0;  1 drivers
o0000000002d60458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df0580_0 name=_s2
v0000000002dee320_0 .net *"_s4", 0 0, L_0000000003031920;  1 drivers
o0000000002d604b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dee960_0 name=_s8
v0000000002defa40_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dee500_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003031920 .functor MUXZ 1, o0000000002d60458, v0000000002dee5a0_0, L_0000000003030ca0, C4<>;
L_000000000302f260 .functor MUXZ 1, L_0000000003031920, o0000000002d603c8, o0000000002d40088, C4<>;
L_000000000302fda0 .functor MUXZ 1, o0000000002d603f8, v0000000002dee5a0_0, L_00000000030300c0, C4<>;
L_000000000302f300 .functor MUXZ 1, L_000000000302fda0, o0000000002d604b8, o0000000002d40088, C4<>;
S_0000000002dc31c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc1b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002defb80_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dee780_0 .net "d", 0 0, L_000000000302f940;  alias, 1 drivers
v0000000002def7c0_0 .net "q", 0 0, v0000000002dee5a0_0;  alias, 1 drivers
v0000000002df0260_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dee5a0_0 .var "state", 0 0;
v0000000002def860_0 .net "wen", 0 0, L_000000000302f3a0;  alias, 1 drivers
S_0000000002dc46c0 .scope module, "R15" "Register" 2 146, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002ddb900_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002ddec40_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002ddcd00_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002ddce40_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  1 drivers
v0000000002dde060_0 .net "ReadEnable2", 0 0, L_0000000003035200;  1 drivers
v0000000002dddc00_0 .net "WriteReg", 0 0, L_0000000003031ba0;  1 drivers
v0000000002ddea60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ddece0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302f620 .part o0000000002d449d8, 0, 1;
L_000000000302f6c0 .part o0000000002d449d8, 1, 1;
L_0000000003030e80 .part o0000000002d449d8, 2, 1;
L_0000000003032c80 .part o0000000002d449d8, 3, 1;
L_0000000003033040 .part o0000000002d449d8, 4, 1;
L_00000000030332c0 .part o0000000002d449d8, 5, 1;
L_0000000003033220 .part o0000000002d449d8, 6, 1;
L_0000000003031f60 .part o0000000002d449d8, 7, 1;
L_00000000030337c0 .part o0000000002d449d8, 8, 1;
L_0000000003031ce0 .part o0000000002d449d8, 9, 1;
L_0000000003032d20 .part o0000000002d449d8, 10, 1;
L_0000000003033a40 .part o0000000002d449d8, 11, 1;
L_0000000003032780 .part o0000000002d449d8, 12, 1;
L_0000000003033400 .part o0000000002d449d8, 13, 1;
L_0000000003033860 .part o0000000002d449d8, 14, 1;
L_0000000003033fe0 .part o0000000002d449d8, 15, 1;
p0000000002d60998 .port I0000000002ce9000, L_00000000030302a0;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002d60998;
p0000000002d609c8 .port I0000000002ce8900, L_000000000302f4e0;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002d609c8;
p0000000002d60e78 .port I0000000002ce9000, L_0000000003031880;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002d60e78;
p0000000002d60ea8 .port I0000000002ce8900, L_0000000003030fc0;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002d60ea8;
p0000000002d62df8 .port I0000000002ce9000, L_000000000302f800;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002d62df8;
p0000000002d62e28 .port I0000000002ce8900, L_0000000003030d40;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002d62e28;
p0000000002d63278 .port I0000000002ce9000, L_00000000030311a0;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002d63278;
p0000000002d632a8 .port I0000000002ce8900, L_0000000003033900;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002d632a8;
p0000000002d636f8 .port I0000000002ce9000, L_00000000030328c0;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002d636f8;
p0000000002d63728 .port I0000000002ce8900, L_00000000030320a0;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002d63728;
p0000000002d63b78 .port I0000000002ce9000, L_0000000003033720;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002d63b78;
p0000000002d63ba8 .port I0000000002ce8900, L_00000000030325a0;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002d63ba8;
p0000000002d63ff8 .port I0000000002ce9000, L_0000000003033b80;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002d63ff8;
p0000000002d64028 .port I0000000002ce8900, L_00000000030330e0;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002d64028;
p0000000002d64478 .port I0000000002ce9000, L_0000000003033180;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002d64478;
p0000000002d644a8 .port I0000000002ce8900, L_0000000003031e20;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002d644a8;
p0000000002d648f8 .port I0000000002ce9000, L_00000000030321e0;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002d648f8;
p0000000002d64928 .port I0000000002ce8900, L_0000000003032aa0;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002d64928;
p0000000002d64d78 .port I0000000002ce9000, L_0000000003033d60;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002d64d78;
p0000000002d64da8 .port I0000000002ce8900, L_0000000003032320;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002d64da8;
p0000000002d612f8 .port I0000000002ce9000, L_0000000003031b00;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002d612f8;
p0000000002d61328 .port I0000000002ce8900, L_00000000030319c0;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002d61328;
p0000000002d61778 .port I0000000002ce9000, L_00000000030323c0;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002d61778;
p0000000002d617a8 .port I0000000002ce8900, L_0000000003033e00;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002d617a8;
p0000000002d61bf8 .port I0000000002ce9000, L_0000000003032a00;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002d61bf8;
p0000000002d61c28 .port I0000000002ce8900, L_00000000030326e0;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002d61c28;
p0000000002d62078 .port I0000000002ce9000, L_0000000003032820;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002d62078;
p0000000002d620a8 .port I0000000002ce8900, L_0000000003032e60;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002d620a8;
p0000000002d624f8 .port I0000000002ce9000, L_0000000003031a60;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002d624f8;
p0000000002d62528 .port I0000000002ce8900, L_0000000003033680;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002d62528;
p0000000002d62978 .port I0000000002ce9000, L_0000000003033ae0;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002d62978;
p0000000002d629a8 .port I0000000002ce8900, L_0000000003033ea0;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002d629a8;
S_0000000002dc4240 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dee820_0 .net8 "Bitline1", 0 0, p0000000002d60998;  1 drivers, strength-aware
v0000000002deedc0_0 .net8 "Bitline2", 0 0, p0000000002d609c8;  1 drivers, strength-aware
v0000000002defea0_0 .net "D", 0 0, L_000000000302f620;  1 drivers
v0000000002dee460_0 .net "Q", 0 0, v0000000002def2c0_0;  1 drivers
v0000000002deef00_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002df03a0_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002deefa0_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d60a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df0120_0 name=_s0
o0000000002d60a88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df0300_0 name=_s10
v0000000002def4a0_0 .net *"_s12", 0 0, L_0000000003030340;  1 drivers
o0000000002d60ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002def040_0 name=_s2
v0000000002def0e0_0 .net *"_s4", 0 0, L_000000000302f440;  1 drivers
o0000000002d60b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002def540_0 name=_s8
v0000000002df0760_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df0440_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_000000000302f440 .functor MUXZ 1, o0000000002d60ae8, v0000000002def2c0_0, L_0000000003031c40, C4<>;
L_00000000030302a0 .functor MUXZ 1, L_000000000302f440, o0000000002d60a58, o0000000002d40088, C4<>;
L_0000000003030340 .functor MUXZ 1, o0000000002d60a88, v0000000002def2c0_0, L_0000000003035200, C4<>;
L_000000000302f4e0 .functor MUXZ 1, L_0000000003030340, o0000000002d60b48, o0000000002d40088, C4<>;
S_0000000002dc4540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc4240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dee1e0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df0620_0 .net "d", 0 0, L_000000000302f620;  alias, 1 drivers
v0000000002deee60_0 .net "q", 0 0, v0000000002def2c0_0;  alias, 1 drivers
v0000000002defd60_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002def2c0_0 .var "state", 0 0;
v0000000002def900_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002dc49c0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002def5e0_0 .net8 "Bitline1", 0 0, p0000000002d60e78;  1 drivers, strength-aware
v0000000002def680_0 .net8 "Bitline2", 0 0, p0000000002d60ea8;  1 drivers, strength-aware
v0000000002def720_0 .net "D", 0 0, L_000000000302f6c0;  1 drivers
v0000000002def9a0_0 .net "Q", 0 0, v0000000002def360_0;  1 drivers
v0000000002df2880_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002df13e0_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002df1520_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d60ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df0a80_0 name=_s0
o0000000002d60f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df1200_0 name=_s10
v0000000002df26a0_0 .net *"_s12", 0 0, L_0000000003030980;  1 drivers
o0000000002d60f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df0b20_0 name=_s2
v0000000002df2d80_0 .net *"_s4", 0 0, L_00000000030308e0;  1 drivers
o0000000002d60fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df0bc0_0 name=_s8
v0000000002df1160_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df2560_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_00000000030308e0 .functor MUXZ 1, o0000000002d60f68, v0000000002def360_0, L_0000000003031c40, C4<>;
L_0000000003031880 .functor MUXZ 1, L_00000000030308e0, o0000000002d60ed8, o0000000002d40088, C4<>;
L_0000000003030980 .functor MUXZ 1, o0000000002d60f08, v0000000002def360_0, L_0000000003035200, C4<>;
L_0000000003030fc0 .functor MUXZ 1, L_0000000003030980, o0000000002d60fc8, o0000000002d40088, C4<>;
S_0000000002dc4cc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dc49c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002def180_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df0800_0 .net "d", 0 0, L_000000000302f6c0;  alias, 1 drivers
v0000000002df08a0_0 .net "q", 0 0, v0000000002def360_0;  alias, 1 drivers
v0000000002def220_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002def360_0 .var "state", 0 0;
v0000000002def400_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002e00580 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002df2b00_0 .net8 "Bitline1", 0 0, p0000000002d612f8;  1 drivers, strength-aware
v0000000002df2920_0 .net8 "Bitline2", 0 0, p0000000002d61328;  1 drivers, strength-aware
v0000000002df1480_0 .net "D", 0 0, L_0000000003032d20;  1 drivers
v0000000002df22e0_0 .net "Q", 0 0, v0000000002df27e0_0;  1 drivers
v0000000002df0ee0_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002df12a0_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002df2600_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d61358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df0d00_0 name=_s0
o0000000002d61388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df3000_0 name=_s10
v0000000002df29c0_0 .net *"_s12", 0 0, L_0000000003034120;  1 drivers
o0000000002d613e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df2f60_0 name=_s2
v0000000002df1340_0 .net *"_s4", 0 0, L_0000000003032be0;  1 drivers
o0000000002d61448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df1b60_0 name=_s8
v0000000002df0940_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df2a60_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003032be0 .functor MUXZ 1, o0000000002d613e8, v0000000002df27e0_0, L_0000000003031c40, C4<>;
L_0000000003031b00 .functor MUXZ 1, L_0000000003032be0, o0000000002d61358, o0000000002d40088, C4<>;
L_0000000003034120 .functor MUXZ 1, o0000000002d61388, v0000000002df27e0_0, L_0000000003035200, C4<>;
L_00000000030319c0 .functor MUXZ 1, L_0000000003034120, o0000000002d61448, o0000000002d40088, C4<>;
S_0000000002dfe000 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e00580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002df2240_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df0c60_0 .net "d", 0 0, L_0000000003032d20;  alias, 1 drivers
v0000000002df2ec0_0 .net "q", 0 0, v0000000002df27e0_0;  alias, 1 drivers
v0000000002df1e80_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002df27e0_0 .var "state", 0 0;
v0000000002df1c00_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002dff080 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002df2c40_0 .net8 "Bitline1", 0 0, p0000000002d61778;  1 drivers, strength-aware
v0000000002df09e0_0 .net8 "Bitline2", 0 0, p0000000002d617a8;  1 drivers, strength-aware
v0000000002df2060_0 .net "D", 0 0, L_0000000003033a40;  1 drivers
v0000000002df17a0_0 .net "Q", 0 0, v0000000002df1980_0;  1 drivers
v0000000002df0e40_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002df1f20_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002df2ba0_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d617d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df1ac0_0 name=_s0
o0000000002d61808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df0f80_0 name=_s10
v0000000002df2100_0 .net *"_s12", 0 0, L_0000000003032460;  1 drivers
o0000000002d61868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df2ce0_0 name=_s2
v0000000002df2e20_0 .net *"_s4", 0 0, L_0000000003032640;  1 drivers
o0000000002d618c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df1020_0 name=_s8
v0000000002df1660_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df1ca0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003032640 .functor MUXZ 1, o0000000002d61868, v0000000002df1980_0, L_0000000003031c40, C4<>;
L_00000000030323c0 .functor MUXZ 1, L_0000000003032640, o0000000002d617d8, o0000000002d40088, C4<>;
L_0000000003032460 .functor MUXZ 1, o0000000002d61808, v0000000002df1980_0, L_0000000003035200, C4<>;
L_0000000003033e00 .functor MUXZ 1, L_0000000003032460, o0000000002d618c8, o0000000002d40088, C4<>;
S_0000000002dfff80 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dff080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002df30a0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df15c0_0 .net "d", 0 0, L_0000000003033a40;  alias, 1 drivers
v0000000002df2740_0 .net "q", 0 0, v0000000002df1980_0;  alias, 1 drivers
v0000000002df10c0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002df1980_0 .var "state", 0 0;
v0000000002df0da0_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002dfd100 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002df1de0_0 .net8 "Bitline1", 0 0, p0000000002d61bf8;  1 drivers, strength-aware
v0000000002df1fc0_0 .net8 "Bitline2", 0 0, p0000000002d61c28;  1 drivers, strength-aware
v0000000002df2380_0 .net "D", 0 0, L_0000000003032780;  1 drivers
v0000000002df2420_0 .net "Q", 0 0, v0000000002df21a0_0;  1 drivers
v0000000002df24c0_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002df33c0_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002df4860_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d61c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df3500_0 name=_s0
o0000000002d61c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df3460_0 name=_s10
v0000000002df3320_0 .net *"_s12", 0 0, L_0000000003032dc0;  1 drivers
o0000000002d61ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df35a0_0 name=_s2
v0000000002df4e00_0 .net *"_s4", 0 0, L_0000000003032500;  1 drivers
o0000000002d61d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df4680_0 name=_s8
v0000000002df42c0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df40e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003032500 .functor MUXZ 1, o0000000002d61ce8, v0000000002df21a0_0, L_0000000003031c40, C4<>;
L_0000000003032a00 .functor MUXZ 1, L_0000000003032500, o0000000002d61c58, o0000000002d40088, C4<>;
L_0000000003032dc0 .functor MUXZ 1, o0000000002d61c88, v0000000002df21a0_0, L_0000000003035200, C4<>;
L_00000000030326e0 .functor MUXZ 1, L_0000000003032dc0, o0000000002d61d48, o0000000002d40088, C4<>;
S_0000000002dffb00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfd100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002df1700_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df1840_0 .net "d", 0 0, L_0000000003032780;  alias, 1 drivers
v0000000002df18e0_0 .net "q", 0 0, v0000000002df21a0_0;  alias, 1 drivers
v0000000002df1a20_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002df21a0_0 .var "state", 0 0;
v0000000002df1d40_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002dfdd00 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002df47c0_0 .net8 "Bitline1", 0 0, p0000000002d62078;  1 drivers, strength-aware
v0000000002df4400_0 .net8 "Bitline2", 0 0, p0000000002d620a8;  1 drivers, strength-aware
v0000000002df45e0_0 .net "D", 0 0, L_0000000003033400;  1 drivers
v0000000002df3780_0 .net "Q", 0 0, v0000000002df4180_0;  1 drivers
v0000000002df4ae0_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002df4b80_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002df4f40_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d620d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df3d20_0 name=_s0
o0000000002d62108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df3960_0 name=_s10
v0000000002df3e60_0 .net *"_s12", 0 0, L_0000000003032b40;  1 drivers
o0000000002d62168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df4fe0_0 name=_s2
v0000000002df3140_0 .net *"_s4", 0 0, L_0000000003032000;  1 drivers
o0000000002d621c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df4900_0 name=_s8
v0000000002df49a0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df3820_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003032000 .functor MUXZ 1, o0000000002d62168, v0000000002df4180_0, L_0000000003031c40, C4<>;
L_0000000003032820 .functor MUXZ 1, L_0000000003032000, o0000000002d620d8, o0000000002d40088, C4<>;
L_0000000003032b40 .functor MUXZ 1, o0000000002d62108, v0000000002df4180_0, L_0000000003035200, C4<>;
L_0000000003032e60 .functor MUXZ 1, L_0000000003032b40, o0000000002d621c8, o0000000002d40088, C4<>;
S_0000000002dfe600 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfdd00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002df3dc0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df3640_0 .net "d", 0 0, L_0000000003033400;  alias, 1 drivers
v0000000002df36e0_0 .net "q", 0 0, v0000000002df4180_0;  alias, 1 drivers
v0000000002df4ea0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002df4180_0 .var "state", 0 0;
v0000000002df4c20_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002dfd280 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002df4cc0_0 .net8 "Bitline1", 0 0, p0000000002d624f8;  1 drivers, strength-aware
v0000000002df3f00_0 .net8 "Bitline2", 0 0, p0000000002d62528;  1 drivers, strength-aware
v0000000002df3fa0_0 .net "D", 0 0, L_0000000003033860;  1 drivers
v0000000002df4040_0 .net "Q", 0 0, v0000000002df4540_0;  1 drivers
v0000000002df4d60_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002df31e0_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002df3280_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d62558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df3a00_0 name=_s0
o0000000002d62588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df3aa0_0 name=_s10
v0000000002df3b40_0 .net *"_s12", 0 0, L_00000000030335e0;  1 drivers
o0000000002d625e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df3be0_0 name=_s2
v0000000002df4220_0 .net *"_s4", 0 0, L_00000000030334a0;  1 drivers
o0000000002d62648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002df4360_0 name=_s8
v0000000002dd5820_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd6e00_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_00000000030334a0 .functor MUXZ 1, o0000000002d625e8, v0000000002df4540_0, L_0000000003031c40, C4<>;
L_0000000003031a60 .functor MUXZ 1, L_00000000030334a0, o0000000002d62558, o0000000002d40088, C4<>;
L_00000000030335e0 .functor MUXZ 1, o0000000002d62588, v0000000002df4540_0, L_0000000003035200, C4<>;
L_0000000003033680 .functor MUXZ 1, L_00000000030335e0, o0000000002d62648, o0000000002d40088, C4<>;
S_0000000002dfd400 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfd280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002df44a0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002df3c80_0 .net "d", 0 0, L_0000000003033860;  alias, 1 drivers
v0000000002df4720_0 .net "q", 0 0, v0000000002df4540_0;  alias, 1 drivers
v0000000002df38c0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002df4540_0 .var "state", 0 0;
v0000000002df4a40_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002e00e80 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dd7080_0 .net8 "Bitline1", 0 0, p0000000002d62978;  1 drivers, strength-aware
v0000000002dd5be0_0 .net8 "Bitline2", 0 0, p0000000002d629a8;  1 drivers, strength-aware
v0000000002dd5280_0 .net "D", 0 0, L_0000000003033fe0;  1 drivers
v0000000002dd5a00_0 .net "Q", 0 0, v0000000002dd5b40_0;  1 drivers
v0000000002dd6180_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002dd6ea0_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002dd5500_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d629d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd5c80_0 name=_s0
o0000000002d62a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd64a0_0 name=_s10
v0000000002dd5320_0 .net *"_s12", 0 0, L_0000000003033c20;  1 drivers
o0000000002d62a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd55a0_0 name=_s2
v0000000002dd5960_0 .net *"_s4", 0 0, L_00000000030339a0;  1 drivers
o0000000002d62ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd73a0_0 name=_s8
v0000000002dd6720_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd7260_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_00000000030339a0 .functor MUXZ 1, o0000000002d62a68, v0000000002dd5b40_0, L_0000000003031c40, C4<>;
L_0000000003033ae0 .functor MUXZ 1, L_00000000030339a0, o0000000002d629d8, o0000000002d40088, C4<>;
L_0000000003033c20 .functor MUXZ 1, o0000000002d62a08, v0000000002dd5b40_0, L_0000000003035200, C4<>;
L_0000000003033ea0 .functor MUXZ 1, L_0000000003033c20, o0000000002d62ac8, o0000000002d40088, C4<>;
S_0000000002dfe300 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e00e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dd7120_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd71c0_0 .net "d", 0 0, L_0000000003033fe0;  alias, 1 drivers
v0000000002dd5e60_0 .net "q", 0 0, v0000000002dd5b40_0;  alias, 1 drivers
v0000000002dd5460_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dd5b40_0 .var "state", 0 0;
v0000000002dd65e0_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002dfe480 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dd6f40_0 .net8 "Bitline1", 0 0, p0000000002d62df8;  1 drivers, strength-aware
v0000000002dd7760_0 .net8 "Bitline2", 0 0, p0000000002d62e28;  1 drivers, strength-aware
v0000000002dd7620_0 .net "D", 0 0, L_0000000003030e80;  1 drivers
v0000000002dd5f00_0 .net "Q", 0 0, v0000000002dd5aa0_0;  1 drivers
v0000000002dd5140_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002dd62c0_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002dd67c0_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d62e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd6540_0 name=_s0
o0000000002d62e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd7440_0 name=_s10
v0000000002dd5fa0_0 .net *"_s12", 0 0, L_0000000003030c00;  1 drivers
o0000000002d62ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd6680_0 name=_s2
v0000000002dd5640_0 .net *"_s4", 0 0, L_0000000003030b60;  1 drivers
o0000000002d62f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd74e0_0 name=_s8
v0000000002dd56e0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd5780_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003030b60 .functor MUXZ 1, o0000000002d62ee8, v0000000002dd5aa0_0, L_0000000003031c40, C4<>;
L_000000000302f800 .functor MUXZ 1, L_0000000003030b60, o0000000002d62e58, o0000000002d40088, C4<>;
L_0000000003030c00 .functor MUXZ 1, o0000000002d62e88, v0000000002dd5aa0_0, L_0000000003035200, C4<>;
L_0000000003030d40 .functor MUXZ 1, L_0000000003030c00, o0000000002d62f48, o0000000002d40088, C4<>;
S_0000000002dffc80 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfe480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dd76c0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd7300_0 .net "d", 0 0, L_0000000003030e80;  alias, 1 drivers
v0000000002dd58c0_0 .net "q", 0 0, v0000000002dd5aa0_0;  alias, 1 drivers
v0000000002dd69a0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dd5aa0_0 .var "state", 0 0;
v0000000002dd5d20_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002e00880 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dd60e0_0 .net8 "Bitline1", 0 0, p0000000002d63278;  1 drivers, strength-aware
v0000000002dd6fe0_0 .net8 "Bitline2", 0 0, p0000000002d632a8;  1 drivers, strength-aware
v0000000002dd6900_0 .net "D", 0 0, L_0000000003032c80;  1 drivers
v0000000002dd6b80_0 .net "Q", 0 0, v0000000002dd6040_0;  1 drivers
v0000000002dd78a0_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002dd53c0_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002dd51e0_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d632d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd5dc0_0 name=_s0
o0000000002d63308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd6220_0 name=_s10
v0000000002dd6360_0 .net *"_s12", 0 0, L_0000000003031420;  1 drivers
o0000000002d63368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd6400_0 name=_s2
v0000000002dd6ae0_0 .net *"_s4", 0 0, L_0000000003031060;  1 drivers
o0000000002d633c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd6c20_0 name=_s8
v0000000002dd6d60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd97e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003031060 .functor MUXZ 1, o0000000002d63368, v0000000002dd6040_0, L_0000000003031c40, C4<>;
L_00000000030311a0 .functor MUXZ 1, L_0000000003031060, o0000000002d632d8, o0000000002d40088, C4<>;
L_0000000003031420 .functor MUXZ 1, o0000000002d63308, v0000000002dd6040_0, L_0000000003035200, C4<>;
L_0000000003033900 .functor MUXZ 1, L_0000000003031420, o0000000002d633c8, o0000000002d40088, C4<>;
S_0000000002dff380 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e00880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dd6a40_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd6860_0 .net "d", 0 0, L_0000000003032c80;  alias, 1 drivers
v0000000002dd7580_0 .net "q", 0 0, v0000000002dd6040_0;  alias, 1 drivers
v0000000002dd7800_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dd6040_0 .var "state", 0 0;
v0000000002dd6cc0_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002e00a00 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dd7da0_0 .net8 "Bitline1", 0 0, p0000000002d636f8;  1 drivers, strength-aware
v0000000002dd9060_0 .net8 "Bitline2", 0 0, p0000000002d63728;  1 drivers, strength-aware
v0000000002dd8340_0 .net "D", 0 0, L_0000000003033040;  1 drivers
v0000000002dd8de0_0 .net "Q", 0 0, v0000000002dd9740_0;  1 drivers
v0000000002dda0a0_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002dd9920_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002dd7bc0_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d63758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd99c0_0 name=_s0
o0000000002d63788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd7940_0 name=_s10
v0000000002dd7a80_0 .net *"_s12", 0 0, L_0000000003032fa0;  1 drivers
o0000000002d637e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd8200_0 name=_s2
v0000000002dd80c0_0 .net *"_s4", 0 0, L_0000000003032f00;  1 drivers
o0000000002d63848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd8480_0 name=_s8
v0000000002dd8ca0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd9d80_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003032f00 .functor MUXZ 1, o0000000002d637e8, v0000000002dd9740_0, L_0000000003031c40, C4<>;
L_00000000030328c0 .functor MUXZ 1, L_0000000003032f00, o0000000002d63758, o0000000002d40088, C4<>;
L_0000000003032fa0 .functor MUXZ 1, o0000000002d63788, v0000000002dd9740_0, L_0000000003035200, C4<>;
L_00000000030320a0 .functor MUXZ 1, L_0000000003032fa0, o0000000002d63848, o0000000002d40088, C4<>;
S_0000000002dfe180 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e00a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dd8fc0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd9f60_0 .net "d", 0 0, L_0000000003033040;  alias, 1 drivers
v0000000002dd9880_0 .net "q", 0 0, v0000000002dd9740_0;  alias, 1 drivers
v0000000002dda000_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dd9740_0 .var "state", 0 0;
v0000000002dd7f80_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002dff500 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dd9c40_0 .net8 "Bitline1", 0 0, p0000000002d63b78;  1 drivers, strength-aware
v0000000002dd8160_0 .net8 "Bitline2", 0 0, p0000000002d63ba8;  1 drivers, strength-aware
v0000000002dd91a0_0 .net "D", 0 0, L_00000000030332c0;  1 drivers
v0000000002dd79e0_0 .net "Q", 0 0, v0000000002dd96a0_0;  1 drivers
v0000000002dd9ce0_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002dd9e20_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002dd9380_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d63bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd92e0_0 name=_s0
o0000000002d63c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd9ec0_0 name=_s10
v0000000002dd7b20_0 .net *"_s12", 0 0, L_0000000003031ec0;  1 drivers
o0000000002d63c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd8d40_0 name=_s2
v0000000002dd9420_0 .net *"_s4", 0 0, L_0000000003033cc0;  1 drivers
o0000000002d63cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd8ac0_0 name=_s8
v0000000002dd94c0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd8840_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003033cc0 .functor MUXZ 1, o0000000002d63c68, v0000000002dd96a0_0, L_0000000003031c40, C4<>;
L_0000000003033720 .functor MUXZ 1, L_0000000003033cc0, o0000000002d63bd8, o0000000002d40088, C4<>;
L_0000000003031ec0 .functor MUXZ 1, o0000000002d63c08, v0000000002dd96a0_0, L_0000000003035200, C4<>;
L_00000000030325a0 .functor MUXZ 1, L_0000000003031ec0, o0000000002d63cc8, o0000000002d40088, C4<>;
S_0000000002dfec00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dff500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dd9a60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd9b00_0 .net "d", 0 0, L_00000000030332c0;  alias, 1 drivers
v0000000002dd9100_0 .net "q", 0 0, v0000000002dd96a0_0;  alias, 1 drivers
v0000000002dd9ba0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dd96a0_0 .var "state", 0 0;
v0000000002dd9240_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002dfe780 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dd83e0_0 .net8 "Bitline1", 0 0, p0000000002d63ff8;  1 drivers, strength-aware
v0000000002dd8e80_0 .net8 "Bitline2", 0 0, p0000000002d64028;  1 drivers, strength-aware
v0000000002dd8020_0 .net "D", 0 0, L_0000000003033220;  1 drivers
v0000000002dd85c0_0 .net "Q", 0 0, v0000000002dd7ee0_0;  1 drivers
v0000000002dd9600_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002dd82a0_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002dd8660_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d64058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd8700_0 name=_s0
o0000000002d64088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd87a0_0 name=_s10
v0000000002dd8f20_0 .net *"_s12", 0 0, L_0000000003031d80;  1 drivers
o0000000002d640e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd88e0_0 name=_s2
v0000000002dd8980_0 .net *"_s4", 0 0, L_0000000003033540;  1 drivers
o0000000002d64148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dd8a20_0 name=_s8
v0000000002dd8b60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd8c00_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003033540 .functor MUXZ 1, o0000000002d640e8, v0000000002dd7ee0_0, L_0000000003031c40, C4<>;
L_0000000003033b80 .functor MUXZ 1, L_0000000003033540, o0000000002d64058, o0000000002d40088, C4<>;
L_0000000003031d80 .functor MUXZ 1, o0000000002d64088, v0000000002dd7ee0_0, L_0000000003035200, C4<>;
L_00000000030330e0 .functor MUXZ 1, L_0000000003031d80, o0000000002d64148, o0000000002d40088, C4<>;
S_0000000002e00d00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfe780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dd7c60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dd7d00_0 .net "d", 0 0, L_0000000003033220;  alias, 1 drivers
v0000000002dd9560_0 .net "q", 0 0, v0000000002dd7ee0_0;  alias, 1 drivers
v0000000002dd7e40_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dd7ee0_0 .var "state", 0 0;
v0000000002dd8520_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002e00b80 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ddba40_0 .net8 "Bitline1", 0 0, p0000000002d64478;  1 drivers, strength-aware
v0000000002ddb4a0_0 .net8 "Bitline2", 0 0, p0000000002d644a8;  1 drivers, strength-aware
v0000000002ddc260_0 .net "D", 0 0, L_0000000003031f60;  1 drivers
v0000000002ddb9a0_0 .net "Q", 0 0, v0000000002ddbd60_0;  1 drivers
v0000000002dda6e0_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002ddc1c0_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002ddabe0_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d644d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddc3a0_0 name=_s0
o0000000002d64508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddafa0_0 name=_s10
v0000000002ddab40_0 .net *"_s12", 0 0, L_0000000003032960;  1 drivers
o0000000002d64568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddb540_0 name=_s2
v0000000002ddbe00_0 .net *"_s4", 0 0, L_0000000003032280;  1 drivers
o0000000002d645c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddb2c0_0 name=_s8
v0000000002ddbfe0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dda460_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003032280 .functor MUXZ 1, o0000000002d64568, v0000000002ddbd60_0, L_0000000003031c40, C4<>;
L_0000000003033180 .functor MUXZ 1, L_0000000003032280, o0000000002d644d8, o0000000002d40088, C4<>;
L_0000000003032960 .functor MUXZ 1, o0000000002d64508, v0000000002ddbd60_0, L_0000000003035200, C4<>;
L_0000000003031e20 .functor MUXZ 1, L_0000000003032960, o0000000002d645c8, o0000000002d40088, C4<>;
S_0000000002dfdb80 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e00b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dda3c0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ddb180_0 .net "d", 0 0, L_0000000003031f60;  alias, 1 drivers
v0000000002ddad20_0 .net "q", 0 0, v0000000002ddbd60_0;  alias, 1 drivers
v0000000002dda1e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ddbd60_0 .var "state", 0 0;
v0000000002ddb220_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002dfde80 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ddac80_0 .net8 "Bitline1", 0 0, p0000000002d648f8;  1 drivers, strength-aware
v0000000002ddc580_0 .net8 "Bitline2", 0 0, p0000000002d64928;  1 drivers, strength-aware
v0000000002dda820_0 .net "D", 0 0, L_00000000030337c0;  1 drivers
v0000000002dda640_0 .net "Q", 0 0, v0000000002ddbb80_0;  1 drivers
v0000000002ddaa00_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002dda500_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002ddc120_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d64958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddc300_0 name=_s0
o0000000002d64988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddadc0_0 name=_s10
v0000000002ddbea0_0 .net *"_s12", 0 0, L_0000000003034080;  1 drivers
o0000000002d649e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dda8c0_0 name=_s2
v0000000002ddc440_0 .net *"_s4", 0 0, L_0000000003033360;  1 drivers
o0000000002d64a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dda280_0 name=_s8
v0000000002ddc620_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dda320_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003033360 .functor MUXZ 1, o0000000002d649e8, v0000000002ddbb80_0, L_0000000003031c40, C4<>;
L_00000000030321e0 .functor MUXZ 1, L_0000000003033360, o0000000002d64958, o0000000002d40088, C4<>;
L_0000000003034080 .functor MUXZ 1, o0000000002d64988, v0000000002ddbb80_0, L_0000000003035200, C4<>;
L_0000000003032aa0 .functor MUXZ 1, L_0000000003034080, o0000000002d64a48, o0000000002d40088, C4<>;
S_0000000002dfe900 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfde80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ddc800_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ddc4e0_0 .net "d", 0 0, L_00000000030337c0;  alias, 1 drivers
v0000000002dda5a0_0 .net "q", 0 0, v0000000002ddbb80_0;  alias, 1 drivers
v0000000002ddbf40_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ddbb80_0 .var "state", 0 0;
v0000000002ddc080_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002dfed80 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002dc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ddb680_0 .net8 "Bitline1", 0 0, p0000000002d64d78;  1 drivers, strength-aware
v0000000002ddaf00_0 .net8 "Bitline2", 0 0, p0000000002d64da8;  1 drivers, strength-aware
v0000000002ddaaa0_0 .net "D", 0 0, L_0000000003031ce0;  1 drivers
v0000000002ddb040_0 .net "Q", 0 0, v0000000002dda960_0;  1 drivers
v0000000002ddb0e0_0 .net "ReadEnable1", 0 0, L_0000000003031c40;  alias, 1 drivers
v0000000002ddbc20_0 .net "ReadEnable2", 0 0, L_0000000003035200;  alias, 1 drivers
v0000000002ddbae0_0 .net "WriteEnable", 0 0, L_0000000003031ba0;  alias, 1 drivers
o0000000002d64dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddbcc0_0 name=_s0
o0000000002d64e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddc8a0_0 name=_s10
v0000000002dda140_0 .net *"_s12", 0 0, L_0000000003033f40;  1 drivers
o0000000002d64e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddb400_0 name=_s2
v0000000002ddb5e0_0 .net *"_s4", 0 0, L_0000000003032140;  1 drivers
o0000000002d64ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddb7c0_0 name=_s8
v0000000002ddb720_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ddb860_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000003032140 .functor MUXZ 1, o0000000002d64e68, v0000000002dda960_0, L_0000000003031c40, C4<>;
L_0000000003033d60 .functor MUXZ 1, L_0000000003032140, o0000000002d64dd8, o0000000002d40088, C4<>;
L_0000000003033f40 .functor MUXZ 1, o0000000002d64e08, v0000000002dda960_0, L_0000000003035200, C4<>;
L_0000000003032320 .functor MUXZ 1, L_0000000003033f40, o0000000002d64ec8, o0000000002d40088, C4<>;
S_0000000002dff800 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfed80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002dda780_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ddae60_0 .net "d", 0 0, L_0000000003031ce0;  alias, 1 drivers
v0000000002ddb360_0 .net "q", 0 0, v0000000002dda960_0;  alias, 1 drivers
v0000000002ddc6c0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dda960_0 .var "state", 0 0;
v0000000002ddc760_0 .net "wen", 0 0, L_0000000003031ba0;  alias, 1 drivers
S_0000000002dff980 .scope module, "R2" "Register" 2 29, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002deb620_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002deaae0_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002deb260_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002deb440_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  1 drivers
v0000000002deaa40_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  1 drivers
v0000000002de9640_0 .net "WriteReg", 0 0, L_0000000002f08290;  1 drivers
v0000000002dea0e0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dea2c0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f04370 .part o0000000002d449d8, 0, 1;
L_0000000002f054f0 .part o0000000002d449d8, 1, 1;
L_0000000002f05ef0 .part o0000000002d449d8, 2, 1;
L_0000000002f05310 .part o0000000002d449d8, 3, 1;
L_0000000002f056d0 .part o0000000002d449d8, 4, 1;
L_0000000002f05270 .part o0000000002d449d8, 5, 1;
L_0000000002f068f0 .part o0000000002d449d8, 6, 1;
L_0000000002f05c70 .part o0000000002d449d8, 7, 1;
L_0000000002f06530 .part o0000000002d449d8, 8, 1;
L_0000000002f06fd0 .part o0000000002d449d8, 9, 1;
L_0000000002f063f0 .part o0000000002d449d8, 10, 1;
L_0000000002f06210 .part o0000000002d449d8, 11, 1;
L_0000000002f06a30 .part o0000000002d449d8, 12, 1;
L_0000000002f07070 .part o0000000002d449d8, 13, 1;
L_0000000002f07cf0 .part o0000000002d449d8, 14, 1;
L_0000000002f081f0 .part o0000000002d449d8, 15, 1;
p0000000002d653a8 .port I0000000002ce9000, L_0000000002f040f0;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002d653a8;
p0000000002d653d8 .port I0000000002ce8900, L_0000000002f04230;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002d653d8;
p0000000002d65888 .port I0000000002ce9000, L_0000000002f04410;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002d65888;
p0000000002d658b8 .port I0000000002ce8900, L_0000000002f02cf0;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002d658b8;
p0000000002d67808 .port I0000000002ce9000, L_0000000002f05590;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002d67808;
p0000000002d67838 .port I0000000002ce8900, L_0000000002f05630;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002d67838;
p0000000002d67c88 .port I0000000002ce9000, L_0000000002f06cb0;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002d67c88;
p0000000002d67cb8 .port I0000000002ce8900, L_0000000002f06350;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002d67cb8;
p0000000002d68108 .port I0000000002ce9000, L_0000000002f07110;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002d68108;
p0000000002d68138 .port I0000000002ce8900, L_0000000002f058b0;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002d68138;
p0000000002d68588 .port I0000000002ce9000, L_0000000002f06850;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002d68588;
p0000000002d685b8 .port I0000000002ce8900, L_0000000002f06710;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002d685b8;
p0000000002d68a08 .port I0000000002ce9000, L_0000000002f051d0;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002d68a08;
p0000000002d68a38 .port I0000000002ce8900, L_0000000002f06670;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002d68a38;
p0000000002d68e88 .port I0000000002ce9000, L_0000000002f05b30;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002d68e88;
p0000000002d68eb8 .port I0000000002ce8900, L_0000000002f06170;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002d68eb8;
p0000000002d69308 .port I0000000002ce9000, L_0000000002f071b0;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002d69308;
p0000000002d69338 .port I0000000002ce8900, L_0000000002f06df0;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002d69338;
p0000000002d69788 .port I0000000002ce9000, L_0000000002f05db0;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002d69788;
p0000000002d697b8 .port I0000000002ce8900, L_0000000002f04eb0;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002d697b8;
p0000000002d65d08 .port I0000000002ce9000, L_0000000002f06f30;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002d65d08;
p0000000002d65d38 .port I0000000002ce8900, L_0000000002f04ff0;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002d65d38;
p0000000002d66188 .port I0000000002ce9000, L_0000000002f06c10;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002d66188;
p0000000002d661b8 .port I0000000002ce8900, L_0000000002f060d0;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002d661b8;
p0000000002d66608 .port I0000000002ce9000, L_0000000002f053b0;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002d66608;
p0000000002d66638 .port I0000000002ce8900, L_0000000002f065d0;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002d66638;
p0000000002d66a88 .port I0000000002ce9000, L_0000000002f067b0;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002d66a88;
p0000000002d66ab8 .port I0000000002ce8900, L_0000000002f074d0;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002d66ab8;
p0000000002d66f08 .port I0000000002ce9000, L_0000000002f05090;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002d66f08;
p0000000002d66f38 .port I0000000002ce8900, L_0000000002f08fb0;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002d66f38;
p0000000002d67388 .port I0000000002ce9000, L_0000000002f08830;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002d67388;
p0000000002d673b8 .port I0000000002ce8900, L_0000000002f07d90;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002d673b8;
S_0000000002dfd580 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ddd700_0 .net8 "Bitline1", 0 0, p0000000002d653a8;  1 drivers, strength-aware
v0000000002dde380_0 .net8 "Bitline2", 0 0, p0000000002d653d8;  1 drivers, strength-aware
v0000000002ddd0c0_0 .net "D", 0 0, L_0000000002f04370;  1 drivers
v0000000002ddeec0_0 .net "Q", 0 0, v0000000002ddf0a0_0;  1 drivers
v0000000002dde1a0_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002ddca80_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002ddd3e0_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d65468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddef60_0 name=_s0
o0000000002d65498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddd840_0 name=_s10
v0000000002ddd200_0 .net *"_s12", 0 0, L_0000000002f04190;  1 drivers
o0000000002d654f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dde420_0 name=_s2
v0000000002dde2e0_0 .net *"_s4", 0 0, L_0000000002f03830;  1 drivers
o0000000002d65558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddc9e0_0 name=_s8
v0000000002ddcc60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dde7e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f03830 .functor MUXZ 1, o0000000002d654f8, v0000000002ddf0a0_0, L_0000000002f092d0, C4<>;
L_0000000002f040f0 .functor MUXZ 1, L_0000000002f03830, o0000000002d65468, o0000000002d40088, C4<>;
L_0000000002f04190 .functor MUXZ 1, o0000000002d65498, v0000000002ddf0a0_0, L_0000000002f07ed0, C4<>;
L_0000000002f04230 .functor MUXZ 1, L_0000000002f04190, o0000000002d65558, o0000000002d40088, C4<>;
S_0000000002e00280 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfd580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ddd660_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dded80_0 .net "d", 0 0, L_0000000002f04370;  alias, 1 drivers
v0000000002ddd980_0 .net "q", 0 0, v0000000002ddf0a0_0;  alias, 1 drivers
v0000000002ddd520_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ddf0a0_0 .var "state", 0 0;
v0000000002dde560_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002dfd700 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ddc940_0 .net8 "Bitline1", 0 0, p0000000002d65888;  1 drivers, strength-aware
v0000000002ddd020_0 .net8 "Bitline2", 0 0, p0000000002d658b8;  1 drivers, strength-aware
v0000000002ddcda0_0 .net "D", 0 0, L_0000000002f054f0;  1 drivers
v0000000002dde740_0 .net "Q", 0 0, v0000000002ddcf80_0;  1 drivers
v0000000002dde920_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002ddcb20_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002ddd340_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d658e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddd5c0_0 name=_s0
o0000000002d65918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddcbc0_0 name=_s10
v0000000002ddd160_0 .net *"_s12", 0 0, L_0000000002f04550;  1 drivers
o0000000002d65978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddd480_0 name=_s2
v0000000002dddca0_0 .net *"_s4", 0 0, L_0000000002f02890;  1 drivers
o0000000002d659d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddcee0_0 name=_s8
v0000000002ddd7a0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ddd8e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f02890 .functor MUXZ 1, o0000000002d65978, v0000000002ddcf80_0, L_0000000002f092d0, C4<>;
L_0000000002f04410 .functor MUXZ 1, L_0000000002f02890, o0000000002d658e8, o0000000002d40088, C4<>;
L_0000000002f04550 .functor MUXZ 1, o0000000002d65918, v0000000002ddcf80_0, L_0000000002f07ed0, C4<>;
L_0000000002f02cf0 .functor MUXZ 1, L_0000000002f04550, o0000000002d659d8, o0000000002d40088, C4<>;
S_0000000002dfda00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfd700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ddee20_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dde880_0 .net "d", 0 0, L_0000000002f054f0;  alias, 1 drivers
v0000000002ddf000_0 .net "q", 0 0, v0000000002ddcf80_0;  alias, 1 drivers
v0000000002ddd2a0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ddcf80_0 .var "state", 0 0;
v0000000002dddfc0_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002dfd880 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dddb60_0 .net8 "Bitline1", 0 0, p0000000002d65d08;  1 drivers, strength-aware
v0000000002ddeb00_0 .net8 "Bitline2", 0 0, p0000000002d65d38;  1 drivers, strength-aware
v0000000002dde600_0 .net "D", 0 0, L_0000000002f063f0;  1 drivers
v0000000002ddeba0_0 .net "Q", 0 0, v0000000002dddac0_0;  1 drivers
v0000000002dde100_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002dddd40_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002dddde0_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d65d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddde80_0 name=_s0
o0000000002d65d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dddf20_0 name=_s10
v0000000002ddf5a0_0 .net *"_s12", 0 0, L_0000000002f06e90;  1 drivers
o0000000002d65df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddf460_0 name=_s2
v0000000002de0680_0 .net *"_s4", 0 0, L_0000000002f05450;  1 drivers
o0000000002d65e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddf640_0 name=_s8
v0000000002ddf3c0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ddf1e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f05450 .functor MUXZ 1, o0000000002d65df8, v0000000002dddac0_0, L_0000000002f092d0, C4<>;
L_0000000002f06f30 .functor MUXZ 1, L_0000000002f05450, o0000000002d65d68, o0000000002d40088, C4<>;
L_0000000002f06e90 .functor MUXZ 1, o0000000002d65d98, v0000000002dddac0_0, L_0000000002f07ed0, C4<>;
L_0000000002f04ff0 .functor MUXZ 1, L_0000000002f06e90, o0000000002d65e58, o0000000002d40088, C4<>;
S_0000000002dfea80 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfd880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ddda20_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dde6a0_0 .net "d", 0 0, L_0000000002f063f0;  alias, 1 drivers
v0000000002dde240_0 .net "q", 0 0, v0000000002dddac0_0;  alias, 1 drivers
v0000000002dde4c0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dddac0_0 .var "state", 0 0;
v0000000002dde9c0_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e00400 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de1800_0 .net8 "Bitline1", 0 0, p0000000002d66188;  1 drivers, strength-aware
v0000000002de16c0_0 .net8 "Bitline2", 0 0, p0000000002d661b8;  1 drivers, strength-aware
v0000000002de0d60_0 .net "D", 0 0, L_0000000002f06210;  1 drivers
v0000000002de0fe0_0 .net "Q", 0 0, v0000000002de00e0_0;  1 drivers
v0000000002ddffa0_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002ddfc80_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002de02c0_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d661e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de0a40_0 name=_s0
o0000000002d66218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddf6e0_0 name=_s10
v0000000002ddf820_0 .net *"_s12", 0 0, L_0000000002f07250;  1 drivers
o0000000002d66278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ddf140_0 name=_s2
v0000000002de18a0_0 .net *"_s4", 0 0, L_0000000002f06030;  1 drivers
o0000000002d662d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de1120_0 name=_s8
v0000000002ddf280_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de0f40_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f06030 .functor MUXZ 1, o0000000002d66278, v0000000002de00e0_0, L_0000000002f092d0, C4<>;
L_0000000002f06c10 .functor MUXZ 1, L_0000000002f06030, o0000000002d661e8, o0000000002d40088, C4<>;
L_0000000002f07250 .functor MUXZ 1, o0000000002d66218, v0000000002de00e0_0, L_0000000002f07ed0, C4<>;
L_0000000002f060d0 .functor MUXZ 1, L_0000000002f07250, o0000000002d662d8, o0000000002d40088, C4<>;
S_0000000002dfef00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e00400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de0b80_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de1080_0 .net "d", 0 0, L_0000000002f06210;  alias, 1 drivers
v0000000002de11c0_0 .net "q", 0 0, v0000000002de00e0_0;  alias, 1 drivers
v0000000002de1760_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002de00e0_0 .var "state", 0 0;
v0000000002ddfbe0_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002dffe00 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de0ea0_0 .net8 "Bitline1", 0 0, p0000000002d66608;  1 drivers, strength-aware
v0000000002ddf8c0_0 .net8 "Bitline2", 0 0, p0000000002d66638;  1 drivers, strength-aware
v0000000002de1580_0 .net "D", 0 0, L_0000000002f06a30;  1 drivers
v0000000002ddf960_0 .net "Q", 0 0, v0000000002ddfd20_0;  1 drivers
v0000000002ddfaa0_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002de0860_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002de04a0_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d66668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de0040_0 name=_s0
o0000000002d66698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de0180_0 name=_s10
v0000000002de0220_0 .net *"_s12", 0 0, L_0000000002f062b0;  1 drivers
o0000000002d666f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de1300_0 name=_s2
v0000000002de0900_0 .net *"_s4", 0 0, L_0000000002f06990;  1 drivers
o0000000002d66758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de13a0_0 name=_s8
v0000000002de0e00_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de0ae0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f06990 .functor MUXZ 1, o0000000002d666f8, v0000000002ddfd20_0, L_0000000002f092d0, C4<>;
L_0000000002f053b0 .functor MUXZ 1, L_0000000002f06990, o0000000002d66668, o0000000002d40088, C4<>;
L_0000000002f062b0 .functor MUXZ 1, o0000000002d66698, v0000000002ddfd20_0, L_0000000002f07ed0, C4<>;
L_0000000002f065d0 .functor MUXZ 1, L_0000000002f062b0, o0000000002d66758, o0000000002d40088, C4<>;
S_0000000002dff680 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dffe00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ddf780_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ddfa00_0 .net "d", 0 0, L_0000000002f06a30;  alias, 1 drivers
v0000000002de1260_0 .net "q", 0 0, v0000000002ddfd20_0;  alias, 1 drivers
v0000000002ddf320_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ddfd20_0 .var "state", 0 0;
v0000000002ddf500_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e00100 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de0400_0 .net8 "Bitline1", 0 0, p0000000002d66a88;  1 drivers, strength-aware
v0000000002de07c0_0 .net8 "Bitline2", 0 0, p0000000002d66ab8;  1 drivers, strength-aware
v0000000002de0540_0 .net "D", 0 0, L_0000000002f07070;  1 drivers
v0000000002de05e0_0 .net "Q", 0 0, v0000000002ddfb40_0;  1 drivers
v0000000002ddfdc0_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002ddfe60_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002ddff00_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d66ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de09a0_0 name=_s0
o0000000002d66b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de14e0_0 name=_s10
v0000000002de0cc0_0 .net *"_s12", 0 0, L_0000000002f06ad0;  1 drivers
o0000000002d66b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de1d00_0 name=_s2
v0000000002de3060_0 .net *"_s4", 0 0, L_0000000002f072f0;  1 drivers
o0000000002d66bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de2c00_0 name=_s8
v0000000002de1e40_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de2520_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f072f0 .functor MUXZ 1, o0000000002d66b78, v0000000002ddfb40_0, L_0000000002f092d0, C4<>;
L_0000000002f067b0 .functor MUXZ 1, L_0000000002f072f0, o0000000002d66ae8, o0000000002d40088, C4<>;
L_0000000002f06ad0 .functor MUXZ 1, o0000000002d66b18, v0000000002ddfb40_0, L_0000000002f07ed0, C4<>;
L_0000000002f074d0 .functor MUXZ 1, L_0000000002f06ad0, o0000000002d66bd8, o0000000002d40088, C4<>;
S_0000000002e00700 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e00100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de0360_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de0c20_0 .net "d", 0 0, L_0000000002f07070;  alias, 1 drivers
v0000000002de0720_0 .net "q", 0 0, v0000000002ddfb40_0;  alias, 1 drivers
v0000000002de1440_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ddfb40_0 .var "state", 0 0;
v0000000002de1620_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002dff200 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de2b60_0 .net8 "Bitline1", 0 0, p0000000002d66f08;  1 drivers, strength-aware
v0000000002de37e0_0 .net8 "Bitline2", 0 0, p0000000002d66f38;  1 drivers, strength-aware
v0000000002de3880_0 .net "D", 0 0, L_0000000002f07cf0;  1 drivers
v0000000002de25c0_0 .net "Q", 0 0, v0000000002de2700_0;  1 drivers
v0000000002de3240_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002de39c0_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002de1ee0_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d66f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de3e20_0 name=_s0
o0000000002d66f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de2020_0 name=_s10
v0000000002de2fc0_0 .net *"_s12", 0 0, L_0000000002f06b70;  1 drivers
o0000000002d66ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de3ce0_0 name=_s2
v0000000002de1da0_0 .net *"_s4", 0 0, L_0000000002f07570;  1 drivers
o0000000002d67058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de3740_0 name=_s8
v0000000002de1f80_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de3920_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f07570 .functor MUXZ 1, o0000000002d66ff8, v0000000002de2700_0, L_0000000002f092d0, C4<>;
L_0000000002f05090 .functor MUXZ 1, L_0000000002f07570, o0000000002d66f68, o0000000002d40088, C4<>;
L_0000000002f06b70 .functor MUXZ 1, o0000000002d66f98, v0000000002de2700_0, L_0000000002f07ed0, C4<>;
L_0000000002f08fb0 .functor MUXZ 1, L_0000000002f06b70, o0000000002d67058, o0000000002d40088, C4<>;
S_0000000002e0ac40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dff200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de32e0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de23e0_0 .net "d", 0 0, L_0000000002f07cf0;  alias, 1 drivers
v0000000002de28e0_0 .net "q", 0 0, v0000000002de2700_0;  alias, 1 drivers
v0000000002de2480_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002de2700_0 .var "state", 0 0;
v0000000002de2ac0_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e0ca40 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de1b20_0 .net8 "Bitline1", 0 0, p0000000002d67388;  1 drivers, strength-aware
v0000000002de3d80_0 .net8 "Bitline2", 0 0, p0000000002d673b8;  1 drivers, strength-aware
v0000000002de1bc0_0 .net "D", 0 0, L_0000000002f081f0;  1 drivers
v0000000002de20c0_0 .net "Q", 0 0, v0000000002de1a80_0;  1 drivers
v0000000002de3100_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002de2ca0_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002de27a0_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d673e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de3ba0_0 name=_s0
o0000000002d67418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de2f20_0 name=_s10
v0000000002de3c40_0 .net *"_s12", 0 0, L_0000000002f08010;  1 drivers
o0000000002d67478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de2340_0 name=_s2
v0000000002de2a20_0 .net *"_s4", 0 0, L_0000000002f085b0;  1 drivers
o0000000002d674d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de36a0_0 name=_s8
v0000000002de3380_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de3ec0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f085b0 .functor MUXZ 1, o0000000002d67478, v0000000002de1a80_0, L_0000000002f092d0, C4<>;
L_0000000002f08830 .functor MUXZ 1, L_0000000002f085b0, o0000000002d673e8, o0000000002d40088, C4<>;
L_0000000002f08010 .functor MUXZ 1, o0000000002d67418, v0000000002de1a80_0, L_0000000002f07ed0, C4<>;
L_0000000002f07d90 .functor MUXZ 1, L_0000000002f08010, o0000000002d674d8, o0000000002d40088, C4<>;
S_0000000002e0af40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0ca40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de3a60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de3b00_0 .net "d", 0 0, L_0000000002f081f0;  alias, 1 drivers
v0000000002de4000_0 .net "q", 0 0, v0000000002de1a80_0;  alias, 1 drivers
v0000000002de2660_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002de1a80_0 .var "state", 0 0;
v0000000002de2200_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e0a4c0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de31a0_0 .net8 "Bitline1", 0 0, p0000000002d67808;  1 drivers, strength-aware
v0000000002de2980_0 .net8 "Bitline2", 0 0, p0000000002d67838;  1 drivers, strength-aware
v0000000002de2840_0 .net "D", 0 0, L_0000000002f05ef0;  1 drivers
v0000000002de2d40_0 .net "Q", 0 0, v0000000002de40a0_0;  1 drivers
v0000000002de2de0_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002de22a0_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002de34c0_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d67868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de1c60_0 name=_s0
o0000000002d67898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de2e80_0 name=_s10
v0000000002de3560_0 .net *"_s12", 0 0, L_0000000002f05770;  1 drivers
o0000000002d678f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de3600_0 name=_s2
v0000000002de5400_0 .net *"_s4", 0 0, L_0000000002f059f0;  1 drivers
o0000000002d67958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de4640_0 name=_s8
v0000000002de66c0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de4280_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f059f0 .functor MUXZ 1, o0000000002d678f8, v0000000002de40a0_0, L_0000000002f092d0, C4<>;
L_0000000002f05590 .functor MUXZ 1, L_0000000002f059f0, o0000000002d67868, o0000000002d40088, C4<>;
L_0000000002f05770 .functor MUXZ 1, o0000000002d67898, v0000000002de40a0_0, L_0000000002f07ed0, C4<>;
L_0000000002f05630 .functor MUXZ 1, L_0000000002f05770, o0000000002d67958, o0000000002d40088, C4<>;
S_0000000002e0b240 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0a4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de2160_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de3420_0 .net "d", 0 0, L_0000000002f05ef0;  alias, 1 drivers
v0000000002de3f60_0 .net "q", 0 0, v0000000002de40a0_0;  alias, 1 drivers
v0000000002de19e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002de40a0_0 .var "state", 0 0;
v0000000002de1940_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e0c8c0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de59a0_0 .net8 "Bitline1", 0 0, p0000000002d67c88;  1 drivers, strength-aware
v0000000002de4f00_0 .net8 "Bitline2", 0 0, p0000000002d67cb8;  1 drivers, strength-aware
v0000000002de5e00_0 .net "D", 0 0, L_0000000002f05310;  1 drivers
v0000000002de5900_0 .net "Q", 0 0, v0000000002de4d20_0;  1 drivers
v0000000002de6760_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002de5a40_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002de6080_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d67ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de4780_0 name=_s0
o0000000002d67d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de5220_0 name=_s10
v0000000002de4b40_0 .net *"_s12", 0 0, L_0000000002f04f50;  1 drivers
o0000000002d67d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de52c0_0 name=_s2
v0000000002de5ea0_0 .net *"_s4", 0 0, L_0000000002f05810;  1 drivers
o0000000002d67dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de5ae0_0 name=_s8
v0000000002de5cc0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de64e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f05810 .functor MUXZ 1, o0000000002d67d78, v0000000002de4d20_0, L_0000000002f092d0, C4<>;
L_0000000002f06cb0 .functor MUXZ 1, L_0000000002f05810, o0000000002d67ce8, o0000000002d40088, C4<>;
L_0000000002f04f50 .functor MUXZ 1, o0000000002d67d18, v0000000002de4d20_0, L_0000000002f07ed0, C4<>;
L_0000000002f06350 .functor MUXZ 1, L_0000000002f04f50, o0000000002d67dd8, o0000000002d40088, C4<>;
S_0000000002e0c740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de4500_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de4460_0 .net "d", 0 0, L_0000000002f05310;  alias, 1 drivers
v0000000002de5680_0 .net "q", 0 0, v0000000002de4d20_0;  alias, 1 drivers
v0000000002de46e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002de4d20_0 .var "state", 0 0;
v0000000002de41e0_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e0c2c0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de5040_0 .net8 "Bitline1", 0 0, p0000000002d68108;  1 drivers, strength-aware
v0000000002de4820_0 .net8 "Bitline2", 0 0, p0000000002d68138;  1 drivers, strength-aware
v0000000002de61c0_0 .net "D", 0 0, L_0000000002f056d0;  1 drivers
v0000000002de48c0_0 .net "Q", 0 0, v0000000002de54a0_0;  1 drivers
v0000000002de45a0_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002de5d60_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002de6440_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d68168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de5180_0 name=_s0
o0000000002d68198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de4960_0 name=_s10
v0000000002de4a00_0 .net *"_s12", 0 0, L_0000000002f05bd0;  1 drivers
o0000000002d681f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de5c20_0 name=_s2
v0000000002de6260_0 .net *"_s4", 0 0, L_0000000002f07430;  1 drivers
o0000000002d68258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de4dc0_0 name=_s8
v0000000002de4320_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de4fa0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f07430 .functor MUXZ 1, o0000000002d681f8, v0000000002de54a0_0, L_0000000002f092d0, C4<>;
L_0000000002f07110 .functor MUXZ 1, L_0000000002f07430, o0000000002d68168, o0000000002d40088, C4<>;
L_0000000002f05bd0 .functor MUXZ 1, o0000000002d68198, v0000000002de54a0_0, L_0000000002f07ed0, C4<>;
L_0000000002f058b0 .functor MUXZ 1, L_0000000002f05bd0, o0000000002d68258, o0000000002d40088, C4<>;
S_0000000002e0cbc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0c2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de5b80_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de5f40_0 .net "d", 0 0, L_0000000002f056d0;  alias, 1 drivers
v0000000002de6800_0 .net "q", 0 0, v0000000002de54a0_0;  alias, 1 drivers
v0000000002de6620_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002de54a0_0 .var "state", 0 0;
v0000000002de5860_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e0cd40 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de4140_0 .net8 "Bitline1", 0 0, p0000000002d68588;  1 drivers, strength-aware
v0000000002de6120_0 .net8 "Bitline2", 0 0, p0000000002d685b8;  1 drivers, strength-aware
v0000000002de5540_0 .net "D", 0 0, L_0000000002f05270;  1 drivers
v0000000002de6300_0 .net "Q", 0 0, v0000000002de68a0_0;  1 drivers
v0000000002de63a0_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002de43c0_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002de4aa0_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d685e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de4be0_0 name=_s0
o0000000002d68618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de4c80_0 name=_s10
v0000000002de55e0_0 .net *"_s12", 0 0, L_0000000002f05a90;  1 drivers
o0000000002d68678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de5720_0 name=_s2
v0000000002de57c0_0 .net *"_s4", 0 0, L_0000000002f07390;  1 drivers
o0000000002d686d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de8600_0 name=_s8
v0000000002de7ac0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de69e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f07390 .functor MUXZ 1, o0000000002d68678, v0000000002de68a0_0, L_0000000002f092d0, C4<>;
L_0000000002f06850 .functor MUXZ 1, L_0000000002f07390, o0000000002d685e8, o0000000002d40088, C4<>;
L_0000000002f05a90 .functor MUXZ 1, o0000000002d68618, v0000000002de68a0_0, L_0000000002f07ed0, C4<>;
L_0000000002f06710 .functor MUXZ 1, L_0000000002f05a90, o0000000002d686d8, o0000000002d40088, C4<>;
S_0000000002e0bcc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0cd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de4e60_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de6580_0 .net "d", 0 0, L_0000000002f05270;  alias, 1 drivers
v0000000002de5360_0 .net "q", 0 0, v0000000002de68a0_0;  alias, 1 drivers
v0000000002de50e0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002de68a0_0 .var "state", 0 0;
v0000000002de5fe0_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e0b840 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de6940_0 .net8 "Bitline1", 0 0, p0000000002d68a08;  1 drivers, strength-aware
v0000000002de7340_0 .net8 "Bitline2", 0 0, p0000000002d68a38;  1 drivers, strength-aware
v0000000002de8e20_0 .net "D", 0 0, L_0000000002f068f0;  1 drivers
v0000000002de7020_0 .net "Q", 0 0, v0000000002de8d80_0;  1 drivers
v0000000002de7de0_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002de90a0_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002de7200_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d68a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de8740_0 name=_s0
o0000000002d68a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de8880_0 name=_s10
v0000000002de72a0_0 .net *"_s12", 0 0, L_0000000002f06490;  1 drivers
o0000000002d68af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de86a0_0 name=_s2
v0000000002de70c0_0 .net *"_s4", 0 0, L_0000000002f05130;  1 drivers
o0000000002d68b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de87e0_0 name=_s8
v0000000002de6b20_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de7660_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f05130 .functor MUXZ 1, o0000000002d68af8, v0000000002de8d80_0, L_0000000002f092d0, C4<>;
L_0000000002f051d0 .functor MUXZ 1, L_0000000002f05130, o0000000002d68a68, o0000000002d40088, C4<>;
L_0000000002f06490 .functor MUXZ 1, o0000000002d68a98, v0000000002de8d80_0, L_0000000002f07ed0, C4<>;
L_0000000002f06670 .functor MUXZ 1, L_0000000002f06490, o0000000002d68b58, o0000000002d40088, C4<>;
S_0000000002e0cec0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0b840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de6a80_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de7fc0_0 .net "d", 0 0, L_0000000002f068f0;  alias, 1 drivers
v0000000002de8ce0_0 .net "q", 0 0, v0000000002de8d80_0;  alias, 1 drivers
v0000000002de6da0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002de8d80_0 .var "state", 0 0;
v0000000002de8380_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e0b540 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de89c0_0 .net8 "Bitline1", 0 0, p0000000002d68e88;  1 drivers, strength-aware
v0000000002de8ba0_0 .net8 "Bitline2", 0 0, p0000000002d68eb8;  1 drivers, strength-aware
v0000000002de8c40_0 .net "D", 0 0, L_0000000002f05c70;  1 drivers
v0000000002de8100_0 .net "Q", 0 0, v0000000002de7ca0_0;  1 drivers
v0000000002de6d00_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002de6c60_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002de8ec0_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d68ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de6bc0_0 name=_s0
o0000000002d68f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de7d40_0 name=_s10
v0000000002de6e40_0 .net *"_s12", 0 0, L_0000000002f05e50;  1 drivers
o0000000002d68f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de8f60_0 name=_s2
v0000000002de6ee0_0 .net *"_s4", 0 0, L_0000000002f05950;  1 drivers
o0000000002d68fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de9000_0 name=_s8
v0000000002de8240_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de8560_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f05950 .functor MUXZ 1, o0000000002d68f78, v0000000002de7ca0_0, L_0000000002f092d0, C4<>;
L_0000000002f05b30 .functor MUXZ 1, L_0000000002f05950, o0000000002d68ee8, o0000000002d40088, C4<>;
L_0000000002f05e50 .functor MUXZ 1, o0000000002d68f18, v0000000002de7ca0_0, L_0000000002f07ed0, C4<>;
L_0000000002f06170 .functor MUXZ 1, L_0000000002f05e50, o0000000002d68fd8, o0000000002d40088, C4<>;
S_0000000002e09140 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0b540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de8420_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de84c0_0 .net "d", 0 0, L_0000000002f05c70;  alias, 1 drivers
v0000000002de8a60_0 .net "q", 0 0, v0000000002de7ca0_0;  alias, 1 drivers
v0000000002de7520_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002de7ca0_0 .var "state", 0 0;
v0000000002de77a0_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e09bc0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de8b00_0 .net8 "Bitline1", 0 0, p0000000002d69308;  1 drivers, strength-aware
v0000000002de7160_0 .net8 "Bitline2", 0 0, p0000000002d69338;  1 drivers, strength-aware
v0000000002de75c0_0 .net "D", 0 0, L_0000000002f06530;  1 drivers
v0000000002de7700_0 .net "Q", 0 0, v0000000002de82e0_0;  1 drivers
v0000000002de7840_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002de78e0_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002de8060_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d69368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de7980_0 name=_s0
o0000000002d69398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de7a20_0 name=_s10
v0000000002de7b60_0 .net *"_s12", 0 0, L_0000000002f05d10;  1 drivers
o0000000002d693f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de7c00_0 name=_s2
v0000000002de7f20_0 .net *"_s4", 0 0, L_0000000002f04e10;  1 drivers
o0000000002d69458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de81a0_0 name=_s8
v0000000002de9b40_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de9e60_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f04e10 .functor MUXZ 1, o0000000002d693f8, v0000000002de82e0_0, L_0000000002f092d0, C4<>;
L_0000000002f071b0 .functor MUXZ 1, L_0000000002f04e10, o0000000002d69368, o0000000002d40088, C4<>;
L_0000000002f05d10 .functor MUXZ 1, o0000000002d69398, v0000000002de82e0_0, L_0000000002f07ed0, C4<>;
L_0000000002f06df0 .functor MUXZ 1, L_0000000002f05d10, o0000000002d69458, o0000000002d40088, C4<>;
S_0000000002e092c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e09bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de73e0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de7480_0 .net "d", 0 0, L_0000000002f06530;  alias, 1 drivers
v0000000002de7e80_0 .net "q", 0 0, v0000000002de82e0_0;  alias, 1 drivers
v0000000002de8920_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002de82e0_0 .var "state", 0 0;
v0000000002de6f80_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e0a1c0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002dff980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002de9140_0 .net8 "Bitline1", 0 0, p0000000002d69788;  1 drivers, strength-aware
v0000000002dea860_0 .net8 "Bitline2", 0 0, p0000000002d697b8;  1 drivers, strength-aware
v0000000002de9fa0_0 .net "D", 0 0, L_0000000002f06fd0;  1 drivers
v0000000002dea040_0 .net "Q", 0 0, v0000000002de9460_0;  1 drivers
v0000000002deb1c0_0 .net "ReadEnable1", 0 0, L_0000000002f092d0;  alias, 1 drivers
v0000000002dea220_0 .net "ReadEnable2", 0 0, L_0000000002f07ed0;  alias, 1 drivers
v0000000002deaf40_0 .net "WriteEnable", 0 0, L_0000000002f08290;  alias, 1 drivers
o0000000002d697e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de95a0_0 name=_s0
o0000000002d69818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002deb4e0_0 name=_s10
v0000000002deafe0_0 .net *"_s12", 0 0, L_0000000002f05f90;  1 drivers
o0000000002d69878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002deb080_0 name=_s2
v0000000002de9280_0 .net *"_s4", 0 0, L_0000000002f06d50;  1 drivers
o0000000002d698d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002deb6c0_0 name=_s8
v0000000002dea680_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002deb120_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f06d50 .functor MUXZ 1, o0000000002d69878, v0000000002de9460_0, L_0000000002f092d0, C4<>;
L_0000000002f05db0 .functor MUXZ 1, L_0000000002f06d50, o0000000002d697e8, o0000000002d40088, C4<>;
L_0000000002f05f90 .functor MUXZ 1, o0000000002d69818, v0000000002de9460_0, L_0000000002f07ed0, C4<>;
L_0000000002f04eb0 .functor MUXZ 1, L_0000000002f05f90, o0000000002d698d8, o0000000002d40088, C4<>;
S_0000000002e0c440 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0a1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de9d20_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002deae00_0 .net "d", 0 0, L_0000000002f06fd0;  alias, 1 drivers
v0000000002de98c0_0 .net "q", 0 0, v0000000002de9460_0;  alias, 1 drivers
v0000000002deaea0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002de9460_0 .var "state", 0 0;
v0000000002de9f00_0 .net "wen", 0 0, L_0000000002f08290;  alias, 1 drivers
S_0000000002e09440 .scope module, "R3" "Register" 2 38, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002e235f0_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002e21430_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002e22c90_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002e225b0_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  1 drivers
v0000000002e21570_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  1 drivers
v0000000002e22a10_0 .net "WriteReg", 0 0, L_0000000002f0c430;  1 drivers
v0000000002e21e30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e226f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f086f0 .part o0000000002d449d8, 0, 1;
L_0000000002f09c30 .part o0000000002d449d8, 1, 1;
L_0000000002f09b90 .part o0000000002d449d8, 2, 1;
L_0000000002f09a50 .part o0000000002d449d8, 3, 1;
L_0000000002f09870 .part o0000000002d449d8, 4, 1;
L_0000000002f08510 .part o0000000002d449d8, 5, 1;
L_0000000002f077f0 .part o0000000002d449d8, 6, 1;
L_0000000002f08c90 .part o0000000002d449d8, 7, 1;
L_0000000002f09050 .part o0000000002d449d8, 8, 1;
L_0000000002f09550 .part o0000000002d449d8, 9, 1;
L_0000000002f0aef0 .part o0000000002d449d8, 10, 1;
L_0000000002f0b3f0 .part o0000000002d449d8, 11, 1;
L_0000000002f0a1d0 .part o0000000002d449d8, 12, 1;
L_0000000002f0a270 .part o0000000002d449d8, 13, 1;
L_0000000002f0a3b0 .part o0000000002d449d8, 14, 1;
L_0000000002f0a630 .part o0000000002d449d8, 15, 1;
p0000000002d69db8 .port I0000000002ce9000, L_0000000002f07b10;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002d69db8;
p0000000002d69de8 .port I0000000002ce8900, L_0000000002f09370;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002d69de8;
p0000000002d6a298 .port I0000000002ce9000, L_0000000002f08b50;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002d6a298;
p0000000002d6a2c8 .port I0000000002ce8900, L_0000000002f07e30;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002d6a2c8;
p0000000002d6c218 .port I0000000002ce9000, L_0000000002f08790;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002d6c218;
p0000000002d6c248 .port I0000000002ce8900, L_0000000002f09910;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002d6c248;
p0000000002d6c698 .port I0000000002ce9000, L_0000000002f08330;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002d6c698;
p0000000002d6c6c8 .port I0000000002ce8900, L_0000000002f083d0;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002d6c6c8;
p0000000002d6cb18 .port I0000000002ce9000, L_0000000002f09af0;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002d6cb18;
p0000000002d6cb48 .port I0000000002ce8900, L_0000000002f08e70;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002d6cb48;
p0000000002d6cf98 .port I0000000002ce9000, L_0000000002f09230;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002d6cf98;
p0000000002d6cfc8 .port I0000000002ce8900, L_0000000002f07610;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002d6cfc8;
p0000000002d6d418 .port I0000000002ce9000, L_0000000002f076b0;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002d6d418;
p0000000002d6d448 .port I0000000002ce8900, L_0000000002f07750;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002d6d448;
p0000000002d6d898 .port I0000000002ce9000, L_0000000002f088d0;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002d6d898;
p0000000002d6d8c8 .port I0000000002ce8900, L_0000000002f08bf0;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002d6d8c8;
p0000000002d6dd18 .port I0000000002ce9000, L_0000000002f097d0;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002d6dd18;
p0000000002d6dd48 .port I0000000002ce8900, L_0000000002f08f10;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002d6dd48;
p0000000002d6e198 .port I0000000002ce9000, L_0000000002f094b0;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002d6e198;
p0000000002d6e1c8 .port I0000000002ce8900, L_0000000002f09410;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002d6e1c8;
p0000000002d6a718 .port I0000000002ce9000, L_0000000002f09730;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002d6a718;
p0000000002d6a748 .port I0000000002ce8900, L_0000000002f079d0;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002d6a748;
p0000000002d6ab98 .port I0000000002ce9000, L_0000000002f0b0d0;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002d6ab98;
p0000000002d6abc8 .port I0000000002ce8900, L_0000000002f0b350;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002d6abc8;
p0000000002d6b018 .port I0000000002ce9000, L_0000000002f0b490;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002d6b018;
p0000000002d6b048 .port I0000000002ce8900, L_0000000002f0bcb0;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002d6b048;
p0000000002d6b498 .port I0000000002ce9000, L_0000000002f09f50;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002d6b498;
p0000000002d6b4c8 .port I0000000002ce8900, L_0000000002f0ad10;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002d6b4c8;
p0000000002d6b918 .port I0000000002ce9000, L_0000000002f0af90;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002d6b918;
p0000000002d6b948 .port I0000000002ce8900, L_0000000002f0aa90;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002d6b948;
p0000000002d6bd98 .port I0000000002ce9000, L_0000000002f0b210;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002d6bd98;
p0000000002d6bdc8 .port I0000000002ce8900, L_0000000002f0b7b0;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002d6bdc8;
S_0000000002e0a7c0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dea5e0_0 .net8 "Bitline1", 0 0, p0000000002d69db8;  1 drivers, strength-aware
v0000000002de96e0_0 .net8 "Bitline2", 0 0, p0000000002d69de8;  1 drivers, strength-aware
v0000000002dea180_0 .net "D", 0 0, L_0000000002f086f0;  1 drivers
v0000000002deacc0_0 .net "Q", 0 0, v0000000002deb580_0;  1 drivers
v0000000002dea900_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002dea360_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002deb760_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d69e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dea720_0 name=_s0
o0000000002d69ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002de9780_0 name=_s10
v0000000002de91e0_0 .net *"_s12", 0 0, L_0000000002f080b0;  1 drivers
o0000000002d69f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dea7c0_0 name=_s2
v0000000002deb800_0 .net *"_s4", 0 0, L_0000000002f07f70;  1 drivers
o0000000002d69f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002dea400_0 name=_s8
v0000000002deac20_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002deb8a0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f07f70 .functor MUXZ 1, o0000000002d69f08, v0000000002deb580_0, L_0000000002f0c1b0, C4<>;
L_0000000002f07b10 .functor MUXZ 1, L_0000000002f07f70, o0000000002d69e78, o0000000002d40088, C4<>;
L_0000000002f080b0 .functor MUXZ 1, o0000000002d69ea8, v0000000002deb580_0, L_0000000002f0a590, C4<>;
L_0000000002f09370 .functor MUXZ 1, L_0000000002f080b0, o0000000002d69f68, o0000000002d40088, C4<>;
S_0000000002e0b0c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002deb300_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002de9a00_0 .net "d", 0 0, L_0000000002f086f0;  alias, 1 drivers
v0000000002deab80_0 .net "q", 0 0, v0000000002deb580_0;  alias, 1 drivers
v0000000002deb3a0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002deb580_0 .var "state", 0 0;
v0000000002dea4a0_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e09740 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002dead60_0 .net8 "Bitline1", 0 0, p0000000002d6a298;  1 drivers, strength-aware
v0000000002de9820_0 .net8 "Bitline2", 0 0, p0000000002d6a2c8;  1 drivers, strength-aware
v0000000002de9960_0 .net "D", 0 0, L_0000000002f09c30;  1 drivers
v0000000002de9aa0_0 .net "Q", 0 0, v0000000002dea9a0_0;  1 drivers
v0000000002de9c80_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002de9dc0_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e17750_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6a2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e18d30_0 name=_s0
o0000000002d6a328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e17a70_0 name=_s10
v0000000002e18830_0 .net *"_s12", 0 0, L_0000000002f07bb0;  1 drivers
o0000000002d6a388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e19230_0 name=_s2
v0000000002e17ed0_0 .net *"_s4", 0 0, L_0000000002f09190;  1 drivers
o0000000002d6a3e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e174d0_0 name=_s8
v0000000002e18510_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e18650_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f09190 .functor MUXZ 1, o0000000002d6a388, v0000000002dea9a0_0, L_0000000002f0c1b0, C4<>;
L_0000000002f08b50 .functor MUXZ 1, L_0000000002f09190, o0000000002d6a2f8, o0000000002d40088, C4<>;
L_0000000002f07bb0 .functor MUXZ 1, o0000000002d6a328, v0000000002dea9a0_0, L_0000000002f0a590, C4<>;
L_0000000002f07e30 .functor MUXZ 1, L_0000000002f07bb0, o0000000002d6a3e8, o0000000002d40088, C4<>;
S_0000000002e0adc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e09740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002de9be0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002dea540_0 .net "d", 0 0, L_0000000002f09c30;  alias, 1 drivers
v0000000002de9320_0 .net "q", 0 0, v0000000002dea9a0_0;  alias, 1 drivers
v0000000002de93c0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002dea9a0_0 .var "state", 0 0;
v0000000002de9500_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e0a640 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e180b0_0 .net8 "Bitline1", 0 0, p0000000002d6a718;  1 drivers, strength-aware
v0000000002e18330_0 .net8 "Bitline2", 0 0, p0000000002d6a748;  1 drivers, strength-aware
v0000000002e176b0_0 .net "D", 0 0, L_0000000002f0aef0;  1 drivers
v0000000002e19550_0 .net "Q", 0 0, v0000000002e172f0_0;  1 drivers
v0000000002e18290_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e18fb0_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e18e70_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6a778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e18ab0_0 name=_s0
o0000000002d6a7a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e18dd0_0 name=_s10
v0000000002e192d0_0 .net *"_s12", 0 0, L_0000000002f07930;  1 drivers
o0000000002d6a808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e17930_0 name=_s2
v0000000002e18a10_0 .net *"_s4", 0 0, L_0000000002f09690;  1 drivers
o0000000002d6a868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e186f0_0 name=_s8
v0000000002e19690_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e17f70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f09690 .functor MUXZ 1, o0000000002d6a808, v0000000002e172f0_0, L_0000000002f0c1b0, C4<>;
L_0000000002f09730 .functor MUXZ 1, L_0000000002f09690, o0000000002d6a778, o0000000002d40088, C4<>;
L_0000000002f07930 .functor MUXZ 1, o0000000002d6a7a8, v0000000002e172f0_0, L_0000000002f0a590, C4<>;
L_0000000002f079d0 .functor MUXZ 1, L_0000000002f07930, o0000000002d6a868, o0000000002d40088, C4<>;
S_0000000002e095c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0a640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e18f10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e17cf0_0 .net "d", 0 0, L_0000000002f0aef0;  alias, 1 drivers
v0000000002e185b0_0 .net "q", 0 0, v0000000002e172f0_0;  alias, 1 drivers
v0000000002e194b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e172f0_0 .var "state", 0 0;
v0000000002e17610_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e098c0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e18010_0 .net8 "Bitline1", 0 0, p0000000002d6ab98;  1 drivers, strength-aware
v0000000002e18150_0 .net8 "Bitline2", 0 0, p0000000002d6abc8;  1 drivers, strength-aware
v0000000002e183d0_0 .net "D", 0 0, L_0000000002f0b3f0;  1 drivers
v0000000002e177f0_0 .net "Q", 0 0, v0000000002e17430_0;  1 drivers
v0000000002e17bb0_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e188d0_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e18470_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6abf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e17c50_0 name=_s0
o0000000002d6ac28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e179d0_0 name=_s10
v0000000002e17570_0 .net *"_s12", 0 0, L_0000000002f0b170;  1 drivers
o0000000002d6ac88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e19730_0 name=_s2
v0000000002e18790_0 .net *"_s4", 0 0, L_0000000002f0bf30;  1 drivers
o0000000002d6ace8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e17e30_0 name=_s8
v0000000002e19190_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e18b50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0bf30 .functor MUXZ 1, o0000000002d6ac88, v0000000002e17430_0, L_0000000002f0c1b0, C4<>;
L_0000000002f0b0d0 .functor MUXZ 1, L_0000000002f0bf30, o0000000002d6abf8, o0000000002d40088, C4<>;
L_0000000002f0b170 .functor MUXZ 1, o0000000002d6ac28, v0000000002e17430_0, L_0000000002f0a590, C4<>;
L_0000000002f0b350 .functor MUXZ 1, L_0000000002f0b170, o0000000002d6ace8, o0000000002d40088, C4<>;
S_0000000002e09d40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e098c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e181f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e19050_0 .net "d", 0 0, L_0000000002f0b3f0;  alias, 1 drivers
v0000000002e17390_0 .net "q", 0 0, v0000000002e17430_0;  alias, 1 drivers
v0000000002e195f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e17430_0 .var "state", 0 0;
v0000000002e171b0_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e09a40 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e197d0_0 .net8 "Bitline1", 0 0, p0000000002d6b018;  1 drivers, strength-aware
v0000000002e17250_0 .net8 "Bitline2", 0 0, p0000000002d6b048;  1 drivers, strength-aware
v0000000002e19870_0 .net "D", 0 0, L_0000000002f0a1d0;  1 drivers
v0000000002e17b10_0 .net "Q", 0 0, v0000000002e190f0_0;  1 drivers
v0000000002e19910_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e17890_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e17d90_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6b078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e19eb0_0 name=_s0
o0000000002d6b0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1bf30_0 name=_s10
v0000000002e1b2b0_0 .net *"_s12", 0 0, L_0000000002f0ac70;  1 drivers
o0000000002d6b108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1ae50_0 name=_s2
v0000000002e19e10_0 .net *"_s4", 0 0, L_0000000002f0a310;  1 drivers
o0000000002d6b168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1a8b0_0 name=_s8
v0000000002e1b530_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1a090_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0a310 .functor MUXZ 1, o0000000002d6b108, v0000000002e190f0_0, L_0000000002f0c1b0, C4<>;
L_0000000002f0b490 .functor MUXZ 1, L_0000000002f0a310, o0000000002d6b078, o0000000002d40088, C4<>;
L_0000000002f0ac70 .functor MUXZ 1, o0000000002d6b0a8, v0000000002e190f0_0, L_0000000002f0a590, C4<>;
L_0000000002f0bcb0 .functor MUXZ 1, L_0000000002f0ac70, o0000000002d6b168, o0000000002d40088, C4<>;
S_0000000002e09ec0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e09a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e18970_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e18bf0_0 .net "d", 0 0, L_0000000002f0a1d0;  alias, 1 drivers
v0000000002e18c90_0 .net "q", 0 0, v0000000002e190f0_0;  alias, 1 drivers
v0000000002e19370_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e190f0_0 .var "state", 0 0;
v0000000002e19410_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e0be40 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e19af0_0 .net8 "Bitline1", 0 0, p0000000002d6b498;  1 drivers, strength-aware
v0000000002e1bcb0_0 .net8 "Bitline2", 0 0, p0000000002d6b4c8;  1 drivers, strength-aware
v0000000002e1a810_0 .net "D", 0 0, L_0000000002f0a270;  1 drivers
v0000000002e1a950_0 .net "Q", 0 0, v0000000002e1b670_0;  1 drivers
v0000000002e1a270_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e1ad10_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e1b490_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6b4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1c070_0 name=_s0
o0000000002d6b528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1bfd0_0 name=_s10
v0000000002e1b850_0 .net *"_s12", 0 0, L_0000000002f0b2b0;  1 drivers
o0000000002d6b588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1b8f0_0 name=_s2
v0000000002e1a450_0 .net *"_s4", 0 0, L_0000000002f0c110;  1 drivers
o0000000002d6b5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1b350_0 name=_s8
v0000000002e1be90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1ac70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0c110 .functor MUXZ 1, o0000000002d6b588, v0000000002e1b670_0, L_0000000002f0c1b0, C4<>;
L_0000000002f09f50 .functor MUXZ 1, L_0000000002f0c110, o0000000002d6b4f8, o0000000002d40088, C4<>;
L_0000000002f0b2b0 .functor MUXZ 1, o0000000002d6b528, v0000000002e1b670_0, L_0000000002f0a590, C4<>;
L_0000000002f0ad10 .functor MUXZ 1, L_0000000002f0b2b0, o0000000002d6b5e8, o0000000002d40088, C4<>;
S_0000000002e0a340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e1aa90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1bc10_0 .net "d", 0 0, L_0000000002f0a270;  alias, 1 drivers
v0000000002e1a770_0 .net "q", 0 0, v0000000002e1b670_0;  alias, 1 drivers
v0000000002e1b3f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e1b670_0 .var "state", 0 0;
v0000000002e1b170_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e0a040 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e1bd50_0 .net8 "Bitline1", 0 0, p0000000002d6b918;  1 drivers, strength-aware
v0000000002e1b5d0_0 .net8 "Bitline2", 0 0, p0000000002d6b948;  1 drivers, strength-aware
v0000000002e1adb0_0 .net "D", 0 0, L_0000000002f0a3b0;  1 drivers
v0000000002e1bad0_0 .net "Q", 0 0, v0000000002e1b0d0_0;  1 drivers
v0000000002e1b710_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e1b990_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e19f50_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6b978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e19b90_0 name=_s0
o0000000002d6b9a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1bdf0_0 name=_s10
v0000000002e1a9f0_0 .net *"_s12", 0 0, L_0000000002f0abd0;  1 drivers
o0000000002d6ba08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1a4f0_0 name=_s2
v0000000002e1aef0_0 .net *"_s4", 0 0, L_0000000002f0b710;  1 drivers
o0000000002d6ba68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1bb70_0 name=_s8
v0000000002e1ab30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e19a50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0b710 .functor MUXZ 1, o0000000002d6ba08, v0000000002e1b0d0_0, L_0000000002f0c1b0, C4<>;
L_0000000002f0af90 .functor MUXZ 1, L_0000000002f0b710, o0000000002d6b978, o0000000002d40088, C4<>;
L_0000000002f0abd0 .functor MUXZ 1, o0000000002d6b9a8, v0000000002e1b0d0_0, L_0000000002f0a590, C4<>;
L_0000000002f0aa90 .functor MUXZ 1, L_0000000002f0abd0, o0000000002d6ba68, o0000000002d40088, C4<>;
S_0000000002e0a940 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0a040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e1b7b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1b030_0 .net "d", 0 0, L_0000000002f0a3b0;  alias, 1 drivers
v0000000002e1ba30_0 .net "q", 0 0, v0000000002e1b0d0_0;  alias, 1 drivers
v0000000002e1a6d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e1b0d0_0 .var "state", 0 0;
v0000000002e1a3b0_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e0aac0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e199b0_0 .net8 "Bitline1", 0 0, p0000000002d6bd98;  1 drivers, strength-aware
v0000000002e1a590_0 .net8 "Bitline2", 0 0, p0000000002d6bdc8;  1 drivers, strength-aware
v0000000002e1c110_0 .net "D", 0 0, L_0000000002f0a630;  1 drivers
v0000000002e1a310_0 .net "Q", 0 0, v0000000002e1a130_0;  1 drivers
v0000000002e1af90_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e19cd0_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e1abd0_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6bdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e19d70_0 name=_s0
o0000000002d6be28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1e0f0_0 name=_s10
v0000000002e1ca70_0 .net *"_s12", 0 0, L_0000000002f09eb0;  1 drivers
o0000000002d6be88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1de70_0 name=_s2
v0000000002e1c930_0 .net *"_s4", 0 0, L_0000000002f0a6d0;  1 drivers
o0000000002d6bee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1df10_0 name=_s8
v0000000002e1c2f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1ced0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0a6d0 .functor MUXZ 1, o0000000002d6be88, v0000000002e1a130_0, L_0000000002f0c1b0, C4<>;
L_0000000002f0b210 .functor MUXZ 1, L_0000000002f0a6d0, o0000000002d6bdf8, o0000000002d40088, C4<>;
L_0000000002f09eb0 .functor MUXZ 1, o0000000002d6be28, v0000000002e1a130_0, L_0000000002f0a590, C4<>;
L_0000000002f0b7b0 .functor MUXZ 1, L_0000000002f09eb0, o0000000002d6bee8, o0000000002d40088, C4<>;
S_0000000002e0b3c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0aac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e19c30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1b210_0 .net "d", 0 0, L_0000000002f0a630;  alias, 1 drivers
v0000000002e1a630_0 .net "q", 0 0, v0000000002e1a130_0;  alias, 1 drivers
v0000000002e19ff0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e1a130_0 .var "state", 0 0;
v0000000002e1a1d0_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e0b6c0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e1e230_0 .net8 "Bitline1", 0 0, p0000000002d6c218;  1 drivers, strength-aware
v0000000002e1c9d0_0 .net8 "Bitline2", 0 0, p0000000002d6c248;  1 drivers, strength-aware
v0000000002e1da10_0 .net "D", 0 0, L_0000000002f09b90;  1 drivers
v0000000002e1d6f0_0 .net "Q", 0 0, v0000000002e1e050_0;  1 drivers
v0000000002e1e5f0_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e1c750_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e1dab0_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6c278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1d790_0 name=_s0
o0000000002d6c2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1e190_0 name=_s10
v0000000002e1e4b0_0 .net *"_s12", 0 0, L_0000000002f07a70;  1 drivers
o0000000002d6c308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1ccf0_0 name=_s2
v0000000002e1cf70_0 .net *"_s4", 0 0, L_0000000002f08150;  1 drivers
o0000000002d6c368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1d5b0_0 name=_s8
v0000000002e1e370_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1d150_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f08150 .functor MUXZ 1, o0000000002d6c308, v0000000002e1e050_0, L_0000000002f0c1b0, C4<>;
L_0000000002f08790 .functor MUXZ 1, L_0000000002f08150, o0000000002d6c278, o0000000002d40088, C4<>;
L_0000000002f07a70 .functor MUXZ 1, o0000000002d6c2a8, v0000000002e1e050_0, L_0000000002f0a590, C4<>;
L_0000000002f09910 .functor MUXZ 1, L_0000000002f07a70, o0000000002d6c368, o0000000002d40088, C4<>;
S_0000000002e0bfc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0b6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e1d290_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1c610_0 .net "d", 0 0, L_0000000002f09b90;  alias, 1 drivers
v0000000002e1e550_0 .net "q", 0 0, v0000000002e1e050_0;  alias, 1 drivers
v0000000002e1cbb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e1e050_0 .var "state", 0 0;
v0000000002e1dfb0_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e0c140 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e1d650_0 .net8 "Bitline1", 0 0, p0000000002d6c698;  1 drivers, strength-aware
v0000000002e1c7f0_0 .net8 "Bitline2", 0 0, p0000000002d6c6c8;  1 drivers, strength-aware
v0000000002e1d0b0_0 .net "D", 0 0, L_0000000002f09a50;  1 drivers
v0000000002e1dd30_0 .net "Q", 0 0, v0000000002e1c6b0_0;  1 drivers
v0000000002e1d970_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e1c890_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e1d010_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6c6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1c4d0_0 name=_s0
o0000000002d6c728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1d830_0 name=_s10
v0000000002e1cd90_0 .net *"_s12", 0 0, L_0000000002f099b0;  1 drivers
o0000000002d6c788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1c250_0 name=_s2
v0000000002e1d8d0_0 .net *"_s4", 0 0, L_0000000002f09cd0;  1 drivers
o0000000002d6c7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1e7d0_0 name=_s8
v0000000002e1d1f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1cc50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f09cd0 .functor MUXZ 1, o0000000002d6c788, v0000000002e1c6b0_0, L_0000000002f0c1b0, C4<>;
L_0000000002f08330 .functor MUXZ 1, L_0000000002f09cd0, o0000000002d6c6f8, o0000000002d40088, C4<>;
L_0000000002f099b0 .functor MUXZ 1, o0000000002d6c728, v0000000002e1c6b0_0, L_0000000002f0a590, C4<>;
L_0000000002f083d0 .functor MUXZ 1, L_0000000002f099b0, o0000000002d6c7e8, o0000000002d40088, C4<>;
S_0000000002e0b9c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0c140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e1c570_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1dbf0_0 .net "d", 0 0, L_0000000002f09a50;  alias, 1 drivers
v0000000002e1d3d0_0 .net "q", 0 0, v0000000002e1c6b0_0;  alias, 1 drivers
v0000000002e1e690_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e1c6b0_0 .var "state", 0 0;
v0000000002e1e730_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e0bb40 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e1e870_0 .net8 "Bitline1", 0 0, p0000000002d6cb18;  1 drivers, strength-aware
v0000000002e1ddd0_0 .net8 "Bitline2", 0 0, p0000000002d6cb48;  1 drivers, strength-aware
v0000000002e1ce30_0 .net "D", 0 0, L_0000000002f09870;  1 drivers
v0000000002e1d510_0 .net "Q", 0 0, v0000000002e1cb10_0;  1 drivers
v0000000002e1e910_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e1c1b0_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e1db50_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6cb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1dc90_0 name=_s0
o0000000002d6cba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1c430_0 name=_s10
v0000000002e1fd10_0 .net *"_s12", 0 0, L_0000000002f08470;  1 drivers
o0000000002d6cc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e21110_0 name=_s2
v0000000002e1ec30_0 .net *"_s4", 0 0, L_0000000002f08ab0;  1 drivers
o0000000002d6cc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1f1d0_0 name=_s8
v0000000002e1f270_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1f590_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f08ab0 .functor MUXZ 1, o0000000002d6cc08, v0000000002e1cb10_0, L_0000000002f0c1b0, C4<>;
L_0000000002f09af0 .functor MUXZ 1, L_0000000002f08ab0, o0000000002d6cb78, o0000000002d40088, C4<>;
L_0000000002f08470 .functor MUXZ 1, o0000000002d6cba8, v0000000002e1cb10_0, L_0000000002f0a590, C4<>;
L_0000000002f08e70 .functor MUXZ 1, L_0000000002f08470, o0000000002d6cc68, o0000000002d40088, C4<>;
S_0000000002e0c5c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e0bb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e1e2d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1d330_0 .net "d", 0 0, L_0000000002f09870;  alias, 1 drivers
v0000000002e1e410_0 .net "q", 0 0, v0000000002e1cb10_0;  alias, 1 drivers
v0000000002e1d470_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e1cb10_0 .var "state", 0 0;
v0000000002e1c390_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e2d460 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e1f3b0_0 .net8 "Bitline1", 0 0, p0000000002d6cf98;  1 drivers, strength-aware
v0000000002e1f450_0 .net8 "Bitline2", 0 0, p0000000002d6cfc8;  1 drivers, strength-aware
v0000000002e20ad0_0 .net "D", 0 0, L_0000000002f08510;  1 drivers
v0000000002e20d50_0 .net "Q", 0 0, v0000000002e20a30_0;  1 drivers
v0000000002e1fc70_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e1fef0_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e20850_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6cff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1f130_0 name=_s0
o0000000002d6d028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e20210_0 name=_s10
v0000000002e1fa90_0 .net *"_s12", 0 0, L_0000000002f09d70;  1 drivers
o0000000002d6d088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1f770_0 name=_s2
v0000000002e1fdb0_0 .net *"_s4", 0 0, L_0000000002f08650;  1 drivers
o0000000002d6d0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e20b70_0 name=_s8
v0000000002e1ef50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1f810_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f08650 .functor MUXZ 1, o0000000002d6d088, v0000000002e20a30_0, L_0000000002f0c1b0, C4<>;
L_0000000002f09230 .functor MUXZ 1, L_0000000002f08650, o0000000002d6cff8, o0000000002d40088, C4<>;
L_0000000002f09d70 .functor MUXZ 1, o0000000002d6d028, v0000000002e20a30_0, L_0000000002f0a590, C4<>;
L_0000000002f07610 .functor MUXZ 1, L_0000000002f09d70, o0000000002d6d0e8, o0000000002d40088, C4<>;
S_0000000002e308e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2d460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e1ecd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1f310_0 .net "d", 0 0, L_0000000002f08510;  alias, 1 drivers
v0000000002e20c10_0 .net "q", 0 0, v0000000002e20a30_0;  alias, 1 drivers
v0000000002e1ff90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e20a30_0 .var "state", 0 0;
v0000000002e207b0_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e2eae0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e1ee10_0 .net8 "Bitline1", 0 0, p0000000002d6d418;  1 drivers, strength-aware
v0000000002e1f8b0_0 .net8 "Bitline2", 0 0, p0000000002d6d448;  1 drivers, strength-aware
v0000000002e205d0_0 .net "D", 0 0, L_0000000002f077f0;  1 drivers
v0000000002e1eeb0_0 .net "Q", 0 0, v0000000002e20f30_0;  1 drivers
v0000000002e1f6d0_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e20df0_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e1ed70_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6d478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e20030_0 name=_s0
o0000000002d6d4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1eff0_0 name=_s10
v0000000002e1ea50_0 .net *"_s12", 0 0, L_0000000002f07c50;  1 drivers
o0000000002d6d508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e20170_0 name=_s2
v0000000002e20e90_0 .net *"_s4", 0 0, L_0000000002f08970;  1 drivers
o0000000002d6d568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1f950_0 name=_s8
v0000000002e203f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e20670_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f08970 .functor MUXZ 1, o0000000002d6d508, v0000000002e20f30_0, L_0000000002f0c1b0, C4<>;
L_0000000002f076b0 .functor MUXZ 1, L_0000000002f08970, o0000000002d6d478, o0000000002d40088, C4<>;
L_0000000002f07c50 .functor MUXZ 1, o0000000002d6d4a8, v0000000002e20f30_0, L_0000000002f0a590, C4<>;
L_0000000002f07750 .functor MUXZ 1, L_0000000002f07c50, o0000000002d6d568, o0000000002d40088, C4<>;
S_0000000002e2ffe0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2eae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e200d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1fbd0_0 .net "d", 0 0, L_0000000002f077f0;  alias, 1 drivers
v0000000002e20cb0_0 .net "q", 0 0, v0000000002e20f30_0;  alias, 1 drivers
v0000000002e1fe50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e20f30_0 .var "state", 0 0;
v0000000002e20530_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e2d2e0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e1f630_0 .net8 "Bitline1", 0 0, p0000000002d6d898;  1 drivers, strength-aware
v0000000002e208f0_0 .net8 "Bitline2", 0 0, p0000000002d6d8c8;  1 drivers, strength-aware
v0000000002e21070_0 .net "D", 0 0, L_0000000002f08c90;  1 drivers
v0000000002e1f090_0 .net "Q", 0 0, v0000000002e20fd0_0;  1 drivers
v0000000002e1eaf0_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e202b0_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e1e9b0_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6d8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1eb90_0 name=_s0
o0000000002d6d928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e1fb30_0 name=_s10
v0000000002e20990_0 .net *"_s12", 0 0, L_0000000002f08a10;  1 drivers
o0000000002d6d988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e217f0_0 name=_s2
v0000000002e22830_0 .net *"_s4", 0 0, L_0000000002f095f0;  1 drivers
o0000000002d6d9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e23230_0 name=_s8
v0000000002e21ed0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e228d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f095f0 .functor MUXZ 1, o0000000002d6d988, v0000000002e20fd0_0, L_0000000002f0c1b0, C4<>;
L_0000000002f088d0 .functor MUXZ 1, L_0000000002f095f0, o0000000002d6d8f8, o0000000002d40088, C4<>;
L_0000000002f08a10 .functor MUXZ 1, o0000000002d6d928, v0000000002e20fd0_0, L_0000000002f0a590, C4<>;
L_0000000002f08bf0 .functor MUXZ 1, L_0000000002f08a10, o0000000002d6d9e8, o0000000002d40088, C4<>;
S_0000000002e30d60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e1f9f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e1f4f0_0 .net "d", 0 0, L_0000000002f08c90;  alias, 1 drivers
v0000000002e20490_0 .net "q", 0 0, v0000000002e20fd0_0;  alias, 1 drivers
v0000000002e20350_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e20fd0_0 .var "state", 0 0;
v0000000002e20710_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e30160 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e21610_0 .net8 "Bitline1", 0 0, p0000000002d6dd18;  1 drivers, strength-aware
v0000000002e219d0_0 .net8 "Bitline2", 0 0, p0000000002d6dd48;  1 drivers, strength-aware
v0000000002e23410_0 .net "D", 0 0, L_0000000002f09050;  1 drivers
v0000000002e22790_0 .net "Q", 0 0, v0000000002e21cf0_0;  1 drivers
v0000000002e22330_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e22fb0_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e216b0_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6dd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e232d0_0 name=_s0
o0000000002d6dda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e22970_0 name=_s10
v0000000002e22f10_0 .net *"_s12", 0 0, L_0000000002f08dd0;  1 drivers
o0000000002d6de08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e22ab0_0 name=_s2
v0000000002e22d30_0 .net *"_s4", 0 0, L_0000000002f08d30;  1 drivers
o0000000002d6de68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e22470_0 name=_s8
v0000000002e23050_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e21930_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f08d30 .functor MUXZ 1, o0000000002d6de08, v0000000002e21cf0_0, L_0000000002f0c1b0, C4<>;
L_0000000002f097d0 .functor MUXZ 1, L_0000000002f08d30, o0000000002d6dd78, o0000000002d40088, C4<>;
L_0000000002f08dd0 .functor MUXZ 1, o0000000002d6dda8, v0000000002e21cf0_0, L_0000000002f0a590, C4<>;
L_0000000002f08f10 .functor MUXZ 1, L_0000000002f08dd0, o0000000002d6de68, o0000000002d40088, C4<>;
S_0000000002e2dd60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e30160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e212f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e211b0_0 .net "d", 0 0, L_0000000002f09050;  alias, 1 drivers
v0000000002e221f0_0 .net "q", 0 0, v0000000002e21cf0_0;  alias, 1 drivers
v0000000002e214d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e21cf0_0 .var "state", 0 0;
v0000000002e230f0_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e2e660 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002e09440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e22010_0 .net8 "Bitline1", 0 0, p0000000002d6e198;  1 drivers, strength-aware
v0000000002e22b50_0 .net8 "Bitline2", 0 0, p0000000002d6e1c8;  1 drivers, strength-aware
v0000000002e22dd0_0 .net "D", 0 0, L_0000000002f09550;  1 drivers
v0000000002e21890_0 .net "Q", 0 0, v0000000002e223d0_0;  1 drivers
v0000000002e22510_0 .net "ReadEnable1", 0 0, L_0000000002f0c1b0;  alias, 1 drivers
v0000000002e23190_0 .net "ReadEnable2", 0 0, L_0000000002f0a590;  alias, 1 drivers
v0000000002e21390_0 .net "WriteEnable", 0 0, L_0000000002f0c430;  alias, 1 drivers
o0000000002d6e1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e23370_0 name=_s0
o0000000002d6e228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e220b0_0 name=_s10
v0000000002e21bb0_0 .net *"_s12", 0 0, L_0000000002f090f0;  1 drivers
o0000000002d6e288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e22650_0 name=_s2
v0000000002e21b10_0 .net *"_s4", 0 0, L_0000000002f07890;  1 drivers
o0000000002d6e2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e23550_0 name=_s8
v0000000002e23870_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e21c50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f07890 .functor MUXZ 1, o0000000002d6e288, v0000000002e223d0_0, L_0000000002f0c1b0, C4<>;
L_0000000002f094b0 .functor MUXZ 1, L_0000000002f07890, o0000000002d6e1f8, o0000000002d40088, C4<>;
L_0000000002f090f0 .functor MUXZ 1, o0000000002d6e228, v0000000002e223d0_0, L_0000000002f0a590, C4<>;
L_0000000002f09410 .functor MUXZ 1, L_0000000002f090f0, o0000000002d6e2e8, o0000000002d40088, C4<>;
S_0000000002e2f260 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2e660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e21250_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e234b0_0 .net "d", 0 0, L_0000000002f09550;  alias, 1 drivers
v0000000002e21d90_0 .net "q", 0 0, v0000000002e223d0_0;  alias, 1 drivers
v0000000002e21f70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e223d0_0 .var "state", 0 0;
v0000000002e21a70_0 .net "wen", 0 0, L_0000000002f0c430;  alias, 1 drivers
S_0000000002e2d760 .scope module, "R4" "Register" 2 47, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002e10770_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002e10090_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002e10c70_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002e11b70_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  1 drivers
v0000000002e113f0_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  1 drivers
v0000000002e0faf0_0 .net "WriteReg", 0 0, L_0000000002f0d510;  1 drivers
v0000000002e11c10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e10450_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0a770 .part o0000000002d449d8, 0, 1;
L_0000000002f0adb0 .part o0000000002d449d8, 1, 1;
L_0000000002f0b8f0 .part o0000000002d449d8, 2, 1;
L_0000000002f0bd50 .part o0000000002d449d8, 3, 1;
L_0000000002f0a4f0 .part o0000000002d449d8, 4, 1;
L_0000000002f0a8b0 .part o0000000002d449d8, 5, 1;
L_0000000002f0a9f0 .part o0000000002d449d8, 6, 1;
L_0000000002f0ea50 .part o0000000002d449d8, 7, 1;
L_0000000002f0eb90 .part o0000000002d449d8, 8, 1;
L_0000000002f0c890 .part o0000000002d449d8, 9, 1;
L_0000000002f0d010 .part o0000000002d449d8, 10, 1;
L_0000000002f0d150 .part o0000000002d449d8, 11, 1;
L_0000000002f0dd30 .part o0000000002d449d8, 12, 1;
L_0000000002f0d290 .part o0000000002d449d8, 13, 1;
L_0000000002f0c9d0 .part o0000000002d449d8, 14, 1;
L_0000000002f0d790 .part o0000000002d449d8, 15, 1;
p0000000002d6e7c8 .port I0000000002ce9000, L_0000000002f0be90;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002d6e7c8;
p0000000002d6e7f8 .port I0000000002ce8900, L_0000000002f0a090;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002d6e7f8;
p0000000002d6eca8 .port I0000000002ce9000, L_0000000002f09ff0;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002d6eca8;
p0000000002d6ecd8 .port I0000000002ce8900, L_0000000002f0b670;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002d6ecd8;
p0000000002e43fc8 .port I0000000002ce9000, L_0000000002f0b850;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002e43fc8;
p0000000002e43ff8 .port I0000000002ce8900, L_0000000002f0ae50;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002e43ff8;
p0000000002e44448 .port I0000000002ce9000, L_0000000002f0b030;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002e44448;
p0000000002e44478 .port I0000000002ce8900, L_0000000002f0c070;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002e44478;
p0000000002e448c8 .port I0000000002ce9000, L_0000000002f0b990;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002e448c8;
p0000000002e448f8 .port I0000000002ce8900, L_0000000002f0bdf0;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002e448f8;
p0000000002e44d48 .port I0000000002ce9000, L_0000000002f0c570;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002e44d48;
p0000000002e44d78 .port I0000000002ce8900, L_0000000002f0c2f0;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002e44d78;
p0000000002e451c8 .port I0000000002ce9000, L_0000000002f0a950;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002e451c8;
p0000000002e451f8 .port I0000000002ce8900, L_0000000002f09e10;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002e451f8;
p0000000002e45648 .port I0000000002ce9000, L_0000000002f0c7f0;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002e45648;
p0000000002e45678 .port I0000000002ce8900, L_0000000002f0ce30;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002e45678;
p0000000002e45ac8 .port I0000000002ce9000, L_0000000002f0d0b0;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002e45ac8;
p0000000002e45af8 .port I0000000002ce8900, L_0000000002f0c610;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002e45af8;
p0000000002e45f48 .port I0000000002ce9000, L_0000000002f0ec30;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002e45f48;
p0000000002e45f78 .port I0000000002ce8900, L_0000000002f0e550;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002e45f78;
p0000000002d6f128 .port I0000000002ce9000, L_0000000002f0e7d0;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002d6f128;
p0000000002d6f158 .port I0000000002ce8900, L_0000000002f0cc50;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002d6f158;
p0000000002d6f5a8 .port I0000000002ce9000, L_0000000002f0dbf0;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002d6f5a8;
p0000000002d6f5d8 .port I0000000002ce8900, L_0000000002f0cd90;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002d6f5d8;
p0000000002d6fa28 .port I0000000002ce9000, L_0000000002f0e910;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002d6fa28;
p0000000002d6fa58 .port I0000000002ce8900, L_0000000002f0e5f0;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002d6fa58;
p0000000002d6fea8 .port I0000000002ce9000, L_0000000002f0ced0;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002d6fea8;
p0000000002d6fed8 .port I0000000002ce8900, L_0000000002f0cf70;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002d6fed8;
p0000000002e436c8 .port I0000000002ce9000, L_0000000002f0d6f0;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002e436c8;
p0000000002e436f8 .port I0000000002ce8900, L_0000000002f0e870;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002e436f8;
p0000000002e43b48 .port I0000000002ce9000, L_0000000002f0e410;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002e43b48;
p0000000002e43b78 .port I0000000002ce8900, L_0000000002f0d470;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002e43b78;
S_0000000002e2f560 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e237d0_0 .net8 "Bitline1", 0 0, p0000000002d6e7c8;  1 drivers, strength-aware
v0000000002e23910_0 .net8 "Bitline2", 0 0, p0000000002d6e7f8;  1 drivers, strength-aware
v0000000002e21750_0 .net "D", 0 0, L_0000000002f0a770;  1 drivers
v0000000002e24bd0_0 .net "Q", 0 0, v0000000002e23690_0;  1 drivers
v0000000002e244f0_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e24770_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e25030_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002d6e888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e250d0_0 name=_s0
o0000000002d6e8b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e24950_0 name=_s10
v0000000002e25a30_0 .net *"_s12", 0 0, L_0000000002f0a130;  1 drivers
o0000000002d6e918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e23eb0_0 name=_s2
v0000000002e23f50_0 .net *"_s4", 0 0, L_0000000002f0bc10;  1 drivers
o0000000002d6e978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e249f0_0 name=_s8
v0000000002e23d70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e25710_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0bc10 .functor MUXZ 1, o0000000002d6e918, v0000000002e23690_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0be90 .functor MUXZ 1, L_0000000002f0bc10, o0000000002d6e888, o0000000002d40088, C4<>;
L_0000000002f0a130 .functor MUXZ 1, o0000000002d6e8b8, v0000000002e23690_0, L_0000000002f0e230, C4<>;
L_0000000002f0a090 .functor MUXZ 1, L_0000000002f0a130, o0000000002d6e978, o0000000002d40088, C4<>;
S_0000000002e2dee0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2f560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e22e70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e23730_0 .net "d", 0 0, L_0000000002f0a770;  alias, 1 drivers
v0000000002e22bf0_0 .net "q", 0 0, v0000000002e23690_0;  alias, 1 drivers
v0000000002e22150_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e23690_0 .var "state", 0 0;
v0000000002e22290_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e30760 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e24a90_0 .net8 "Bitline1", 0 0, p0000000002d6eca8;  1 drivers, strength-aware
v0000000002e24590_0 .net8 "Bitline2", 0 0, p0000000002d6ecd8;  1 drivers, strength-aware
v0000000002e23a50_0 .net "D", 0 0, L_0000000002f0adb0;  1 drivers
v0000000002e24e50_0 .net "Q", 0 0, v0000000002e25cb0_0;  1 drivers
v0000000002e23b90_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e25df0_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e24810_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002d6ed08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e252b0_0 name=_s0
o0000000002d6ed38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e24d10_0 name=_s10
v0000000002e25f30_0 .net *"_s12", 0 0, L_0000000002f0b5d0;  1 drivers
o0000000002d6ed98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e258f0_0 name=_s2
v0000000002e25ad0_0 .net *"_s4", 0 0, L_0000000002f0b530;  1 drivers
o0000000002d6edf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e25fd0_0 name=_s8
v0000000002e248b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e24450_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0b530 .functor MUXZ 1, o0000000002d6ed98, v0000000002e25cb0_0, L_0000000002f0e4b0, C4<>;
L_0000000002f09ff0 .functor MUXZ 1, L_0000000002f0b530, o0000000002d6ed08, o0000000002d40088, C4<>;
L_0000000002f0b5d0 .functor MUXZ 1, o0000000002d6ed38, v0000000002e25cb0_0, L_0000000002f0e230, C4<>;
L_0000000002f0b670 .functor MUXZ 1, L_0000000002f0b5d0, o0000000002d6edf8, o0000000002d40088, C4<>;
S_0000000002e2d5e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e30760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e25170_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e24db0_0 .net "d", 0 0, L_0000000002f0adb0;  alias, 1 drivers
v0000000002e25d50_0 .net "q", 0 0, v0000000002e25cb0_0;  alias, 1 drivers
v0000000002e243b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e25cb0_0 .var "state", 0 0;
v0000000002e25210_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e30be0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e24c70_0 .net8 "Bitline1", 0 0, p0000000002d6f128;  1 drivers, strength-aware
v0000000002e25670_0 .net8 "Bitline2", 0 0, p0000000002d6f158;  1 drivers, strength-aware
v0000000002e253f0_0 .net "D", 0 0, L_0000000002f0d010;  1 drivers
v0000000002e246d0_0 .net "Q", 0 0, v0000000002e24090_0;  1 drivers
v0000000002e25e90_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e25530_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e24130_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002d6f188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e24270_0 name=_s0
o0000000002d6f1b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e24ef0_0 name=_s10
v0000000002e25b70_0 .net *"_s12", 0 0, L_0000000002f0d650;  1 drivers
o0000000002d6f218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e24b30_0 name=_s2
v0000000002e23cd0_0 .net *"_s4", 0 0, L_0000000002f0db50;  1 drivers
o0000000002d6f278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e24f90_0 name=_s8
v0000000002e26110_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e24310_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0db50 .functor MUXZ 1, o0000000002d6f218, v0000000002e24090_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0e7d0 .functor MUXZ 1, L_0000000002f0db50, o0000000002d6f188, o0000000002d40088, C4<>;
L_0000000002f0d650 .functor MUXZ 1, o0000000002d6f1b8, v0000000002e24090_0, L_0000000002f0e230, C4<>;
L_0000000002f0cc50 .functor MUXZ 1, L_0000000002f0d650, o0000000002d6f278, o0000000002d40088, C4<>;
S_0000000002e2d8e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e30be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e24630_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e25350_0 .net "d", 0 0, L_0000000002f0d010;  alias, 1 drivers
v0000000002e23ff0_0 .net "q", 0 0, v0000000002e24090_0;  alias, 1 drivers
v0000000002e241d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e24090_0 .var "state", 0 0;
v0000000002e239b0_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2da60 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e25850_0 .net8 "Bitline1", 0 0, p0000000002d6f5a8;  1 drivers, strength-aware
v0000000002e25990_0 .net8 "Bitline2", 0 0, p0000000002d6f5d8;  1 drivers, strength-aware
v0000000002e25c10_0 .net "D", 0 0, L_0000000002f0d150;  1 drivers
v0000000002e23e10_0 .net "Q", 0 0, v0000000002e23af0_0;  1 drivers
v0000000002e26bb0_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e27f10_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e269d0_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002d6f608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e27e70_0 name=_s0
o0000000002d6f638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e262f0_0 name=_s10
v0000000002e27470_0 .net *"_s12", 0 0, L_0000000002f0cb10;  1 drivers
o0000000002d6f698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e28050_0 name=_s2
v0000000002e27510_0 .net *"_s4", 0 0, L_0000000002f0e190;  1 drivers
o0000000002d6f6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e27010_0 name=_s8
v0000000002e276f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e26ed0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0e190 .functor MUXZ 1, o0000000002d6f698, v0000000002e23af0_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0dbf0 .functor MUXZ 1, L_0000000002f0e190, o0000000002d6f608, o0000000002d40088, C4<>;
L_0000000002f0cb10 .functor MUXZ 1, o0000000002d6f638, v0000000002e23af0_0, L_0000000002f0e230, C4<>;
L_0000000002f0cd90 .functor MUXZ 1, L_0000000002f0cb10, o0000000002d6f6f8, o0000000002d40088, C4<>;
S_0000000002e2dbe0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e25490_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e23c30_0 .net "d", 0 0, L_0000000002f0d150;  alias, 1 drivers
v0000000002e255d0_0 .net "q", 0 0, v0000000002e23af0_0;  alias, 1 drivers
v0000000002e26070_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e23af0_0 .var "state", 0 0;
v0000000002e257b0_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2d160 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e26570_0 .net8 "Bitline1", 0 0, p0000000002d6fa28;  1 drivers, strength-aware
v0000000002e282d0_0 .net8 "Bitline2", 0 0, p0000000002d6fa58;  1 drivers, strength-aware
v0000000002e27bf0_0 .net "D", 0 0, L_0000000002f0dd30;  1 drivers
v0000000002e273d0_0 .net "Q", 0 0, v0000000002e28230_0;  1 drivers
v0000000002e28370_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e26d90_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e28730_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002d6fa88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e26390_0 name=_s0
o0000000002d6fab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e27ab0_0 name=_s10
v0000000002e275b0_0 .net *"_s12", 0 0, L_0000000002f0d1f0;  1 drivers
o0000000002d6fb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e28550_0 name=_s2
v0000000002e26c50_0 .net *"_s4", 0 0, L_0000000002f0c930;  1 drivers
o0000000002d6fb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e26890_0 name=_s8
v0000000002e26610_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e26f70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0c930 .functor MUXZ 1, o0000000002d6fb18, v0000000002e28230_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0e910 .functor MUXZ 1, L_0000000002f0c930, o0000000002d6fa88, o0000000002d40088, C4<>;
L_0000000002f0d1f0 .functor MUXZ 1, o0000000002d6fab8, v0000000002e28230_0, L_0000000002f0e230, C4<>;
L_0000000002f0e5f0 .functor MUXZ 1, L_0000000002f0d1f0, o0000000002d6fb78, o0000000002d40088, C4<>;
S_0000000002e2f0e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2d160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e27830_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e278d0_0 .net "d", 0 0, L_0000000002f0dd30;  alias, 1 drivers
v0000000002e27150_0 .net "q", 0 0, v0000000002e28230_0;  alias, 1 drivers
v0000000002e270b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e28230_0 .var "state", 0 0;
v0000000002e266b0_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2e360 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e287d0_0 .net8 "Bitline1", 0 0, p0000000002d6fea8;  1 drivers, strength-aware
v0000000002e27290_0 .net8 "Bitline2", 0 0, p0000000002d6fed8;  1 drivers, strength-aware
v0000000002e26cf0_0 .net "D", 0 0, L_0000000002f0d290;  1 drivers
v0000000002e27650_0 .net "Q", 0 0, v0000000002e28410_0;  1 drivers
v0000000002e28870_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e27b50_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e28910_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002d6ff08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e27330_0 name=_s0
o0000000002d6ff38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e280f0_0 name=_s10
v0000000002e27790_0 .net *"_s12", 0 0, L_0000000002f0ed70;  1 drivers
o0000000002d6ff98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e27c90_0 name=_s2
v0000000002e284b0_0 .net *"_s4", 0 0, L_0000000002f0e730;  1 drivers
o0000000002d6fff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e28190_0 name=_s8
v0000000002e28690_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e26a70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0e730 .functor MUXZ 1, o0000000002d6ff98, v0000000002e28410_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0ced0 .functor MUXZ 1, L_0000000002f0e730, o0000000002d6ff08, o0000000002d40088, C4<>;
L_0000000002f0ed70 .functor MUXZ 1, o0000000002d6ff38, v0000000002e28410_0, L_0000000002f0e230, C4<>;
L_0000000002f0cf70 .functor MUXZ 1, L_0000000002f0ed70, o0000000002d6fff8, o0000000002d40088, C4<>;
S_0000000002e302e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2e360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e285f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e271f0_0 .net "d", 0 0, L_0000000002f0d290;  alias, 1 drivers
v0000000002e27fb0_0 .net "q", 0 0, v0000000002e28410_0;  alias, 1 drivers
v0000000002e27970_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e28410_0 .var "state", 0 0;
v0000000002e27a10_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2e060 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e27dd0_0 .net8 "Bitline1", 0 0, p0000000002e436c8;  1 drivers, strength-aware
v0000000002e26750_0 .net8 "Bitline2", 0 0, p0000000002e436f8;  1 drivers, strength-aware
v0000000002e267f0_0 .net "D", 0 0, L_0000000002f0c9d0;  1 drivers
v0000000002e26b10_0 .net "Q", 0 0, v0000000002e264d0_0;  1 drivers
v0000000002e26e30_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e2aad0_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e293b0_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002e43728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2ad50_0 name=_s0
o0000000002e43758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e29450_0 name=_s10
v0000000002e2a670_0 .net *"_s12", 0 0, L_0000000002f0d330;  1 drivers
o0000000002e437b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e28af0_0 name=_s2
v0000000002e2af30_0 .net *"_s4", 0 0, L_0000000002f0dc90;  1 drivers
o0000000002e43818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e29ef0_0 name=_s8
v0000000002e29630_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e29c70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0dc90 .functor MUXZ 1, o0000000002e437b8, v0000000002e264d0_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0d6f0 .functor MUXZ 1, L_0000000002f0dc90, o0000000002e43728, o0000000002d40088, C4<>;
L_0000000002f0d330 .functor MUXZ 1, o0000000002e43758, v0000000002e264d0_0, L_0000000002f0e230, C4<>;
L_0000000002f0e870 .functor MUXZ 1, L_0000000002f0d330, o0000000002e43818, o0000000002d40088, C4<>;
S_0000000002e2f3e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2e060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e261b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e26930_0 .net "d", 0 0, L_0000000002f0c9d0;  alias, 1 drivers
v0000000002e26250_0 .net "q", 0 0, v0000000002e264d0_0;  alias, 1 drivers
v0000000002e26430_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e264d0_0 .var "state", 0 0;
v0000000002e27d30_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e30a60 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e29e50_0 .net8 "Bitline1", 0 0, p0000000002e43b48;  1 drivers, strength-aware
v0000000002e28cd0_0 .net8 "Bitline2", 0 0, p0000000002e43b78;  1 drivers, strength-aware
v0000000002e28f50_0 .net "D", 0 0, L_0000000002f0d790;  1 drivers
v0000000002e2a0d0_0 .net "Q", 0 0, v0000000002e29db0_0;  1 drivers
v0000000002e2a170_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e2ac10_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e29950_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002e43ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e28ff0_0 name=_s0
o0000000002e43bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2aa30_0 name=_s10
v0000000002e294f0_0 .net *"_s12", 0 0, L_0000000002f0ca70;  1 drivers
o0000000002e43c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2a530_0 name=_s2
v0000000002e289b0_0 .net *"_s4", 0 0, L_0000000002f0d3d0;  1 drivers
o0000000002e43c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2adf0_0 name=_s8
v0000000002e29090_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e2a3f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0d3d0 .functor MUXZ 1, o0000000002e43c38, v0000000002e29db0_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0e410 .functor MUXZ 1, L_0000000002f0d3d0, o0000000002e43ba8, o0000000002d40088, C4<>;
L_0000000002f0ca70 .functor MUXZ 1, o0000000002e43bd8, v0000000002e29db0_0, L_0000000002f0e230, C4<>;
L_0000000002f0d470 .functor MUXZ 1, L_0000000002f0ca70, o0000000002e43c98, o0000000002d40088, C4<>;
S_0000000002e2e1e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e30a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e2acb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e2a2b0_0 .net "d", 0 0, L_0000000002f0d790;  alias, 1 drivers
v0000000002e28eb0_0 .net "q", 0 0, v0000000002e29db0_0;  alias, 1 drivers
v0000000002e2a030_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e29db0_0 .var "state", 0 0;
v0000000002e2ab70_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2fb60 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e28a50_0 .net8 "Bitline1", 0 0, p0000000002e43fc8;  1 drivers, strength-aware
v0000000002e29f90_0 .net8 "Bitline2", 0 0, p0000000002e43ff8;  1 drivers, strength-aware
v0000000002e2afd0_0 .net "D", 0 0, L_0000000002f0b8f0;  1 drivers
v0000000002e29770_0 .net "Q", 0 0, v0000000002e296d0_0;  1 drivers
v0000000002e2b070_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e29810_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e2a350_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002e44028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2b110_0 name=_s0
o0000000002e44058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2a210_0 name=_s10
v0000000002e28b90_0 .net *"_s12", 0 0, L_0000000002f0c250;  1 drivers
o0000000002e440b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e28e10_0 name=_s2
v0000000002e298b0_0 .net *"_s4", 0 0, L_0000000002f0a450;  1 drivers
o0000000002e44118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e299f0_0 name=_s8
v0000000002e29d10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e2a490_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0a450 .functor MUXZ 1, o0000000002e440b8, v0000000002e296d0_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0b850 .functor MUXZ 1, L_0000000002f0a450, o0000000002e44028, o0000000002d40088, C4<>;
L_0000000002f0c250 .functor MUXZ 1, o0000000002e44058, v0000000002e296d0_0, L_0000000002f0e230, C4<>;
L_0000000002f0ae50 .functor MUXZ 1, L_0000000002f0c250, o0000000002e44118, o0000000002d40088, C4<>;
S_0000000002e30460 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2fb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e2ae90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e29590_0 .net "d", 0 0, L_0000000002f0b8f0;  alias, 1 drivers
v0000000002e29130_0 .net "q", 0 0, v0000000002e296d0_0;  alias, 1 drivers
v0000000002e28d70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e296d0_0 .var "state", 0 0;
v0000000002e28c30_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2e4e0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e29310_0 .net8 "Bitline1", 0 0, p0000000002e44448;  1 drivers, strength-aware
v0000000002e29bd0_0 .net8 "Bitline2", 0 0, p0000000002e44478;  1 drivers, strength-aware
v0000000002e29a90_0 .net "D", 0 0, L_0000000002f0bd50;  1 drivers
v0000000002e29b30_0 .net "Q", 0 0, v0000000002e29270_0;  1 drivers
v0000000002e2a8f0_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e2a990_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e2b930_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002e444a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2b6b0_0 name=_s0
o0000000002e444d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2b4d0_0 name=_s10
v0000000002e2b390_0 .net *"_s12", 0 0, L_0000000002f0c4d0;  1 drivers
o0000000002e44538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2b7f0_0 name=_s2
v0000000002e2b890_0 .net *"_s4", 0 0, L_0000000002f0ab30;  1 drivers
o0000000002e44598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2c790_0 name=_s8
v0000000002e2b750_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e2be30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0ab30 .functor MUXZ 1, o0000000002e44538, v0000000002e29270_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0b030 .functor MUXZ 1, L_0000000002f0ab30, o0000000002e444a8, o0000000002d40088, C4<>;
L_0000000002f0c4d0 .functor MUXZ 1, o0000000002e444d8, v0000000002e29270_0, L_0000000002f0e230, C4<>;
L_0000000002f0c070 .functor MUXZ 1, L_0000000002f0c4d0, o0000000002e44598, o0000000002d40088, C4<>;
S_0000000002e2f860 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2e4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e291d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e2a5d0_0 .net "d", 0 0, L_0000000002f0bd50;  alias, 1 drivers
v0000000002e2a710_0 .net "q", 0 0, v0000000002e29270_0;  alias, 1 drivers
v0000000002e2a7b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e29270_0 .var "state", 0 0;
v0000000002e2a850_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2e7e0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e2c830_0 .net8 "Bitline1", 0 0, p0000000002e448c8;  1 drivers, strength-aware
v0000000002e2b250_0 .net8 "Bitline2", 0 0, p0000000002e448f8;  1 drivers, strength-aware
v0000000002e2ce70_0 .net "D", 0 0, L_0000000002f0a4f0;  1 drivers
v0000000002e2c1f0_0 .net "Q", 0 0, v0000000002e2b570_0;  1 drivers
v0000000002e2b9d0_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e2c010_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e2c470_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002e44928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2b610_0 name=_s0
o0000000002e44958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2cf10_0 name=_s10
v0000000002e2bd90_0 .net *"_s12", 0 0, L_0000000002f0ba30;  1 drivers
o0000000002e449b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2ba70_0 name=_s2
v0000000002e2bed0_0 .net *"_s4", 0 0, L_0000000002f0bfd0;  1 drivers
o0000000002e44a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2c970_0 name=_s8
v0000000002e2c510_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e2cbf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0bfd0 .functor MUXZ 1, o0000000002e449b8, v0000000002e2b570_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0b990 .functor MUXZ 1, L_0000000002f0bfd0, o0000000002e44928, o0000000002d40088, C4<>;
L_0000000002f0ba30 .functor MUXZ 1, o0000000002e44958, v0000000002e2b570_0, L_0000000002f0e230, C4<>;
L_0000000002f0bdf0 .functor MUXZ 1, L_0000000002f0ba30, o0000000002e44a18, o0000000002d40088, C4<>;
S_0000000002e2ef60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2e7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e2bc50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e2b430_0 .net "d", 0 0, L_0000000002f0a4f0;  alias, 1 drivers
v0000000002e2cb50_0 .net "q", 0 0, v0000000002e2b570_0;  alias, 1 drivers
v0000000002e2c8d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e2b570_0 .var "state", 0 0;
v0000000002e2cd30_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2fce0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e2c650_0 .net8 "Bitline1", 0 0, p0000000002e44d48;  1 drivers, strength-aware
v0000000002e2bf70_0 .net8 "Bitline2", 0 0, p0000000002e44d78;  1 drivers, strength-aware
v0000000002e2bbb0_0 .net "D", 0 0, L_0000000002f0a8b0;  1 drivers
v0000000002e2cc90_0 .net "Q", 0 0, v0000000002e2b1b0_0;  1 drivers
v0000000002e2c290_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e2bcf0_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e2c150_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002e44da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2c330_0 name=_s0
o0000000002e44dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2c3d0_0 name=_s10
v0000000002e2cab0_0 .net *"_s12", 0 0, L_0000000002f0bad0;  1 drivers
o0000000002e44e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2c6f0_0 name=_s2
v0000000002e2cdd0_0 .net *"_s4", 0 0, L_0000000002f0a810;  1 drivers
o0000000002e44e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e2d050_0 name=_s8
v0000000002e2b2f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e0e510_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0a810 .functor MUXZ 1, o0000000002e44e38, v0000000002e2b1b0_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0c570 .functor MUXZ 1, L_0000000002f0a810, o0000000002e44da8, o0000000002d40088, C4<>;
L_0000000002f0bad0 .functor MUXZ 1, o0000000002e44dd8, v0000000002e2b1b0_0, L_0000000002f0e230, C4<>;
L_0000000002f0c2f0 .functor MUXZ 1, L_0000000002f0bad0, o0000000002e44e98, o0000000002d40088, C4<>;
S_0000000002e305e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2fce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e2bb10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e2c5b0_0 .net "d", 0 0, L_0000000002f0a8b0;  alias, 1 drivers
v0000000002e2ca10_0 .net "q", 0 0, v0000000002e2b1b0_0;  alias, 1 drivers
v0000000002e2cfb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e2b1b0_0 .var "state", 0 0;
v0000000002e2c0b0_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2e960 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e0d390_0 .net8 "Bitline1", 0 0, p0000000002e451c8;  1 drivers, strength-aware
v0000000002e0f550_0 .net8 "Bitline2", 0 0, p0000000002e451f8;  1 drivers, strength-aware
v0000000002e0f370_0 .net "D", 0 0, L_0000000002f0a9f0;  1 drivers
v0000000002e0df70_0 .net "Q", 0 0, v0000000002e0e5b0_0;  1 drivers
v0000000002e0eb50_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e0f230_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e0ebf0_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002e45228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0ea10_0 name=_s0
o0000000002e45258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0d2f0_0 name=_s10
v0000000002e0f7d0_0 .net *"_s12", 0 0, L_0000000002f0c390;  1 drivers
o0000000002e452b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0e0b0_0 name=_s2
v0000000002e0dbb0_0 .net *"_s4", 0 0, L_0000000002f0bb70;  1 drivers
o0000000002e45318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0e650_0 name=_s8
v0000000002e0ee70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e0ec90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0bb70 .functor MUXZ 1, o0000000002e452b8, v0000000002e0e5b0_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0a950 .functor MUXZ 1, L_0000000002f0bb70, o0000000002e45228, o0000000002d40088, C4<>;
L_0000000002f0c390 .functor MUXZ 1, o0000000002e45258, v0000000002e0e5b0_0, L_0000000002f0e230, C4<>;
L_0000000002f09e10 .functor MUXZ 1, L_0000000002f0c390, o0000000002e45318, o0000000002d40088, C4<>;
S_0000000002e30ee0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2e960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e0e970_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e0d570_0 .net "d", 0 0, L_0000000002f0a9f0;  alias, 1 drivers
v0000000002e0f5f0_0 .net "q", 0 0, v0000000002e0e5b0_0;  alias, 1 drivers
v0000000002e0e1f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e0e5b0_0 .var "state", 0 0;
v0000000002e0f910_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2ec60 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e0e3d0_0 .net8 "Bitline1", 0 0, p0000000002e45648;  1 drivers, strength-aware
v0000000002e0d1b0_0 .net8 "Bitline2", 0 0, p0000000002e45678;  1 drivers, strength-aware
v0000000002e0dc50_0 .net "D", 0 0, L_0000000002f0ea50;  1 drivers
v0000000002e0f690_0 .net "Q", 0 0, v0000000002e0efb0_0;  1 drivers
v0000000002e0dcf0_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e0e6f0_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e0e790_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002e456a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0d610_0 name=_s0
o0000000002e456d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0f050_0 name=_s10
v0000000002e0da70_0 .net *"_s12", 0 0, L_0000000002f0e9b0;  1 drivers
o0000000002e45738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0db10_0 name=_s2
v0000000002e0f0f0_0 .net *"_s4", 0 0, L_0000000002f0c750;  1 drivers
o0000000002e45798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0d930_0 name=_s8
v0000000002e0f190_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e0d4d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0c750 .functor MUXZ 1, o0000000002e45738, v0000000002e0efb0_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0c7f0 .functor MUXZ 1, L_0000000002f0c750, o0000000002e456a8, o0000000002d40088, C4<>;
L_0000000002f0e9b0 .functor MUXZ 1, o0000000002e456d8, v0000000002e0efb0_0, L_0000000002f0e230, C4<>;
L_0000000002f0ce30 .functor MUXZ 1, L_0000000002f0e9b0, o0000000002e45798, o0000000002d40088, C4<>;
S_0000000002e2ede0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2ec60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e0d9d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e0ef10_0 .net "d", 0 0, L_0000000002f0ea50;  alias, 1 drivers
v0000000002e0e830_0 .net "q", 0 0, v0000000002e0efb0_0;  alias, 1 drivers
v0000000002e0de30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e0efb0_0 .var "state", 0 0;
v0000000002e0d750_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2f6e0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e0d250_0 .net8 "Bitline1", 0 0, p0000000002e45ac8;  1 drivers, strength-aware
v0000000002e0dd90_0 .net8 "Bitline2", 0 0, p0000000002e45af8;  1 drivers, strength-aware
v0000000002e0f730_0 .net "D", 0 0, L_0000000002f0eb90;  1 drivers
v0000000002e0ded0_0 .net "Q", 0 0, v0000000002e0d7f0_0;  1 drivers
v0000000002e0e8d0_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e0d430_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e0e010_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002e45b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0f4b0_0 name=_s0
o0000000002e45b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0f870_0 name=_s10
v0000000002e0e290_0 .net *"_s12", 0 0, L_0000000002f0eaf0;  1 drivers
o0000000002e45bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0e330_0 name=_s2
v0000000002e0e470_0 .net *"_s4", 0 0, L_0000000002f0c6b0;  1 drivers
o0000000002e45c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0eab0_0 name=_s8
v0000000002e0ed30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e0edd0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0c6b0 .functor MUXZ 1, o0000000002e45bb8, v0000000002e0d7f0_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0d0b0 .functor MUXZ 1, L_0000000002f0c6b0, o0000000002e45b28, o0000000002d40088, C4<>;
L_0000000002f0eaf0 .functor MUXZ 1, o0000000002e45b58, v0000000002e0d7f0_0, L_0000000002f0e230, C4<>;
L_0000000002f0c610 .functor MUXZ 1, L_0000000002f0eaf0, o0000000002e45c18, o0000000002d40088, C4<>;
S_0000000002e2f9e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2f6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e0e150_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e0f2d0_0 .net "d", 0 0, L_0000000002f0eb90;  alias, 1 drivers
v0000000002e0f410_0 .net "q", 0 0, v0000000002e0d7f0_0;  alias, 1 drivers
v0000000002e0d6b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e0d7f0_0 .var "state", 0 0;
v0000000002e0d890_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e2fe60 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002e2d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e11a30_0 .net8 "Bitline1", 0 0, p0000000002e45f48;  1 drivers, strength-aware
v0000000002e10130_0 .net8 "Bitline2", 0 0, p0000000002e45f78;  1 drivers, strength-aware
v0000000002e11210_0 .net "D", 0 0, L_0000000002f0c890;  1 drivers
v0000000002e101d0_0 .net "Q", 0 0, v0000000002e11710_0;  1 drivers
v0000000002e10ef0_0 .net "ReadEnable1", 0 0, L_0000000002f0e4b0;  alias, 1 drivers
v0000000002e10270_0 .net "ReadEnable2", 0 0, L_0000000002f0e230;  alias, 1 drivers
v0000000002e108b0_0 .net "WriteEnable", 0 0, L_0000000002f0d510;  alias, 1 drivers
o0000000002e45fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e11350_0 name=_s0
o0000000002e45fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e103b0_0 name=_s10
v0000000002e11170_0 .net *"_s12", 0 0, L_0000000002f0ecd0;  1 drivers
o0000000002e46038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e106d0_0 name=_s2
v0000000002e0fc30_0 .net *"_s4", 0 0, L_0000000002f0e690;  1 drivers
o0000000002e46098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e10d10_0 name=_s8
v0000000002e12110_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e0fcd0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0e690 .functor MUXZ 1, o0000000002e46038, v0000000002e11710_0, L_0000000002f0e4b0, C4<>;
L_0000000002f0ec30 .functor MUXZ 1, L_0000000002f0e690, o0000000002e45fa8, o0000000002d40088, C4<>;
L_0000000002f0ecd0 .functor MUXZ 1, o0000000002e45fd8, v0000000002e11710_0, L_0000000002f0e230, C4<>;
L_0000000002f0e550 .functor MUXZ 1, L_0000000002f0ecd0, o0000000002e46098, o0000000002d40088, C4<>;
S_0000000002e9b6f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e2fe60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e104f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e11ad0_0 .net "d", 0 0, L_0000000002f0c890;  alias, 1 drivers
v0000000002e110d0_0 .net "q", 0 0, v0000000002e11710_0;  alias, 1 drivers
v0000000002e11850_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e11710_0 .var "state", 0 0;
v0000000002e112b0_0 .net "wen", 0 0, L_0000000002f0d510;  alias, 1 drivers
S_0000000002e99a70 .scope module, "R5" "Register" 2 56, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002ebe7b0_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002ebe170_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002ebe210_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002ebe530_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  1 drivers
v0000000002ebe670_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  1 drivers
v0000000002ea1070_0 .net "WriteReg", 0 0, L_0000000002f12150;  1 drivers
v0000000002ea17f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea0710_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0ccf0 .part o0000000002d449d8, 0, 1;
L_0000000002f0da10 .part o0000000002d449d8, 1, 1;
L_0000000002f0e2d0 .part o0000000002d449d8, 2, 1;
L_0000000002f0f6d0 .part o0000000002d449d8, 3, 1;
L_0000000002f0fef0 .part o0000000002d449d8, 4, 1;
L_0000000002f10c10 .part o0000000002d449d8, 5, 1;
L_0000000002f0f1d0 .part o0000000002d449d8, 6, 1;
L_0000000002f0f130 .part o0000000002d449d8, 7, 1;
L_0000000002f11430 .part o0000000002d449d8, 8, 1;
L_0000000002f0ee10 .part o0000000002d449d8, 9, 1;
L_0000000002f11070 .part o0000000002d449d8, 10, 1;
L_0000000002f10490 .part o0000000002d449d8, 11, 1;
L_0000000002f0fe50 .part o0000000002d449d8, 12, 1;
L_0000000002f11570 .part o0000000002d449d8, 13, 1;
L_0000000002f10850 .part o0000000002d449d8, 14, 1;
L_0000000002f10ad0 .part o0000000002d449d8, 15, 1;
p0000000002e46578 .port I0000000002ce9000, L_0000000002f0e050;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002e46578;
p0000000002e465a8 .port I0000000002ce8900, L_0000000002f0df10;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002e465a8;
p0000000002e46a58 .port I0000000002ce9000, L_0000000002f0d8d0;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002e46a58;
p0000000002e46a88 .port I0000000002ce8900, L_0000000002f0d970;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002e46a88;
p0000000002e489d8 .port I0000000002ce9000, L_0000000002f0de70;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002e489d8;
p0000000002e48a08 .port I0000000002ce8900, L_0000000002f0e0f0;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002e48a08;
p0000000002e48e58 .port I0000000002ce9000, L_0000000002f0fb30;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002e48e58;
p0000000002e48e88 .port I0000000002ce8900, L_0000000002f0f9f0;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002e48e88;
p0000000002e492d8 .port I0000000002ce9000, L_0000000002f0f310;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002e492d8;
p0000000002e49308 .port I0000000002ce8900, L_0000000002f10b70;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002e49308;
p0000000002e49758 .port I0000000002ce9000, L_0000000002f10e90;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002e49758;
p0000000002e49788 .port I0000000002ce8900, L_0000000002f0fbd0;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002e49788;
p0000000002e49bd8 .port I0000000002ce9000, L_0000000002f0fd10;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002e49bd8;
p0000000002e49c08 .port I0000000002ce8900, L_0000000002f0f3b0;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002e49c08;
p0000000002e4a058 .port I0000000002ce9000, L_0000000002f10710;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002e4a058;
p0000000002e4a088 .port I0000000002ce8900, L_0000000002f10990;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002e4a088;
p0000000002e4a4d8 .port I0000000002ce9000, L_0000000002f0fdb0;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002e4a4d8;
p0000000002e4a508 .port I0000000002ce8900, L_0000000002f10d50;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002e4a508;
p0000000002e4a958 .port I0000000002ce9000, L_0000000002f10210;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002e4a958;
p0000000002e4a988 .port I0000000002ce8900, L_0000000002f112f0;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002e4a988;
p0000000002e46ed8 .port I0000000002ce9000, L_0000000002f10df0;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002e46ed8;
p0000000002e46f08 .port I0000000002ce8900, L_0000000002f10fd0;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002e46f08;
p0000000002e47358 .port I0000000002ce9000, L_0000000002f0fa90;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002e47358;
p0000000002e47388 .port I0000000002ce8900, L_0000000002f10030;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002e47388;
p0000000002e477d8 .port I0000000002ce9000, L_0000000002f11250;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002e477d8;
p0000000002e47808 .port I0000000002ce8900, L_0000000002f107b0;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002e47808;
p0000000002e47c58 .port I0000000002ce9000, L_0000000002f102b0;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002e47c58;
p0000000002e47c88 .port I0000000002ce8900, L_0000000002f103f0;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002e47c88;
p0000000002e480d8 .port I0000000002ce9000, L_0000000002f105d0;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002e480d8;
p0000000002e48108 .port I0000000002ce8900, L_0000000002f0f590;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002e48108;
p0000000002e48558 .port I0000000002ce9000, L_0000000002f10a30;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002e48558;
p0000000002e48588 .port I0000000002ce8900, L_0000000002f0f450;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002e48588;
S_0000000002e9b570 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e11f30_0 .net8 "Bitline1", 0 0, p0000000002e46578;  1 drivers, strength-aware
v0000000002e11530_0 .net8 "Bitline2", 0 0, p0000000002e465a8;  1 drivers, strength-aware
v0000000002e10310_0 .net "D", 0 0, L_0000000002f0ccf0;  1 drivers
v0000000002e10bd0_0 .net "Q", 0 0, v0000000002e10db0_0;  1 drivers
v0000000002e11990_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002e0fe10_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002e10950_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e46638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e11df0_0 name=_s0
o0000000002e46668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e10630_0 name=_s10
v0000000002e0f9b0_0 .net *"_s12", 0 0, L_0000000002f0d5b0;  1 drivers
o0000000002e466c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e0fd70_0 name=_s2
v0000000002e109f0_0 .net *"_s4", 0 0, L_0000000002f0cbb0;  1 drivers
o0000000002e46728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e10a90_0 name=_s8
v0000000002e117b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e0fa50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0cbb0 .functor MUXZ 1, o0000000002e466c8, v0000000002e10db0_0, L_0000000002f13af0, C4<>;
L_0000000002f0e050 .functor MUXZ 1, L_0000000002f0cbb0, o0000000002e46638, o0000000002d40088, C4<>;
L_0000000002f0d5b0 .functor MUXZ 1, o0000000002e46668, v0000000002e10db0_0, L_0000000002f13c30, C4<>;
L_0000000002f0df10 .functor MUXZ 1, L_0000000002f0d5b0, o0000000002e46728, o0000000002d40088, C4<>;
S_0000000002e9b3f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9b570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e10810_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e10590_0 .net "d", 0 0, L_0000000002f0ccf0;  alias, 1 drivers
v0000000002e11490_0 .net "q", 0 0, v0000000002e10db0_0;  alias, 1 drivers
v0000000002e11e90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e10db0_0 .var "state", 0 0;
v0000000002e11670_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e9bb70 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e10f90_0 .net8 "Bitline1", 0 0, p0000000002e46a58;  1 drivers, strength-aware
v0000000002e11d50_0 .net8 "Bitline2", 0 0, p0000000002e46a88;  1 drivers, strength-aware
v0000000002e11fd0_0 .net "D", 0 0, L_0000000002f0da10;  1 drivers
v0000000002e12070_0 .net "Q", 0 0, v0000000002e0feb0_0;  1 drivers
v0000000002e0ff50_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002e11030_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002e0fff0_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e46ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e115d0_0 name=_s0
o0000000002e46ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e136f0_0 name=_s10
v0000000002e13b50_0 .net *"_s12", 0 0, L_0000000002f0dab0;  1 drivers
o0000000002e46b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e13fb0_0 name=_s2
v0000000002e147d0_0 .net *"_s4", 0 0, L_0000000002f0d830;  1 drivers
o0000000002e46ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e144b0_0 name=_s8
v0000000002e12cf0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e138d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0d830 .functor MUXZ 1, o0000000002e46b48, v0000000002e0feb0_0, L_0000000002f13af0, C4<>;
L_0000000002f0d8d0 .functor MUXZ 1, L_0000000002f0d830, o0000000002e46ab8, o0000000002d40088, C4<>;
L_0000000002f0dab0 .functor MUXZ 1, o0000000002e46ae8, v0000000002e0feb0_0, L_0000000002f13c30, C4<>;
L_0000000002f0d970 .functor MUXZ 1, L_0000000002f0dab0, o0000000002e46ba8, o0000000002d40088, C4<>;
S_0000000002e9c470 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9bb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e10b30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e10e50_0 .net "d", 0 0, L_0000000002f0da10;  alias, 1 drivers
v0000000002e118f0_0 .net "q", 0 0, v0000000002e0feb0_0;  alias, 1 drivers
v0000000002e0fb90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e0feb0_0 .var "state", 0 0;
v0000000002e11cb0_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e97c70 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e14730_0 .net8 "Bitline1", 0 0, p0000000002e46ed8;  1 drivers, strength-aware
v0000000002e13dd0_0 .net8 "Bitline2", 0 0, p0000000002e46f08;  1 drivers, strength-aware
v0000000002e13970_0 .net "D", 0 0, L_0000000002f11070;  1 drivers
v0000000002e14230_0 .net "Q", 0 0, v0000000002e13830_0;  1 drivers
v0000000002e145f0_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002e14690_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002e12890_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e46f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e13a10_0 name=_s0
o0000000002e46f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e12ed0_0 name=_s10
v0000000002e13790_0 .net *"_s12", 0 0, L_0000000002f10530;  1 drivers
o0000000002e46fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e126b0_0 name=_s2
v0000000002e12430_0 .net *"_s4", 0 0, L_0000000002f0f950;  1 drivers
o0000000002e47028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e14870_0 name=_s8
v0000000002e12390_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e14410_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0f950 .functor MUXZ 1, o0000000002e46fc8, v0000000002e13830_0, L_0000000002f13af0, C4<>;
L_0000000002f10df0 .functor MUXZ 1, L_0000000002f0f950, o0000000002e46f38, o0000000002d40088, C4<>;
L_0000000002f10530 .functor MUXZ 1, o0000000002e46f68, v0000000002e13830_0, L_0000000002f13c30, C4<>;
L_0000000002f10fd0 .functor MUXZ 1, L_0000000002f10530, o0000000002e47028, o0000000002d40088, C4<>;
S_0000000002e9a070 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e97c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e13d30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e131f0_0 .net "d", 0 0, L_0000000002f11070;  alias, 1 drivers
v0000000002e12570_0 .net "q", 0 0, v0000000002e13830_0;  alias, 1 drivers
v0000000002e14550_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e13830_0 .var "state", 0 0;
v0000000002e13bf0_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e9adf0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e13e70_0 .net8 "Bitline1", 0 0, p0000000002e47358;  1 drivers, strength-aware
v0000000002e14050_0 .net8 "Bitline2", 0 0, p0000000002e47388;  1 drivers, strength-aware
v0000000002e140f0_0 .net "D", 0 0, L_0000000002f10490;  1 drivers
v0000000002e13ab0_0 .net "Q", 0 0, v0000000002e12a70_0;  1 drivers
v0000000002e142d0_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002e121b0_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002e13470_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e473b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e129d0_0 name=_s0
o0000000002e473e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e122f0_0 name=_s10
v0000000002e12250_0 .net *"_s12", 0 0, L_0000000002f0f630;  1 drivers
o0000000002e47448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e124d0_0 name=_s2
v0000000002e13f10_0 .net *"_s4", 0 0, L_0000000002f11110;  1 drivers
o0000000002e474a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e12b10_0 name=_s8
v0000000002e133d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e14190_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f11110 .functor MUXZ 1, o0000000002e47448, v0000000002e12a70_0, L_0000000002f13af0, C4<>;
L_0000000002f0fa90 .functor MUXZ 1, L_0000000002f11110, o0000000002e473b8, o0000000002d40088, C4<>;
L_0000000002f0f630 .functor MUXZ 1, o0000000002e473e8, v0000000002e12a70_0, L_0000000002f13c30, C4<>;
L_0000000002f10030 .functor MUXZ 1, L_0000000002f0f630, o0000000002e474a8, o0000000002d40088, C4<>;
S_0000000002e9aaf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9adf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e12c50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e14910_0 .net "d", 0 0, L_0000000002f10490;  alias, 1 drivers
v0000000002e130b0_0 .net "q", 0 0, v0000000002e12a70_0;  alias, 1 drivers
v0000000002e12bb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e12a70_0 .var "state", 0 0;
v0000000002e13c90_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e98870 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e13650_0 .net8 "Bitline1", 0 0, p0000000002e477d8;  1 drivers, strength-aware
v0000000002e127f0_0 .net8 "Bitline2", 0 0, p0000000002e47808;  1 drivers, strength-aware
v0000000002e12f70_0 .net "D", 0 0, L_0000000002f0fe50;  1 drivers
v0000000002e13510_0 .net "Q", 0 0, v0000000002e12e30_0;  1 drivers
v0000000002e13010_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002e13150_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002e13290_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e47838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e13330_0 name=_s0
o0000000002e47868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e135b0_0 name=_s10
v0000000002e15a90_0 .net *"_s12", 0 0, L_0000000002f11390;  1 drivers
o0000000002e478c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e16710_0 name=_s2
v0000000002e162b0_0 .net *"_s4", 0 0, L_0000000002f111b0;  1 drivers
o0000000002e47928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e16530_0 name=_s8
v0000000002e15c70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e16a30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f111b0 .functor MUXZ 1, o0000000002e478c8, v0000000002e12e30_0, L_0000000002f13af0, C4<>;
L_0000000002f11250 .functor MUXZ 1, L_0000000002f111b0, o0000000002e47838, o0000000002d40088, C4<>;
L_0000000002f11390 .functor MUXZ 1, o0000000002e47868, v0000000002e12e30_0, L_0000000002f13c30, C4<>;
L_0000000002f107b0 .functor MUXZ 1, L_0000000002f11390, o0000000002e47928, o0000000002d40088, C4<>;
S_0000000002e9cef0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e98870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e14370_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e12610_0 .net "d", 0 0, L_0000000002f0fe50;  alias, 1 drivers
v0000000002e12d90_0 .net "q", 0 0, v0000000002e12e30_0;  alias, 1 drivers
v0000000002e12750_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e12e30_0 .var "state", 0 0;
v0000000002e12930_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e9c8f0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e14eb0_0 .net8 "Bitline1", 0 0, p0000000002e47c58;  1 drivers, strength-aware
v0000000002e16ad0_0 .net8 "Bitline2", 0 0, p0000000002e47c88;  1 drivers, strength-aware
v0000000002e14f50_0 .net "D", 0 0, L_0000000002f11570;  1 drivers
v0000000002e14ff0_0 .net "Q", 0 0, v0000000002e160d0_0;  1 drivers
v0000000002e16d50_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002e149b0_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002e14d70_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e47cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e14e10_0 name=_s0
o0000000002e47ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e16df0_0 name=_s10
v0000000002e163f0_0 .net *"_s12", 0 0, L_0000000002f10350;  1 drivers
o0000000002e47d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e16b70_0 name=_s2
v0000000002e15590_0 .net *"_s4", 0 0, L_0000000002f100d0;  1 drivers
o0000000002e47da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e14af0_0 name=_s8
v0000000002e16350_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e15450_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f100d0 .functor MUXZ 1, o0000000002e47d48, v0000000002e160d0_0, L_0000000002f13af0, C4<>;
L_0000000002f102b0 .functor MUXZ 1, L_0000000002f100d0, o0000000002e47cb8, o0000000002d40088, C4<>;
L_0000000002f10350 .functor MUXZ 1, o0000000002e47ce8, v0000000002e160d0_0, L_0000000002f13c30, C4<>;
L_0000000002f103f0 .functor MUXZ 1, L_0000000002f10350, o0000000002e47da8, o0000000002d40088, C4<>;
S_0000000002e99470 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9c8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e16fd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e17070_0 .net "d", 0 0, L_0000000002f11570;  alias, 1 drivers
v0000000002e16cb0_0 .net "q", 0 0, v0000000002e160d0_0;  alias, 1 drivers
v0000000002e154f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e160d0_0 .var "state", 0 0;
v0000000002e15b30_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e97df0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e15630_0 .net8 "Bitline1", 0 0, p0000000002e480d8;  1 drivers, strength-aware
v0000000002e14b90_0 .net8 "Bitline2", 0 0, p0000000002e48108;  1 drivers, strength-aware
v0000000002e15310_0 .net "D", 0 0, L_0000000002f10850;  1 drivers
v0000000002e15130_0 .net "Q", 0 0, v0000000002e15e50_0;  1 drivers
v0000000002e151d0_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002e14c30_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002e153b0_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e48138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e168f0_0 name=_s0
o0000000002e48168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e16e90_0 name=_s10
v0000000002e15770_0 .net *"_s12", 0 0, L_0000000002f0eff0;  1 drivers
o0000000002e481c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e15810_0 name=_s2
v0000000002e16c10_0 .net *"_s4", 0 0, L_0000000002f114d0;  1 drivers
o0000000002e48228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e16030_0 name=_s8
v0000000002e17110_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e158b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f114d0 .functor MUXZ 1, o0000000002e481c8, v0000000002e15e50_0, L_0000000002f13af0, C4<>;
L_0000000002f105d0 .functor MUXZ 1, L_0000000002f114d0, o0000000002e48138, o0000000002d40088, C4<>;
L_0000000002f0eff0 .functor MUXZ 1, o0000000002e48168, v0000000002e15e50_0, L_0000000002f13c30, C4<>;
L_0000000002f0f590 .functor MUXZ 1, L_0000000002f0eff0, o0000000002e48228, o0000000002d40088, C4<>;
S_0000000002e99bf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e97df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e15090_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e156d0_0 .net "d", 0 0, L_0000000002f10850;  alias, 1 drivers
v0000000002e14cd0_0 .net "q", 0 0, v0000000002e15e50_0;  alias, 1 drivers
v0000000002e15d10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e15e50_0 .var "state", 0 0;
v0000000002e15270_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e983f0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e14a50_0 .net8 "Bitline1", 0 0, p0000000002e48558;  1 drivers, strength-aware
v0000000002e15ef0_0 .net8 "Bitline2", 0 0, p0000000002e48588;  1 drivers, strength-aware
v0000000002e15f90_0 .net "D", 0 0, L_0000000002f10ad0;  1 drivers
v0000000002e16170_0 .net "Q", 0 0, v0000000002e159f0_0;  1 drivers
v0000000002e16210_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002e16490_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002e165d0_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e485b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e16670_0 name=_s0
o0000000002e485e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e167b0_0 name=_s10
v0000000002e16990_0 .net *"_s12", 0 0, L_0000000002f0f090;  1 drivers
o0000000002e48648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb8f90_0 name=_s2
v0000000002eba7f0_0 .net *"_s4", 0 0, L_0000000002f108f0;  1 drivers
o0000000002e486a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb88b0_0 name=_s8
v0000000002ebaa70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eba890_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f108f0 .functor MUXZ 1, o0000000002e48648, v0000000002e159f0_0, L_0000000002f13af0, C4<>;
L_0000000002f10a30 .functor MUXZ 1, L_0000000002f108f0, o0000000002e485b8, o0000000002d40088, C4<>;
L_0000000002f0f090 .functor MUXZ 1, o0000000002e485e8, v0000000002e159f0_0, L_0000000002f13c30, C4<>;
L_0000000002f0f450 .functor MUXZ 1, L_0000000002f0f090, o0000000002e486a8, o0000000002d40088, C4<>;
S_0000000002e97370 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e983f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e16f30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e16850_0 .net "d", 0 0, L_0000000002f10ad0;  alias, 1 drivers
v0000000002e15db0_0 .net "q", 0 0, v0000000002e159f0_0;  alias, 1 drivers
v0000000002e15950_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002e159f0_0 .var "state", 0 0;
v0000000002e15bd0_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e98cf0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb8a90_0 .net8 "Bitline1", 0 0, p0000000002e489d8;  1 drivers, strength-aware
v0000000002eb8770_0 .net8 "Bitline2", 0 0, p0000000002e48a08;  1 drivers, strength-aware
v0000000002ebab10_0 .net "D", 0 0, L_0000000002f0e2d0;  1 drivers
v0000000002eb86d0_0 .net "Q", 0 0, v0000000002eb8bd0_0;  1 drivers
v0000000002eb9d50_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002eb92b0_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002eb8c70_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e48a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eba2f0_0 name=_s0
o0000000002e48a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb9e90_0 name=_s10
v0000000002eb9df0_0 .net *"_s12", 0 0, L_0000000002f0dfb0;  1 drivers
o0000000002e48ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb8630_0 name=_s2
v0000000002eba750_0 .net *"_s4", 0 0, L_0000000002f0ddd0;  1 drivers
o0000000002e48b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb9350_0 name=_s8
v0000000002eb9490_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb8ef0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0ddd0 .functor MUXZ 1, o0000000002e48ac8, v0000000002eb8bd0_0, L_0000000002f13af0, C4<>;
L_0000000002f0de70 .functor MUXZ 1, L_0000000002f0ddd0, o0000000002e48a38, o0000000002d40088, C4<>;
L_0000000002f0dfb0 .functor MUXZ 1, o0000000002e48a68, v0000000002eb8bd0_0, L_0000000002f13c30, C4<>;
L_0000000002f0e0f0 .functor MUXZ 1, L_0000000002f0dfb0, o0000000002e48b28, o0000000002d40088, C4<>;
S_0000000002e9b270 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e98cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb98f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb8950_0 .net "d", 0 0, L_0000000002f0e2d0;  alias, 1 drivers
v0000000002eb93f0_0 .net "q", 0 0, v0000000002eb8bd0_0;  alias, 1 drivers
v0000000002eba070_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb8bd0_0 .var "state", 0 0;
v0000000002eb89f0_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e971f0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb8b30_0 .net8 "Bitline1", 0 0, p0000000002e48e58;  1 drivers, strength-aware
v0000000002eb8db0_0 .net8 "Bitline2", 0 0, p0000000002e48e88;  1 drivers, strength-aware
v0000000002eba390_0 .net "D", 0 0, L_0000000002f0f6d0;  1 drivers
v0000000002eba4d0_0 .net "Q", 0 0, v0000000002eba1b0_0;  1 drivers
v0000000002eba570_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002eb9030_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002eb9210_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e48eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb9c10_0 name=_s0
o0000000002e48ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb90d0_0 name=_s10
v0000000002eb8e50_0 .net *"_s12", 0 0, L_0000000002f0f4f0;  1 drivers
o0000000002e48f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eba430_0 name=_s2
v0000000002eba610_0 .net *"_s4", 0 0, L_0000000002f0e370;  1 drivers
o0000000002e48fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb9170_0 name=_s8
v0000000002eb8810_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eba250_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0e370 .functor MUXZ 1, o0000000002e48f48, v0000000002eba1b0_0, L_0000000002f13af0, C4<>;
L_0000000002f0fb30 .functor MUXZ 1, L_0000000002f0e370, o0000000002e48eb8, o0000000002d40088, C4<>;
L_0000000002f0f4f0 .functor MUXZ 1, o0000000002e48ee8, v0000000002eba1b0_0, L_0000000002f13c30, C4<>;
L_0000000002f0f9f0 .functor MUXZ 1, L_0000000002f0f4f0, o0000000002e48fa8, o0000000002d40088, C4<>;
S_0000000002e9b9f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e971f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb9670_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb9f30_0 .net "d", 0 0, L_0000000002f0f6d0;  alias, 1 drivers
v0000000002eba9d0_0 .net "q", 0 0, v0000000002eba1b0_0;  alias, 1 drivers
v0000000002eb8d10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eba1b0_0 .var "state", 0 0;
v0000000002eb9b70_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e97670 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb9850_0 .net8 "Bitline1", 0 0, p0000000002e492d8;  1 drivers, strength-aware
v0000000002eb9990_0 .net8 "Bitline2", 0 0, p0000000002e49308;  1 drivers, strength-aware
v0000000002eba6b0_0 .net "D", 0 0, L_0000000002f0fef0;  1 drivers
v0000000002ebabb0_0 .net "Q", 0 0, v0000000002eb9710_0;  1 drivers
v0000000002eb9a30_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002eb9ad0_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002ebac50_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e49338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb9fd0_0 name=_s0
o0000000002e49368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eba110_0 name=_s10
v0000000002eb84f0_0 .net *"_s12", 0 0, L_0000000002f0f810;  1 drivers
o0000000002e493c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb8590_0 name=_s2
v0000000002ebcc30_0 .net *"_s4", 0 0, L_0000000002f0f770;  1 drivers
o0000000002e49428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebd090_0 name=_s8
v0000000002ebacf0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ebb150_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0f770 .functor MUXZ 1, o0000000002e493c8, v0000000002eb9710_0, L_0000000002f13af0, C4<>;
L_0000000002f0f310 .functor MUXZ 1, L_0000000002f0f770, o0000000002e49338, o0000000002d40088, C4<>;
L_0000000002f0f810 .functor MUXZ 1, o0000000002e49368, v0000000002eb9710_0, L_0000000002f13c30, C4<>;
L_0000000002f10b70 .functor MUXZ 1, L_0000000002f0f810, o0000000002e49428, o0000000002d40088, C4<>;
S_0000000002e9c5f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e97670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb9530_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb95d0_0 .net "d", 0 0, L_0000000002f0fef0;  alias, 1 drivers
v0000000002eba930_0 .net "q", 0 0, v0000000002eb9710_0;  alias, 1 drivers
v0000000002eb9cb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb9710_0 .var "state", 0 0;
v0000000002eb97b0_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e97f70 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ebc550_0 .net8 "Bitline1", 0 0, p0000000002e49758;  1 drivers, strength-aware
v0000000002ebb510_0 .net8 "Bitline2", 0 0, p0000000002e49788;  1 drivers, strength-aware
v0000000002ebba10_0 .net "D", 0 0, L_0000000002f10c10;  1 drivers
v0000000002ebc690_0 .net "Q", 0 0, v0000000002ebc870_0;  1 drivers
v0000000002ebc230_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002ebd310_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002ebccd0_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e497b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebd3b0_0 name=_s0
o0000000002e497e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebcff0_0 name=_s10
v0000000002ebc410_0 .net *"_s12", 0 0, L_0000000002f10670;  1 drivers
o0000000002e49848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebbe70_0 name=_s2
v0000000002ebc370_0 .net *"_s4", 0 0, L_0000000002f0ef50;  1 drivers
o0000000002e498a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebbc90_0 name=_s8
v0000000002ebceb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ebaed0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0ef50 .functor MUXZ 1, o0000000002e49848, v0000000002ebc870_0, L_0000000002f13af0, C4<>;
L_0000000002f10e90 .functor MUXZ 1, L_0000000002f0ef50, o0000000002e497b8, o0000000002d40088, C4<>;
L_0000000002f10670 .functor MUXZ 1, o0000000002e497e8, v0000000002ebc870_0, L_0000000002f13c30, C4<>;
L_0000000002f0fbd0 .functor MUXZ 1, L_0000000002f10670, o0000000002e498a8, o0000000002d40088, C4<>;
S_0000000002e998f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e97f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ebbdd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ebcb90_0 .net "d", 0 0, L_0000000002f10c10;  alias, 1 drivers
v0000000002ebc9b0_0 .net "q", 0 0, v0000000002ebc870_0;  alias, 1 drivers
v0000000002ebae30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ebc870_0 .var "state", 0 0;
v0000000002ebbfb0_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e97070 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ebd1d0_0 .net8 "Bitline1", 0 0, p0000000002e49bd8;  1 drivers, strength-aware
v0000000002ebb6f0_0 .net8 "Bitline2", 0 0, p0000000002e49c08;  1 drivers, strength-aware
v0000000002ebb3d0_0 .net "D", 0 0, L_0000000002f0f1d0;  1 drivers
v0000000002ebb0b0_0 .net "Q", 0 0, v0000000002ebaf70_0;  1 drivers
v0000000002ebb010_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002ebb290_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002ebc2d0_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e49c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebbd30_0 name=_s0
o0000000002e49c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebb8d0_0 name=_s10
v0000000002ebc910_0 .net *"_s12", 0 0, L_0000000002f10cb0;  1 drivers
o0000000002e49cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebbf10_0 name=_s2
v0000000002ebc7d0_0 .net *"_s4", 0 0, L_0000000002f0fc70;  1 drivers
o0000000002e49d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebbab0_0 name=_s8
v0000000002ebcaf0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ebbb50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0fc70 .functor MUXZ 1, o0000000002e49cc8, v0000000002ebaf70_0, L_0000000002f13af0, C4<>;
L_0000000002f0fd10 .functor MUXZ 1, L_0000000002f0fc70, o0000000002e49c38, o0000000002d40088, C4<>;
L_0000000002f10cb0 .functor MUXZ 1, o0000000002e49c68, v0000000002ebaf70_0, L_0000000002f13c30, C4<>;
L_0000000002f0f3b0 .functor MUXZ 1, L_0000000002f10cb0, o0000000002e49d28, o0000000002d40088, C4<>;
S_0000000002e9ca70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e97070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ebc730_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ebd130_0 .net "d", 0 0, L_0000000002f0f1d0;  alias, 1 drivers
v0000000002ebb1f0_0 .net "q", 0 0, v0000000002ebaf70_0;  alias, 1 drivers
v0000000002ebd270_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ebaf70_0 .var "state", 0 0;
v0000000002ebc5f0_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e9be70 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ebc190_0 .net8 "Bitline1", 0 0, p0000000002e4a058;  1 drivers, strength-aware
v0000000002ebce10_0 .net8 "Bitline2", 0 0, p0000000002e4a088;  1 drivers, strength-aware
v0000000002ebc4b0_0 .net "D", 0 0, L_0000000002f0f130;  1 drivers
v0000000002ebca50_0 .net "Q", 0 0, v0000000002ebc0f0_0;  1 drivers
v0000000002ebb330_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002ebb470_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002ebb5b0_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e4a0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebb970_0 name=_s0
o0000000002e4a0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebb650_0 name=_s10
v0000000002ebb830_0 .net *"_s12", 0 0, L_0000000002f0f270;  1 drivers
o0000000002e4a148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebcf50_0 name=_s2
v0000000002ebbbf0_0 .net *"_s4", 0 0, L_0000000002f10170;  1 drivers
o0000000002e4a1a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebd810_0 name=_s8
v0000000002ebe710_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ebf110_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f10170 .functor MUXZ 1, o0000000002e4a148, v0000000002ebc0f0_0, L_0000000002f13af0, C4<>;
L_0000000002f10710 .functor MUXZ 1, L_0000000002f10170, o0000000002e4a0b8, o0000000002d40088, C4<>;
L_0000000002f0f270 .functor MUXZ 1, o0000000002e4a0e8, v0000000002ebc0f0_0, L_0000000002f13c30, C4<>;
L_0000000002f10990 .functor MUXZ 1, L_0000000002f0f270, o0000000002e4a1a8, o0000000002d40088, C4<>;
S_0000000002e995f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9be70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ebb790_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ebc050_0 .net "d", 0 0, L_0000000002f0f130;  alias, 1 drivers
v0000000002ebd450_0 .net "q", 0 0, v0000000002ebc0f0_0;  alias, 1 drivers
v0000000002ebad90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ebc0f0_0 .var "state", 0 0;
v0000000002ebcd70_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e977f0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ebecb0_0 .net8 "Bitline1", 0 0, p0000000002e4a4d8;  1 drivers, strength-aware
v0000000002ebed50_0 .net8 "Bitline2", 0 0, p0000000002e4a508;  1 drivers, strength-aware
v0000000002ebe850_0 .net "D", 0 0, L_0000000002f11430;  1 drivers
v0000000002ebd950_0 .net "Q", 0 0, v0000000002ebd6d0_0;  1 drivers
v0000000002ebe350_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002ebd9f0_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002ebeb70_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e4a538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebd590_0 name=_s0
o0000000002e4a568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebf2f0_0 name=_s10
v0000000002ebf1b0_0 .net *"_s12", 0 0, L_0000000002f10f30;  1 drivers
o0000000002e4a5c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebea30_0 name=_s2
v0000000002ebdb30_0 .net *"_s4", 0 0, L_0000000002f0ff90;  1 drivers
o0000000002e4a628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebe2b0_0 name=_s8
v0000000002ebd4f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ebefd0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0ff90 .functor MUXZ 1, o0000000002e4a5c8, v0000000002ebd6d0_0, L_0000000002f13af0, C4<>;
L_0000000002f0fdb0 .functor MUXZ 1, L_0000000002f0ff90, o0000000002e4a538, o0000000002d40088, C4<>;
L_0000000002f10f30 .functor MUXZ 1, o0000000002e4a568, v0000000002ebd6d0_0, L_0000000002f13c30, C4<>;
L_0000000002f10d50 .functor MUXZ 1, L_0000000002f10f30, o0000000002e4a628, o0000000002d40088, C4<>;
S_0000000002e9cd70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e977f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ebead0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ebdbd0_0 .net "d", 0 0, L_0000000002f11430;  alias, 1 drivers
v0000000002ebda90_0 .net "q", 0 0, v0000000002ebd6d0_0;  alias, 1 drivers
v0000000002ebddb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ebd6d0_0 .var "state", 0 0;
v0000000002ebe8f0_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e9a1f0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002e99a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ebf390_0 .net8 "Bitline1", 0 0, p0000000002e4a958;  1 drivers, strength-aware
v0000000002ebd770_0 .net8 "Bitline2", 0 0, p0000000002e4a988;  1 drivers, strength-aware
v0000000002ebec10_0 .net "D", 0 0, L_0000000002f0ee10;  1 drivers
v0000000002ebe490_0 .net "Q", 0 0, v0000000002ebe3f0_0;  1 drivers
v0000000002ebe990_0 .net "ReadEnable1", 0 0, L_0000000002f13af0;  alias, 1 drivers
v0000000002ebee90_0 .net "ReadEnable2", 0 0, L_0000000002f13c30;  alias, 1 drivers
v0000000002ebdef0_0 .net "WriteEnable", 0 0, L_0000000002f12150;  alias, 1 drivers
o0000000002e4a9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebdf90_0 name=_s0
o0000000002e4a9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebe5d0_0 name=_s10
v0000000002ebef30_0 .net *"_s12", 0 0, L_0000000002f0f8b0;  1 drivers
o0000000002e4aa48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebf070_0 name=_s2
v0000000002ebf250_0 .net *"_s4", 0 0, L_0000000002f0eeb0;  1 drivers
o0000000002e4aaa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ebe030_0 name=_s8
v0000000002ebd8b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ebe0d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f0eeb0 .functor MUXZ 1, o0000000002e4aa48, v0000000002ebe3f0_0, L_0000000002f13af0, C4<>;
L_0000000002f10210 .functor MUXZ 1, L_0000000002f0eeb0, o0000000002e4a9b8, o0000000002d40088, C4<>;
L_0000000002f0f8b0 .functor MUXZ 1, o0000000002e4a9e8, v0000000002ebe3f0_0, L_0000000002f13c30, C4<>;
L_0000000002f112f0 .functor MUXZ 1, L_0000000002f0f8b0, o0000000002e4aaa8, o0000000002d40088, C4<>;
S_0000000002e9b870 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9a1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ebd630_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ebde50_0 .net "d", 0 0, L_0000000002f0ee10;  alias, 1 drivers
v0000000002ebedf0_0 .net "q", 0 0, v0000000002ebe3f0_0;  alias, 1 drivers
v0000000002ebdd10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ebe3f0_0 .var "state", 0 0;
v0000000002ebdc70_0 .net "wen", 0 0, L_0000000002f12150;  alias, 1 drivers
S_0000000002e99770 .scope module, "R6" "Register" 2 65, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002eada50_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002eabf70_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002ead7d0_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002eacfb0_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  1 drivers
v0000000002eabd90_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  1 drivers
v0000000002ead410_0 .net "WriteReg", 0 0, L_0000000002f16070;  1 drivers
v0000000002eac510_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ead050_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f125b0 .part o0000000002d449d8, 0, 1;
L_0000000002f13d70 .part o0000000002d449d8, 1, 1;
L_0000000002f134b0 .part o0000000002d449d8, 2, 1;
L_0000000002f11f70 .part o0000000002d449d8, 3, 1;
L_0000000002f13910 .part o0000000002d449d8, 4, 1;
L_0000000002f12290 .part o0000000002d449d8, 5, 1;
L_0000000002f12330 .part o0000000002d449d8, 6, 1;
L_0000000002f12e70 .part o0000000002d449d8, 7, 1;
L_0000000002f128d0 .part o0000000002d449d8, 8, 1;
L_0000000002f12b50 .part o0000000002d449d8, 9, 1;
L_0000000002f13050 .part o0000000002d449d8, 10, 1;
L_0000000002f11bb0 .part o0000000002d449d8, 11, 1;
L_0000000002f15210 .part o0000000002d449d8, 12, 1;
L_0000000002f162f0 .part o0000000002d449d8, 13, 1;
L_0000000002f146d0 .part o0000000002d449d8, 14, 1;
L_0000000002f14810 .part o0000000002d449d8, 15, 1;
p0000000002e4af88 .port I0000000002ce9000, L_0000000002f12fb0;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002e4af88;
p0000000002e4afb8 .port I0000000002ce8900, L_0000000002f13cd0;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002e4afb8;
p0000000002e4b468 .port I0000000002ce9000, L_0000000002f11d90;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002e4b468;
p0000000002e4b498 .port I0000000002ce8900, L_0000000002f11ed0;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002e4b498;
p0000000002e4d3e8 .port I0000000002ce9000, L_0000000002f126f0;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002e4d3e8;
p0000000002e4d418 .port I0000000002ce8900, L_0000000002f13730;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002e4d418;
p0000000002e4d868 .port I0000000002ce9000, L_0000000002f11b10;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002e4d868;
p0000000002e4d898 .port I0000000002ce8900, L_0000000002f11610;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002e4d898;
p0000000002e4dce8 .port I0000000002ce9000, L_0000000002f13230;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002e4dce8;
p0000000002e4dd18 .port I0000000002ce8900, L_0000000002f12dd0;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002e4dd18;
p0000000002e4e168 .port I0000000002ce9000, L_0000000002f12010;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002e4e168;
p0000000002e4e198 .port I0000000002ce8900, L_0000000002f123d0;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002e4e198;
p0000000002e4e5e8 .port I0000000002ce9000, L_0000000002f120b0;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002e4e5e8;
p0000000002e4e618 .port I0000000002ce8900, L_0000000002f12970;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002e4e618;
p0000000002e4ea68 .port I0000000002ce9000, L_0000000002f139b0;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002e4ea68;
p0000000002e4ea98 .port I0000000002ce8900, L_0000000002f135f0;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002e4ea98;
p0000000002e4eee8 .port I0000000002ce9000, L_0000000002f12510;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002e4eee8;
p0000000002e4ef18 .port I0000000002ce8900, L_0000000002f12830;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002e4ef18;
p0000000002e4f368 .port I0000000002ce9000, L_0000000002f11890;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002e4f368;
p0000000002e4f398 .port I0000000002ce8900, L_0000000002f11930;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002e4f398;
p0000000002e4b8e8 .port I0000000002ce9000, L_0000000002f119d0;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002e4b8e8;
p0000000002e4b918 .port I0000000002ce8900, L_0000000002f12f10;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002e4b918;
p0000000002e4bd68 .port I0000000002ce9000, L_0000000002f13190;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002e4bd68;
p0000000002e4bd98 .port I0000000002ce8900, L_0000000002f13370;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002e4bd98;
p0000000002e4c1e8 .port I0000000002ce9000, L_0000000002f14130;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002e4c1e8;
p0000000002e4c218 .port I0000000002ce8900, L_0000000002f15030;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002e4c218;
p0000000002e4c668 .port I0000000002ce9000, L_0000000002f15ad0;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002e4c668;
p0000000002e4c698 .port I0000000002ce8900, L_0000000002f14a90;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002e4c698;
p0000000002e4cae8 .port I0000000002ce9000, L_0000000002f14950;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002e4cae8;
p0000000002e4cb18 .port I0000000002ce8900, L_0000000002f14770;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002e4cb18;
p0000000002e4cf68 .port I0000000002ce9000, L_0000000002f15f30;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002e4cf68;
p0000000002e4cf98 .port I0000000002ce8900, L_0000000002f152b0;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002e4cf98;
S_0000000002e99d70 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e9f630_0 .net8 "Bitline1", 0 0, p0000000002e4af88;  1 drivers, strength-aware
v0000000002ea0df0_0 .net8 "Bitline2", 0 0, p0000000002e4afb8;  1 drivers, strength-aware
v0000000002ea0990_0 .net "D", 0 0, L_0000000002f125b0;  1 drivers
v0000000002e9f950_0 .net "Q", 0 0, v0000000002ea0cb0_0;  1 drivers
v0000000002ea1750_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea1930_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002e9fbd0_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4b048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9f9f0_0 name=_s0
o0000000002e4b078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9f810_0 name=_s10
v0000000002ea0530_0 .net *"_s12", 0 0, L_0000000002f11cf0;  1 drivers
o0000000002e4b0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea00d0_0 name=_s2
v0000000002e9f590_0 .net *"_s4", 0 0, L_0000000002f13a50;  1 drivers
o0000000002e4b138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea0a30_0 name=_s8
v0000000002ea19d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea0d50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f13a50 .functor MUXZ 1, o0000000002e4b0d8, v0000000002ea0cb0_0, L_0000000002f12a10, C4<>;
L_0000000002f12fb0 .functor MUXZ 1, L_0000000002f13a50, o0000000002e4b048, o0000000002d40088, C4<>;
L_0000000002f11cf0 .functor MUXZ 1, o0000000002e4b078, v0000000002ea0cb0_0, L_0000000002f15350, C4<>;
L_0000000002f13cd0 .functor MUXZ 1, L_0000000002f11cf0, o0000000002e4b138, o0000000002d40088, C4<>;
S_0000000002e99ef0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e99d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea1890_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002e9f4f0_0 .net "d", 0 0, L_0000000002f125b0;  alias, 1 drivers
v0000000002ea1250_0 .net "q", 0 0, v0000000002ea0cb0_0;  alias, 1 drivers
v0000000002ea0b70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea0cb0_0 .var "state", 0 0;
v0000000002ea1110_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e9c770 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e9f770_0 .net8 "Bitline1", 0 0, p0000000002e4b468;  1 drivers, strength-aware
v0000000002ea08f0_0 .net8 "Bitline2", 0 0, p0000000002e4b498;  1 drivers, strength-aware
v0000000002ea1c50_0 .net "D", 0 0, L_0000000002f13d70;  1 drivers
v0000000002ea12f0_0 .net "Q", 0 0, v0000000002ea0850_0;  1 drivers
v0000000002ea0ad0_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea1a70_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea1bb0_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4b4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea03f0_0 name=_s0
o0000000002e4b4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9fc70_0 name=_s10
v0000000002ea0e90_0 .net *"_s12", 0 0, L_0000000002f121f0;  1 drivers
o0000000002e4b558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea0f30_0 name=_s2
v0000000002e9fa90_0 .net *"_s4", 0 0, L_0000000002f12d30;  1 drivers
o0000000002e4b5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9ff90_0 name=_s8
v0000000002ea0490_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea05d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f12d30 .functor MUXZ 1, o0000000002e4b558, v0000000002ea0850_0, L_0000000002f12a10, C4<>;
L_0000000002f11d90 .functor MUXZ 1, L_0000000002f12d30, o0000000002e4b4c8, o0000000002d40088, C4<>;
L_0000000002f121f0 .functor MUXZ 1, o0000000002e4b4f8, v0000000002ea0850_0, L_0000000002f15350, C4<>;
L_0000000002f11ed0 .functor MUXZ 1, L_0000000002f121f0, o0000000002e4b5b8, o0000000002d40088, C4<>;
S_0000000002e980f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9c770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea1b10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea0350_0 .net "d", 0 0, L_0000000002f13d70;  alias, 1 drivers
v0000000002ea02b0_0 .net "q", 0 0, v0000000002ea0850_0;  alias, 1 drivers
v0000000002ea0670_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea0850_0 .var "state", 0 0;
v0000000002ea11b0_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e9bcf0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e9f8b0_0 .net8 "Bitline1", 0 0, p0000000002e4b8e8;  1 drivers, strength-aware
v0000000002ea1430_0 .net8 "Bitline2", 0 0, p0000000002e4b918;  1 drivers, strength-aware
v0000000002e9fdb0_0 .net "D", 0 0, L_0000000002f13050;  1 drivers
v0000000002ea14d0_0 .net "Q", 0 0, v0000000002ea0c10_0;  1 drivers
v0000000002ea1570_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002e9fb30_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea0210_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4b948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea1610_0 name=_s0
o0000000002e4b978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9fef0_0 name=_s10
v0000000002e9fd10_0 .net *"_s12", 0 0, L_0000000002f11a70;  1 drivers
o0000000002e4b9d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea16b0_0 name=_s2
v0000000002e9fe50_0 .net *"_s4", 0 0, L_0000000002f12bf0;  1 drivers
o0000000002e4ba38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea0170_0 name=_s8
v0000000002ea1e30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea39b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f12bf0 .functor MUXZ 1, o0000000002e4b9d8, v0000000002ea0c10_0, L_0000000002f12a10, C4<>;
L_0000000002f119d0 .functor MUXZ 1, L_0000000002f12bf0, o0000000002e4b948, o0000000002d40088, C4<>;
L_0000000002f11a70 .functor MUXZ 1, o0000000002e4b978, v0000000002ea0c10_0, L_0000000002f15350, C4<>;
L_0000000002f12f10 .functor MUXZ 1, L_0000000002f11a70, o0000000002e4ba38, o0000000002d40088, C4<>;
S_0000000002e9bff0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea07b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea0030_0 .net "d", 0 0, L_0000000002f13050;  alias, 1 drivers
v0000000002ea0fd0_0 .net "q", 0 0, v0000000002ea0c10_0;  alias, 1 drivers
v0000000002e9f6d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea0c10_0 .var "state", 0 0;
v0000000002ea1390_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e97970 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea26f0_0 .net8 "Bitline1", 0 0, p0000000002e4bd68;  1 drivers, strength-aware
v0000000002ea25b0_0 .net8 "Bitline2", 0 0, p0000000002e4bd98;  1 drivers, strength-aware
v0000000002ea3e10_0 .net "D", 0 0, L_0000000002f11bb0;  1 drivers
v0000000002ea4090_0 .net "Q", 0 0, v0000000002ea2330_0;  1 drivers
v0000000002ea2fb0_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea3230_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea3b90_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4bdc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea2470_0 name=_s0
o0000000002e4bdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea3550_0 name=_s10
v0000000002ea41d0_0 .net *"_s12", 0 0, L_0000000002f132d0;  1 drivers
o0000000002e4be58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea2650_0 name=_s2
v0000000002ea35f0_0 .net *"_s4", 0 0, L_0000000002f130f0;  1 drivers
o0000000002e4beb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea4310_0 name=_s8
v0000000002ea1d90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea3870_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f130f0 .functor MUXZ 1, o0000000002e4be58, v0000000002ea2330_0, L_0000000002f12a10, C4<>;
L_0000000002f13190 .functor MUXZ 1, L_0000000002f130f0, o0000000002e4bdc8, o0000000002d40088, C4<>;
L_0000000002f132d0 .functor MUXZ 1, o0000000002e4bdf8, v0000000002ea2330_0, L_0000000002f15350, C4<>;
L_0000000002f13370 .functor MUXZ 1, L_0000000002f132d0, o0000000002e4beb8, o0000000002d40088, C4<>;
S_0000000002e9cbf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e97970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea1f70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea2510_0 .net "d", 0 0, L_0000000002f11bb0;  alias, 1 drivers
v0000000002ea3f50_0 .net "q", 0 0, v0000000002ea2330_0;  alias, 1 drivers
v0000000002ea3370_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea2330_0 .var "state", 0 0;
v0000000002ea2830_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e9a370 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea3eb0_0 .net8 "Bitline1", 0 0, p0000000002e4c1e8;  1 drivers, strength-aware
v0000000002ea28d0_0 .net8 "Bitline2", 0 0, p0000000002e4c218;  1 drivers, strength-aware
v0000000002ea1ed0_0 .net "D", 0 0, L_0000000002f15210;  1 drivers
v0000000002ea3730_0 .net "Q", 0 0, v0000000002ea20b0_0;  1 drivers
v0000000002ea3410_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea3d70_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea43b0_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4c248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea3ff0_0 name=_s0
o0000000002e4c278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea4450_0 name=_s10
v0000000002ea2790_0 .net *"_s12", 0 0, L_0000000002f14630;  1 drivers
o0000000002e4c2d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea3cd0_0 name=_s2
v0000000002ea2010_0 .net *"_s4", 0 0, L_0000000002f15cb0;  1 drivers
o0000000002e4c338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea2970_0 name=_s8
v0000000002ea2150_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea2a10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f15cb0 .functor MUXZ 1, o0000000002e4c2d8, v0000000002ea20b0_0, L_0000000002f12a10, C4<>;
L_0000000002f14130 .functor MUXZ 1, L_0000000002f15cb0, o0000000002e4c248, o0000000002d40088, C4<>;
L_0000000002f14630 .functor MUXZ 1, o0000000002e4c278, v0000000002ea20b0_0, L_0000000002f15350, C4<>;
L_0000000002f15030 .functor MUXZ 1, L_0000000002f14630, o0000000002e4c338, o0000000002d40088, C4<>;
S_0000000002e98270 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9a370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea3690_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea4130_0 .net "d", 0 0, L_0000000002f15210;  alias, 1 drivers
v0000000002ea3910_0 .net "q", 0 0, v0000000002ea20b0_0;  alias, 1 drivers
v0000000002ea1cf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea20b0_0 .var "state", 0 0;
v0000000002ea4270_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e9b0f0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea3af0_0 .net8 "Bitline1", 0 0, p0000000002e4c668;  1 drivers, strength-aware
v0000000002ea37d0_0 .net8 "Bitline2", 0 0, p0000000002e4c698;  1 drivers, strength-aware
v0000000002ea3c30_0 .net "D", 0 0, L_0000000002f162f0;  1 drivers
v0000000002ea3050_0 .net "Q", 0 0, v0000000002ea2290_0;  1 drivers
v0000000002ea32d0_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea2bf0_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea2c90_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4c6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea30f0_0 name=_s0
o0000000002e4c6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea2d30_0 name=_s10
v0000000002ea2dd0_0 .net *"_s12", 0 0, L_0000000002f16390;  1 drivers
o0000000002e4c758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea2e70_0 name=_s2
v0000000002ea2f10_0 .net *"_s4", 0 0, L_0000000002f14ef0;  1 drivers
o0000000002e4c7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea3190_0 name=_s8
v0000000002ea34b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea5710_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f14ef0 .functor MUXZ 1, o0000000002e4c758, v0000000002ea2290_0, L_0000000002f12a10, C4<>;
L_0000000002f15ad0 .functor MUXZ 1, L_0000000002f14ef0, o0000000002e4c6c8, o0000000002d40088, C4<>;
L_0000000002f16390 .functor MUXZ 1, o0000000002e4c6f8, v0000000002ea2290_0, L_0000000002f15350, C4<>;
L_0000000002f14a90 .functor MUXZ 1, L_0000000002f16390, o0000000002e4c7b8, o0000000002d40088, C4<>;
S_0000000002e974f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9b0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea2ab0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea2b50_0 .net "d", 0 0, L_0000000002f162f0;  alias, 1 drivers
v0000000002ea3a50_0 .net "q", 0 0, v0000000002ea2290_0;  alias, 1 drivers
v0000000002ea21f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea2290_0 .var "state", 0 0;
v0000000002ea23d0_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e9a4f0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea6610_0 .net8 "Bitline1", 0 0, p0000000002e4cae8;  1 drivers, strength-aware
v0000000002ea50d0_0 .net8 "Bitline2", 0 0, p0000000002e4cb18;  1 drivers, strength-aware
v0000000002ea4630_0 .net "D", 0 0, L_0000000002f146d0;  1 drivers
v0000000002ea5df0_0 .net "Q", 0 0, v0000000002ea4950_0;  1 drivers
v0000000002ea5b70_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea58f0_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea6570_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4cb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea49f0_0 name=_s0
o0000000002e4cb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea53f0_0 name=_s10
v0000000002ea4bd0_0 .net *"_s12", 0 0, L_0000000002f14f90;  1 drivers
o0000000002e4cbd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea4a90_0 name=_s2
v0000000002ea6930_0 .net *"_s4", 0 0, L_0000000002f13eb0;  1 drivers
o0000000002e4cc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea5530_0 name=_s8
v0000000002ea5170_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea6c50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f13eb0 .functor MUXZ 1, o0000000002e4cbd8, v0000000002ea4950_0, L_0000000002f12a10, C4<>;
L_0000000002f14950 .functor MUXZ 1, L_0000000002f13eb0, o0000000002e4cb48, o0000000002d40088, C4<>;
L_0000000002f14f90 .functor MUXZ 1, o0000000002e4cb78, v0000000002ea4950_0, L_0000000002f15350, C4<>;
L_0000000002f14770 .functor MUXZ 1, L_0000000002f14f90, o0000000002e4cc38, o0000000002d40088, C4<>;
S_0000000002e9a670 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9a4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea57b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea4f90_0 .net "d", 0 0, L_0000000002f146d0;  alias, 1 drivers
v0000000002ea67f0_0 .net "q", 0 0, v0000000002ea4950_0;  alias, 1 drivers
v0000000002ea48b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea4950_0 .var "state", 0 0;
v0000000002ea6890_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e97af0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea5850_0 .net8 "Bitline1", 0 0, p0000000002e4cf68;  1 drivers, strength-aware
v0000000002ea61b0_0 .net8 "Bitline2", 0 0, p0000000002e4cf98;  1 drivers, strength-aware
v0000000002ea5670_0 .net "D", 0 0, L_0000000002f14810;  1 drivers
v0000000002ea6390_0 .net "Q", 0 0, v0000000002ea6750_0;  1 drivers
v0000000002ea6430_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea5490_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea64d0_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4cfc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea5210_0 name=_s0
o0000000002e4cff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea5e90_0 name=_s10
v0000000002ea5990_0 .net *"_s12", 0 0, L_0000000002f13f50;  1 drivers
o0000000002e4d058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea6250_0 name=_s2
v0000000002ea5c10_0 .net *"_s4", 0 0, L_0000000002f15fd0;  1 drivers
o0000000002e4d0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea52b0_0 name=_s8
v0000000002ea4c70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea4d10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f15fd0 .functor MUXZ 1, o0000000002e4d058, v0000000002ea6750_0, L_0000000002f12a10, C4<>;
L_0000000002f15f30 .functor MUXZ 1, L_0000000002f15fd0, o0000000002e4cfc8, o0000000002d40088, C4<>;
L_0000000002f13f50 .functor MUXZ 1, o0000000002e4cff8, v0000000002ea6750_0, L_0000000002f15350, C4<>;
L_0000000002f152b0 .functor MUXZ 1, L_0000000002f13f50, o0000000002e4d0b8, o0000000002d40088, C4<>;
S_0000000002e98570 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e97af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea69d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea5f30_0 .net "d", 0 0, L_0000000002f14810;  alias, 1 drivers
v0000000002ea4b30_0 .net "q", 0 0, v0000000002ea6750_0;  alias, 1 drivers
v0000000002ea5030_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea6750_0 .var "state", 0 0;
v0000000002ea5350_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e986f0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea5d50_0 .net8 "Bitline1", 0 0, p0000000002e4d3e8;  1 drivers, strength-aware
v0000000002ea4e50_0 .net8 "Bitline2", 0 0, p0000000002e4d418;  1 drivers, strength-aware
v0000000002ea55d0_0 .net "D", 0 0, L_0000000002f134b0;  1 drivers
v0000000002ea4ef0_0 .net "Q", 0 0, v0000000002ea5ad0_0;  1 drivers
v0000000002ea6a70_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea6070_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea6110_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4d448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea62f0_0 name=_s0
o0000000002e4d478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea6b10_0 name=_s10
v0000000002ea6bb0_0 .net *"_s12", 0 0, L_0000000002f12c90;  1 drivers
o0000000002e4d4d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea44f0_0 name=_s2
v0000000002ea4590_0 .net *"_s4", 0 0, L_0000000002f137d0;  1 drivers
o0000000002e4d538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea46d0_0 name=_s8
v0000000002ea4770_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea4810_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f137d0 .functor MUXZ 1, o0000000002e4d4d8, v0000000002ea5ad0_0, L_0000000002f12a10, C4<>;
L_0000000002f126f0 .functor MUXZ 1, L_0000000002f137d0, o0000000002e4d448, o0000000002d40088, C4<>;
L_0000000002f12c90 .functor MUXZ 1, o0000000002e4d478, v0000000002ea5ad0_0, L_0000000002f15350, C4<>;
L_0000000002f13730 .functor MUXZ 1, L_0000000002f12c90, o0000000002e4d538, o0000000002d40088, C4<>;
S_0000000002e9a7f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e986f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea5a30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea5fd0_0 .net "d", 0 0, L_0000000002f134b0;  alias, 1 drivers
v0000000002ea4db0_0 .net "q", 0 0, v0000000002ea5ad0_0;  alias, 1 drivers
v0000000002ea5cb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea5ad0_0 .var "state", 0 0;
v0000000002ea66b0_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e989f0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea8730_0 .net8 "Bitline1", 0 0, p0000000002e4d868;  1 drivers, strength-aware
v0000000002ea7290_0 .net8 "Bitline2", 0 0, p0000000002e4d898;  1 drivers, strength-aware
v0000000002ea7790_0 .net "D", 0 0, L_0000000002f11f70;  1 drivers
v0000000002ea7c90_0 .net "Q", 0 0, v0000000002ea7ab0_0;  1 drivers
v0000000002ea7bf0_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea7b50_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea76f0_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4d8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea75b0_0 name=_s0
o0000000002e4d8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea87d0_0 name=_s10
v0000000002ea9270_0 .net *"_s12", 0 0, L_0000000002f11e30;  1 drivers
o0000000002e4d958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea8910_0 name=_s2
v0000000002ea8b90_0 .net *"_s4", 0 0, L_0000000002f13550;  1 drivers
o0000000002e4d9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea8c30_0 name=_s8
v0000000002ea85f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea8690_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f13550 .functor MUXZ 1, o0000000002e4d958, v0000000002ea7ab0_0, L_0000000002f12a10, C4<>;
L_0000000002f11b10 .functor MUXZ 1, L_0000000002f13550, o0000000002e4d8c8, o0000000002d40088, C4<>;
L_0000000002f11e30 .functor MUXZ 1, o0000000002e4d8f8, v0000000002ea7ab0_0, L_0000000002f15350, C4<>;
L_0000000002f11610 .functor MUXZ 1, L_0000000002f11e30, o0000000002e4d9b8, o0000000002d40088, C4<>;
S_0000000002e9a970 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e989f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea6d90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea9310_0 .net "d", 0 0, L_0000000002f11f70;  alias, 1 drivers
v0000000002ea6ed0_0 .net "q", 0 0, v0000000002ea7ab0_0;  alias, 1 drivers
v0000000002ea9090_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea7ab0_0 .var "state", 0 0;
v0000000002ea73d0_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e9ac70 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea8190_0 .net8 "Bitline1", 0 0, p0000000002e4dce8;  1 drivers, strength-aware
v0000000002ea7830_0 .net8 "Bitline2", 0 0, p0000000002e4dd18;  1 drivers, strength-aware
v0000000002ea8cd0_0 .net "D", 0 0, L_0000000002f13910;  1 drivers
v0000000002ea93b0_0 .net "Q", 0 0, v0000000002ea8d70_0;  1 drivers
v0000000002ea78d0_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea6e30_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea89b0_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4dd48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea6f70_0 name=_s0
o0000000002e4dd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea7d30_0 name=_s10
v0000000002ea7970_0 .net *"_s12", 0 0, L_0000000002f13b90;  1 drivers
o0000000002e4ddd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea8e10_0 name=_s2
v0000000002ea9130_0 .net *"_s4", 0 0, L_0000000002f13870;  1 drivers
o0000000002e4de38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea7010_0 name=_s8
v0000000002ea8410_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea7510_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f13870 .functor MUXZ 1, o0000000002e4ddd8, v0000000002ea8d70_0, L_0000000002f12a10, C4<>;
L_0000000002f13230 .functor MUXZ 1, L_0000000002f13870, o0000000002e4dd48, o0000000002d40088, C4<>;
L_0000000002f13b90 .functor MUXZ 1, o0000000002e4dd78, v0000000002ea8d70_0, L_0000000002f15350, C4<>;
L_0000000002f12dd0 .functor MUXZ 1, L_0000000002f13b90, o0000000002e4de38, o0000000002d40088, C4<>;
S_0000000002e9c170 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9ac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea8870_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea7650_0 .net "d", 0 0, L_0000000002f13910;  alias, 1 drivers
v0000000002ea7f10_0 .net "q", 0 0, v0000000002ea8d70_0;  alias, 1 drivers
v0000000002ea6cf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea8d70_0 .var "state", 0 0;
v0000000002ea7a10_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e98b70 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea7dd0_0 .net8 "Bitline1", 0 0, p0000000002e4e168;  1 drivers, strength-aware
v0000000002ea7e70_0 .net8 "Bitline2", 0 0, p0000000002e4e198;  1 drivers, strength-aware
v0000000002ea8f50_0 .net "D", 0 0, L_0000000002f12290;  1 drivers
v0000000002ea8ff0_0 .net "Q", 0 0, v0000000002ea7fb0_0;  1 drivers
v0000000002ea91d0_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea7150_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea71f0_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4e1c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea7330_0 name=_s0
o0000000002e4e1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea8050_0 name=_s10
v0000000002ea80f0_0 .net *"_s12", 0 0, L_0000000002f12790;  1 drivers
o0000000002e4e258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea8230_0 name=_s2
v0000000002ea7470_0 .net *"_s4", 0 0, L_0000000002f12ab0;  1 drivers
o0000000002e4e2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea82d0_0 name=_s8
v0000000002ea8370_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea84b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f12ab0 .functor MUXZ 1, o0000000002e4e258, v0000000002ea7fb0_0, L_0000000002f12a10, C4<>;
L_0000000002f12010 .functor MUXZ 1, L_0000000002f12ab0, o0000000002e4e1c8, o0000000002d40088, C4<>;
L_0000000002f12790 .functor MUXZ 1, o0000000002e4e1f8, v0000000002ea7fb0_0, L_0000000002f15350, C4<>;
L_0000000002f123d0 .functor MUXZ 1, L_0000000002f12790, o0000000002e4e2b8, o0000000002d40088, C4<>;
S_0000000002e98e70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e98b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea8a50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ea8af0_0 .net "d", 0 0, L_0000000002f12290;  alias, 1 drivers
v0000000002ea70b0_0 .net "q", 0 0, v0000000002ea7fb0_0;  alias, 1 drivers
v0000000002ea9450_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ea7fb0_0 .var "state", 0 0;
v0000000002ea8eb0_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e9c2f0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea9950_0 .net8 "Bitline1", 0 0, p0000000002e4e5e8;  1 drivers, strength-aware
v0000000002eaac10_0 .net8 "Bitline2", 0 0, p0000000002e4e618;  1 drivers, strength-aware
v0000000002ea9ef0_0 .net "D", 0 0, L_0000000002f12330;  1 drivers
v0000000002eaa990_0 .net "Q", 0 0, v0000000002eab110_0;  1 drivers
v0000000002eabc50_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002eab2f0_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea9770_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4e648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eab4d0_0 name=_s0
o0000000002e4e678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eabbb0_0 name=_s10
v0000000002ea9630_0 .net *"_s12", 0 0, L_0000000002f13410;  1 drivers
o0000000002e4e6d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea9db0_0 name=_s2
v0000000002ea9c70_0 .net *"_s4", 0 0, L_0000000002f12650;  1 drivers
o0000000002e4e738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaa030_0 name=_s8
v0000000002eab430_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eaafd0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f12650 .functor MUXZ 1, o0000000002e4e6d8, v0000000002eab110_0, L_0000000002f12a10, C4<>;
L_0000000002f120b0 .functor MUXZ 1, L_0000000002f12650, o0000000002e4e648, o0000000002d40088, C4<>;
L_0000000002f13410 .functor MUXZ 1, o0000000002e4e678, v0000000002eab110_0, L_0000000002f15350, C4<>;
L_0000000002f12970 .functor MUXZ 1, L_0000000002f13410, o0000000002e4e738, o0000000002d40088, C4<>;
S_0000000002e98ff0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9c2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea8550_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eabb10_0 .net "d", 0 0, L_0000000002f12330;  alias, 1 drivers
v0000000002eab9d0_0 .net "q", 0 0, v0000000002eab110_0;  alias, 1 drivers
v0000000002eab070_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eab110_0 .var "state", 0 0;
v0000000002ea9b30_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e9af70 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eab570_0 .net8 "Bitline1", 0 0, p0000000002e4ea68;  1 drivers, strength-aware
v0000000002ea9d10_0 .net8 "Bitline2", 0 0, p0000000002e4ea98;  1 drivers, strength-aware
v0000000002eaad50_0 .net "D", 0 0, L_0000000002f12e70;  1 drivers
v0000000002ea9e50_0 .net "Q", 0 0, v0000000002eab250_0;  1 drivers
v0000000002eaaa30_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea9f90_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002eaa3f0_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4eac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaae90_0 name=_s0
o0000000002e4eaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eab6b0_0 name=_s10
v0000000002ea9590_0 .net *"_s12", 0 0, L_0000000002f12470;  1 drivers
o0000000002e4eb58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaa710_0 name=_s2
v0000000002eaaf30_0 .net *"_s4", 0 0, L_0000000002f116b0;  1 drivers
o0000000002e4ebb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaa670_0 name=_s8
v0000000002eaab70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eaa490_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f116b0 .functor MUXZ 1, o0000000002e4eb58, v0000000002eab250_0, L_0000000002f12a10, C4<>;
L_0000000002f139b0 .functor MUXZ 1, L_0000000002f116b0, o0000000002e4eac8, o0000000002d40088, C4<>;
L_0000000002f12470 .functor MUXZ 1, o0000000002e4eaf8, v0000000002eab250_0, L_0000000002f15350, C4<>;
L_0000000002f135f0 .functor MUXZ 1, L_0000000002f12470, o0000000002e4ebb8, o0000000002d40088, C4<>;
S_0000000002e99170 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9af70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eaa0d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eab610_0 .net "d", 0 0, L_0000000002f12e70;  alias, 1 drivers
v0000000002eaacb0_0 .net "q", 0 0, v0000000002eab250_0;  alias, 1 drivers
v0000000002eab390_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eab250_0 .var "state", 0 0;
v0000000002eaadf0_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e992f0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eaa210_0 .net8 "Bitline1", 0 0, p0000000002e4eee8;  1 drivers, strength-aware
v0000000002eaa8f0_0 .net8 "Bitline2", 0 0, p0000000002e4ef18;  1 drivers, strength-aware
v0000000002eaba70_0 .net "D", 0 0, L_0000000002f128d0;  1 drivers
v0000000002eaa2b0_0 .net "Q", 0 0, v0000000002eab930_0;  1 drivers
v0000000002eab1b0_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002ea94f0_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002ea99f0_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4ef48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea98b0_0 name=_s0
o0000000002e4ef78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea96d0_0 name=_s10
v0000000002eaa850_0 .net *"_s12", 0 0, L_0000000002f117f0;  1 drivers
o0000000002e4efd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea9810_0 name=_s2
v0000000002ea9bd0_0 .net *"_s4", 0 0, L_0000000002f11750;  1 drivers
o0000000002e4f038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaa5d0_0 name=_s8
v0000000002eaa350_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eaa530_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f11750 .functor MUXZ 1, o0000000002e4efd8, v0000000002eab930_0, L_0000000002f12a10, C4<>;
L_0000000002f12510 .functor MUXZ 1, L_0000000002f11750, o0000000002e4ef48, o0000000002d40088, C4<>;
L_0000000002f117f0 .functor MUXZ 1, o0000000002e4ef78, v0000000002eab930_0, L_0000000002f15350, C4<>;
L_0000000002f12830 .functor MUXZ 1, L_0000000002f117f0, o0000000002e4f038, o0000000002d40088, C4<>;
S_0000000002e9eb70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e992f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eab750_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eab890_0 .net "d", 0 0, L_0000000002f128d0;  alias, 1 drivers
v0000000002ea9a90_0 .net "q", 0 0, v0000000002eab930_0;  alias, 1 drivers
v0000000002eab7f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eab930_0 .var "state", 0 0;
v0000000002eaa170_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e9e9f0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002e99770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eac970_0 .net8 "Bitline1", 0 0, p0000000002e4f368;  1 drivers, strength-aware
v0000000002eac150_0 .net8 "Bitline2", 0 0, p0000000002e4f398;  1 drivers, strength-aware
v0000000002ead870_0 .net "D", 0 0, L_0000000002f12b50;  1 drivers
v0000000002eac330_0 .net "Q", 0 0, v0000000002eae1d0_0;  1 drivers
v0000000002eacf10_0 .net "ReadEnable1", 0 0, L_0000000002f12a10;  alias, 1 drivers
v0000000002eadcd0_0 .net "ReadEnable2", 0 0, L_0000000002f15350;  alias, 1 drivers
v0000000002eabcf0_0 .net "WriteEnable", 0 0, L_0000000002f16070;  alias, 1 drivers
o0000000002e4f3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eadd70_0 name=_s0
o0000000002e4f3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaca10_0 name=_s10
v0000000002eac6f0_0 .net *"_s12", 0 0, L_0000000002f13690;  1 drivers
o0000000002e4f458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ead190_0 name=_s2
v0000000002eac5b0_0 .net *"_s4", 0 0, L_0000000002f11c50;  1 drivers
o0000000002e4f4b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eade10_0 name=_s8
v0000000002eae3b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eac790_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f11c50 .functor MUXZ 1, o0000000002e4f458, v0000000002eae1d0_0, L_0000000002f12a10, C4<>;
L_0000000002f11890 .functor MUXZ 1, L_0000000002f11c50, o0000000002e4f3c8, o0000000002d40088, C4<>;
L_0000000002f13690 .functor MUXZ 1, o0000000002e4f3f8, v0000000002eae1d0_0, L_0000000002f15350, C4<>;
L_0000000002f11930 .functor MUXZ 1, L_0000000002f13690, o0000000002e4f4b8, o0000000002d40088, C4<>;
S_0000000002e9d4f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9e9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eaa7b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eaaad0_0 .net "d", 0 0, L_0000000002f12b50;  alias, 1 drivers
v0000000002ead5f0_0 .net "q", 0 0, v0000000002eae1d0_0;  alias, 1 drivers
v0000000002eac290_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eae1d0_0 .var "state", 0 0;
v0000000002eac3d0_0 .net "wen", 0 0, L_0000000002f16070;  alias, 1 drivers
S_0000000002e9ddf0 .scope module, "R7" "Register" 2 74, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002ecaad0_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002ecad50_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002ecadf0_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002ecc290_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  1 drivers
v0000000002ecae90_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  1 drivers
v0000000002ecacb0_0 .net "WriteReg", 0 0, L_0000000002f18a50;  1 drivers
v0000000002ecc6f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecab70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f14090 .part o0000000002d449d8, 0, 1;
L_0000000002f144f0 .part o0000000002d449d8, 1, 1;
L_0000000002f16570 .part o0000000002d449d8, 2, 1;
L_0000000002f15d50 .part o0000000002d449d8, 3, 1;
L_0000000002f14d10 .part o0000000002d449d8, 4, 1;
L_0000000002f15a30 .part o0000000002d449d8, 5, 1;
L_0000000002f14db0 .part o0000000002d449d8, 6, 1;
L_0000000002f15b70 .part o0000000002d449d8, 7, 1;
L_0000000002f17830 .part o0000000002d449d8, 8, 1;
L_0000000002f178d0 .part o0000000002d449d8, 9, 1;
L_0000000002f17f10 .part o0000000002d449d8, 10, 1;
L_0000000002f18690 .part o0000000002d449d8, 11, 1;
L_0000000002f17510 .part o0000000002d449d8, 12, 1;
L_0000000002f17470 .part o0000000002d449d8, 13, 1;
L_0000000002f167f0 .part o0000000002d449d8, 14, 1;
L_0000000002f16f70 .part o0000000002d449d8, 15, 1;
p0000000002e4f998 .port I0000000002ce9000, L_0000000002f13ff0;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002e4f998;
p0000000002e4f9c8 .port I0000000002ce8900, L_0000000002f14bd0;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002e4f9c8;
p0000000002e4fe78 .port I0000000002ce9000, L_0000000002f141d0;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002e4fe78;
p0000000002e4fea8 .port I0000000002ce8900, L_0000000002f157b0;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002e4fea8;
p0000000002e51df8 .port I0000000002ce9000, L_0000000002f149f0;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002e51df8;
p0000000002e51e28 .port I0000000002ce8900, L_0000000002f13e10;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002e51e28;
p0000000002e52278 .port I0000000002ce9000, L_0000000002f150d0;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002e52278;
p0000000002e522a8 .port I0000000002ce8900, L_0000000002f16250;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002e522a8;
p0000000002e526f8 .port I0000000002ce9000, L_0000000002f15670;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002e526f8;
p0000000002e52728 .port I0000000002ce8900, L_0000000002f14310;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002e52728;
p0000000002e52b78 .port I0000000002ce9000, L_0000000002f14270;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002e52b78;
p0000000002e52ba8 .port I0000000002ce8900, L_0000000002f143b0;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002e52ba8;
p0000000002e52ff8 .port I0000000002ce9000, L_0000000002f15e90;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002e52ff8;
p0000000002e53028 .port I0000000002ce8900, L_0000000002f14450;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002e53028;
p0000000002e53478 .port I0000000002ce9000, L_0000000002f14e50;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002e53478;
p0000000002e534a8 .port I0000000002ce8900, L_0000000002f15850;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002e534a8;
p0000000002e538f8 .port I0000000002ce9000, L_0000000002f15df0;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002e538f8;
p0000000002e53928 .port I0000000002ce8900, L_0000000002f175b0;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002e53928;
p0000000002e53d78 .port I0000000002ce9000, L_0000000002f17dd0;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002e53d78;
p0000000002e53da8 .port I0000000002ce8900, L_0000000002f184b0;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002e53da8;
p0000000002e502f8 .port I0000000002ce9000, L_0000000002f17a10;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002e502f8;
p0000000002e50328 .port I0000000002ce8900, L_0000000002f176f0;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002e50328;
p0000000002e50778 .port I0000000002ce9000, L_0000000002f18af0;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002e50778;
p0000000002e507a8 .port I0000000002ce8900, L_0000000002f18730;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002e507a8;
p0000000002e50bf8 .port I0000000002ce9000, L_0000000002f17b50;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002e50bf8;
p0000000002e50c28 .port I0000000002ce8900, L_0000000002f16b10;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002e50c28;
p0000000002e51078 .port I0000000002ce9000, L_0000000002f169d0;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002e51078;
p0000000002e510a8 .port I0000000002ce8900, L_0000000002f18910;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002e510a8;
p0000000002e514f8 .port I0000000002ce9000, L_0000000002f16d90;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002e514f8;
p0000000002e51528 .port I0000000002ce8900, L_0000000002f17fb0;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002e51528;
p0000000002e51978 .port I0000000002ce9000, L_0000000002f16750;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002e51978;
p0000000002e519a8 .port I0000000002ce8900, L_0000000002f16e30;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002e519a8;
S_0000000002e9e270 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ead690_0 .net8 "Bitline1", 0 0, p0000000002e4f998;  1 drivers, strength-aware
v0000000002eae310_0 .net8 "Bitline2", 0 0, p0000000002e4f9c8;  1 drivers, strength-aware
v0000000002eabe30_0 .net "D", 0 0, L_0000000002f14090;  1 drivers
v0000000002ead2d0_0 .net "Q", 0 0, v0000000002ead0f0_0;  1 drivers
v0000000002eac830_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eacbf0_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002ead370_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e4fa58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ead4b0_0 name=_s0
o0000000002e4fa88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eacc90_0 name=_s10
v0000000002eabed0_0 .net *"_s12", 0 0, L_0000000002f16110;  1 drivers
o0000000002e4fae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ead550_0 name=_s2
v0000000002eac1f0_0 .net *"_s4", 0 0, L_0000000002f16430;  1 drivers
o0000000002e4fb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eacd30_0 name=_s8
v0000000002eac0b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eadaf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f16430 .functor MUXZ 1, o0000000002e4fae8, v0000000002ead0f0_0, L_0000000002f18b90, C4<>;
L_0000000002f13ff0 .functor MUXZ 1, L_0000000002f16430, o0000000002e4fa58, o0000000002d40088, C4<>;
L_0000000002f16110 .functor MUXZ 1, o0000000002e4fa88, v0000000002ead0f0_0, L_0000000002f171f0, C4<>;
L_0000000002f14bd0 .functor MUXZ 1, L_0000000002f16110, o0000000002e4fb48, o0000000002d40088, C4<>;
S_0000000002e9d670 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9e270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ead910_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eae270_0 .net "d", 0 0, L_0000000002f14090;  alias, 1 drivers
v0000000002ead230_0 .net "q", 0 0, v0000000002ead0f0_0;  alias, 1 drivers
v0000000002eacab0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ead0f0_0 .var "state", 0 0;
v0000000002eacb50_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002e9ecf0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eacdd0_0 .net8 "Bitline1", 0 0, p0000000002e4fe78;  1 drivers, strength-aware
v0000000002eace70_0 .net8 "Bitline2", 0 0, p0000000002e4fea8;  1 drivers, strength-aware
v0000000002eac010_0 .net "D", 0 0, L_0000000002f144f0;  1 drivers
v0000000002eadc30_0 .net "Q", 0 0, v0000000002eadff0_0;  1 drivers
v0000000002eac470_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eae130_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eadeb0_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e4fed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eadf50_0 name=_s0
o0000000002e4ff08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eae450_0 name=_s10
v0000000002eac650_0 .net *"_s12", 0 0, L_0000000002f15490;  1 drivers
o0000000002e4ff68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb0430_0 name=_s2
v0000000002eb0570_0 .net *"_s4", 0 0, L_0000000002f14590;  1 drivers
o0000000002e4ffc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb0b10_0 name=_s8
v0000000002eaf3f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eaef90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f14590 .functor MUXZ 1, o0000000002e4ff68, v0000000002eadff0_0, L_0000000002f18b90, C4<>;
L_0000000002f141d0 .functor MUXZ 1, L_0000000002f14590, o0000000002e4fed8, o0000000002d40088, C4<>;
L_0000000002f15490 .functor MUXZ 1, o0000000002e4ff08, v0000000002eadff0_0, L_0000000002f171f0, C4<>;
L_0000000002f157b0 .functor MUXZ 1, L_0000000002f15490, o0000000002e4ffc8, o0000000002d40088, C4<>;
S_0000000002e9d070 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9ecf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ead730_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ead9b0_0 .net "d", 0 0, L_0000000002f144f0;  alias, 1 drivers
v0000000002eae090_0 .net "q", 0 0, v0000000002eadff0_0;  alias, 1 drivers
v0000000002eac8d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eadff0_0 .var "state", 0 0;
v0000000002eadb90_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002e9ee70 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eae8b0_0 .net8 "Bitline1", 0 0, p0000000002e502f8;  1 drivers, strength-aware
v0000000002eb0890_0 .net8 "Bitline2", 0 0, p0000000002e50328;  1 drivers, strength-aware
v0000000002eaea90_0 .net "D", 0 0, L_0000000002f17f10;  1 drivers
v0000000002eb07f0_0 .net "Q", 0 0, v0000000002eafc10_0;  1 drivers
v0000000002eb09d0_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eaf850_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eae630_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e50358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaf350_0 name=_s0
o0000000002e50388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaf030_0 name=_s10
v0000000002eb0610_0 .net *"_s12", 0 0, L_0000000002f17150;  1 drivers
o0000000002e503e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb0750_0 name=_s2
v0000000002eb0a70_0 .net *"_s4", 0 0, L_0000000002f16ed0;  1 drivers
o0000000002e50448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eafcb0_0 name=_s8
v0000000002eaf210_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eae810_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f16ed0 .functor MUXZ 1, o0000000002e503e8, v0000000002eafc10_0, L_0000000002f18b90, C4<>;
L_0000000002f17a10 .functor MUXZ 1, L_0000000002f16ed0, o0000000002e50358, o0000000002d40088, C4<>;
L_0000000002f17150 .functor MUXZ 1, o0000000002e50388, v0000000002eafc10_0, L_0000000002f171f0, C4<>;
L_0000000002f176f0 .functor MUXZ 1, L_0000000002f17150, o0000000002e50448, o0000000002d40088, C4<>;
S_0000000002e9d370 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9ee70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eaf8f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eaf490_0 .net "d", 0 0, L_0000000002f17f10;  alias, 1 drivers
v0000000002eae9f0_0 .net "q", 0 0, v0000000002eafc10_0;  alias, 1 drivers
v0000000002eae6d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eafc10_0 .var "state", 0 0;
v0000000002eb0930_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002e9d1f0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eaf5d0_0 .net8 "Bitline1", 0 0, p0000000002e50778;  1 drivers, strength-aware
v0000000002eaf0d0_0 .net8 "Bitline2", 0 0, p0000000002e507a8;  1 drivers, strength-aware
v0000000002eaedb0_0 .net "D", 0 0, L_0000000002f18690;  1 drivers
v0000000002eaffd0_0 .net "Q", 0 0, v0000000002eb0c50_0;  1 drivers
v0000000002eb01b0_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eae4f0_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eaf670_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e507d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eae590_0 name=_s0
o0000000002e50808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eae950_0 name=_s10
v0000000002eae770_0 .net *"_s12", 0 0, L_0000000002f17010;  1 drivers
o0000000002e50868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eafdf0_0 name=_s2
v0000000002eaeb30_0 .net *"_s4", 0 0, L_0000000002f17970;  1 drivers
o0000000002e508c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaed10_0 name=_s8
v0000000002eaebd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eaec70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f17970 .functor MUXZ 1, o0000000002e50868, v0000000002eb0c50_0, L_0000000002f18b90, C4<>;
L_0000000002f18af0 .functor MUXZ 1, L_0000000002f17970, o0000000002e507d8, o0000000002d40088, C4<>;
L_0000000002f17010 .functor MUXZ 1, o0000000002e50808, v0000000002eb0c50_0, L_0000000002f171f0, C4<>;
L_0000000002f18730 .functor MUXZ 1, L_0000000002f17010, o0000000002e508c8, o0000000002d40088, C4<>;
S_0000000002e9e3f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9d1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eaf2b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb06b0_0 .net "d", 0 0, L_0000000002f18690;  alias, 1 drivers
v0000000002eaf530_0 .net "q", 0 0, v0000000002eb0c50_0;  alias, 1 drivers
v0000000002eb0bb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb0c50_0 .var "state", 0 0;
v0000000002eb04d0_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002e9d7f0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eaf7b0_0 .net8 "Bitline1", 0 0, p0000000002e50bf8;  1 drivers, strength-aware
v0000000002eb0250_0 .net8 "Bitline2", 0 0, p0000000002e50c28;  1 drivers, strength-aware
v0000000002eafad0_0 .net "D", 0 0, L_0000000002f17510;  1 drivers
v0000000002eb02f0_0 .net "Q", 0 0, v0000000002eafa30_0;  1 drivers
v0000000002eafb70_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eafd50_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eafe90_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e50c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaff30_0 name=_s0
o0000000002e50c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb0070_0 name=_s10
v0000000002eb0110_0 .net *"_s12", 0 0, L_0000000002f18190;  1 drivers
o0000000002e50ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb0390_0 name=_s2
v0000000002eb2370_0 .net *"_s4", 0 0, L_0000000002f17330;  1 drivers
o0000000002e50d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb3450_0 name=_s8
v0000000002eb2e10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb16f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f17330 .functor MUXZ 1, o0000000002e50ce8, v0000000002eafa30_0, L_0000000002f18b90, C4<>;
L_0000000002f17b50 .functor MUXZ 1, L_0000000002f17330, o0000000002e50c58, o0000000002d40088, C4<>;
L_0000000002f18190 .functor MUXZ 1, o0000000002e50c88, v0000000002eafa30_0, L_0000000002f171f0, C4<>;
L_0000000002f16b10 .functor MUXZ 1, L_0000000002f18190, o0000000002e50d48, o0000000002d40088, C4<>;
S_0000000002e9e6f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9d7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eaee50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eaf710_0 .net "d", 0 0, L_0000000002f17510;  alias, 1 drivers
v0000000002eaeef0_0 .net "q", 0 0, v0000000002eafa30_0;  alias, 1 drivers
v0000000002eaf990_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eafa30_0 .var "state", 0 0;
v0000000002eaf170_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002e9d970 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb0d90_0 .net8 "Bitline1", 0 0, p0000000002e51078;  1 drivers, strength-aware
v0000000002eb1f10_0 .net8 "Bitline2", 0 0, p0000000002e510a8;  1 drivers, strength-aware
v0000000002eb2410_0 .net "D", 0 0, L_0000000002f17470;  1 drivers
v0000000002eb1830_0 .net "Q", 0 0, v0000000002eb1a10_0;  1 drivers
v0000000002eb2eb0_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eb3090_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eb24b0_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e510d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb1dd0_0 name=_s0
o0000000002e51108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb2a50_0 name=_s10
v0000000002eb2f50_0 .net *"_s12", 0 0, L_0000000002f16a70;  1 drivers
o0000000002e51168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb3130_0 name=_s2
v0000000002eb2d70_0 .net *"_s4", 0 0, L_0000000002f16c50;  1 drivers
o0000000002e511c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb1510_0 name=_s8
v0000000002eb2550_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb11f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f16c50 .functor MUXZ 1, o0000000002e51168, v0000000002eb1a10_0, L_0000000002f18b90, C4<>;
L_0000000002f169d0 .functor MUXZ 1, L_0000000002f16c50, o0000000002e510d8, o0000000002d40088, C4<>;
L_0000000002f16a70 .functor MUXZ 1, o0000000002e51108, v0000000002eb1a10_0, L_0000000002f171f0, C4<>;
L_0000000002f18910 .functor MUXZ 1, L_0000000002f16a70, o0000000002e511c8, o0000000002d40088, C4<>;
S_0000000002e9daf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9d970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb1470_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb1fb0_0 .net "d", 0 0, L_0000000002f17470;  alias, 1 drivers
v0000000002eb1b50_0 .net "q", 0 0, v0000000002eb1a10_0;  alias, 1 drivers
v0000000002eb2230_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb1a10_0 .var "state", 0 0;
v0000000002eb2690_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002e9dc70 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb31d0_0 .net8 "Bitline1", 0 0, p0000000002e514f8;  1 drivers, strength-aware
v0000000002eb2870_0 .net8 "Bitline2", 0 0, p0000000002e51528;  1 drivers, strength-aware
v0000000002eb0cf0_0 .net "D", 0 0, L_0000000002f167f0;  1 drivers
v0000000002eb2af0_0 .net "Q", 0 0, v0000000002eb1bf0_0;  1 drivers
v0000000002eb3270_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eb2910_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eb1330_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e51558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb29b0_0 name=_s0
o0000000002e51588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb2ff0_0 name=_s10
v0000000002eb2050_0 .net *"_s12", 0 0, L_0000000002f17ab0;  1 drivers
o0000000002e515e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb1c90_0 name=_s2
v0000000002eb1790_0 .net *"_s4", 0 0, L_0000000002f170b0;  1 drivers
o0000000002e51648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb20f0_0 name=_s8
v0000000002eb3310_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb33b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f170b0 .functor MUXZ 1, o0000000002e515e8, v0000000002eb1bf0_0, L_0000000002f18b90, C4<>;
L_0000000002f16d90 .functor MUXZ 1, L_0000000002f170b0, o0000000002e51558, o0000000002d40088, C4<>;
L_0000000002f17ab0 .functor MUXZ 1, o0000000002e51588, v0000000002eb1bf0_0, L_0000000002f171f0, C4<>;
L_0000000002f17fb0 .functor MUXZ 1, L_0000000002f17ab0, o0000000002e51648, o0000000002d40088, C4<>;
S_0000000002e9df70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9dc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb25f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb2730_0 .net "d", 0 0, L_0000000002f167f0;  alias, 1 drivers
v0000000002eb1e70_0 .net "q", 0 0, v0000000002eb1bf0_0;  alias, 1 drivers
v0000000002eb27d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb1bf0_0 .var "state", 0 0;
v0000000002eb1290_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002e9e570 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb1010_0 .net8 "Bitline1", 0 0, p0000000002e51978;  1 drivers, strength-aware
v0000000002eb2cd0_0 .net8 "Bitline2", 0 0, p0000000002e519a8;  1 drivers, strength-aware
v0000000002eb10b0_0 .net "D", 0 0, L_0000000002f16f70;  1 drivers
v0000000002eb1150_0 .net "Q", 0 0, v0000000002eb0e30_0;  1 drivers
v0000000002eb1d30_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eb18d0_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eb1ab0_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e519d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb1970_0 name=_s0
o0000000002e51a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb22d0_0 name=_s10
v0000000002eb13d0_0 .net *"_s12", 0 0, L_0000000002f17790;  1 drivers
o0000000002e51a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb15b0_0 name=_s2
v0000000002eb1650_0 .net *"_s4", 0 0, L_0000000002f17650;  1 drivers
o0000000002e51ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb4350_0 name=_s8
v0000000002eb4670_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb4df0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f17650 .functor MUXZ 1, o0000000002e51a68, v0000000002eb0e30_0, L_0000000002f18b90, C4<>;
L_0000000002f16750 .functor MUXZ 1, L_0000000002f17650, o0000000002e519d8, o0000000002d40088, C4<>;
L_0000000002f17790 .functor MUXZ 1, o0000000002e51a08, v0000000002eb0e30_0, L_0000000002f171f0, C4<>;
L_0000000002f16e30 .functor MUXZ 1, L_0000000002f17790, o0000000002e51ac8, o0000000002d40088, C4<>;
S_0000000002e9e0f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9e570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb0f70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb2b90_0 .net "d", 0 0, L_0000000002f16f70;  alias, 1 drivers
v0000000002eb2190_0 .net "q", 0 0, v0000000002eb0e30_0;  alias, 1 drivers
v0000000002eb2c30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb0e30_0 .var "state", 0 0;
v0000000002eb0ed0_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002e9e870 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb3e50_0 .net8 "Bitline1", 0 0, p0000000002e51df8;  1 drivers, strength-aware
v0000000002eb5570_0 .net8 "Bitline2", 0 0, p0000000002e51e28;  1 drivers, strength-aware
v0000000002eb5bb0_0 .net "D", 0 0, L_0000000002f16570;  1 drivers
v0000000002eb40d0_0 .net "Q", 0 0, v0000000002eb3ef0_0;  1 drivers
v0000000002eb51b0_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eb3c70_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eb3d10_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e51e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb5250_0 name=_s0
o0000000002e51e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb3770_0 name=_s10
v0000000002eb4990_0 .net *"_s12", 0 0, L_0000000002f153f0;  1 drivers
o0000000002e51ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb57f0_0 name=_s2
v0000000002eb3810_0 .net *"_s4", 0 0, L_0000000002f148b0;  1 drivers
o0000000002e51f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb4850_0 name=_s8
v0000000002eb48f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb5390_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f148b0 .functor MUXZ 1, o0000000002e51ee8, v0000000002eb3ef0_0, L_0000000002f18b90, C4<>;
L_0000000002f149f0 .functor MUXZ 1, L_0000000002f148b0, o0000000002e51e58, o0000000002d40088, C4<>;
L_0000000002f153f0 .functor MUXZ 1, o0000000002e51e88, v0000000002eb3ef0_0, L_0000000002f171f0, C4<>;
L_0000000002f13e10 .functor MUXZ 1, L_0000000002f153f0, o0000000002e51f48, o0000000002d40088, C4<>;
S_0000000002ec59c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e9e870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb3db0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb52f0_0 .net "d", 0 0, L_0000000002f16570;  alias, 1 drivers
v0000000002eb54d0_0 .net "q", 0 0, v0000000002eb3ef0_0;  alias, 1 drivers
v0000000002eb3950_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb3ef0_0 .var "state", 0 0;
v0000000002eb5930_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002ec3440 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb43f0_0 .net8 "Bitline1", 0 0, p0000000002e52278;  1 drivers, strength-aware
v0000000002eb3bd0_0 .net8 "Bitline2", 0 0, p0000000002e522a8;  1 drivers, strength-aware
v0000000002eb38b0_0 .net "D", 0 0, L_0000000002f15d50;  1 drivers
v0000000002eb59d0_0 .net "Q", 0 0, v0000000002eb4170_0;  1 drivers
v0000000002eb4a30_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eb4ad0_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eb3a90_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e522d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb4210_0 name=_s0
o0000000002e52308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb3590_0 name=_s10
v0000000002eb45d0_0 .net *"_s12", 0 0, L_0000000002f15530;  1 drivers
o0000000002e52368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb4d50_0 name=_s2
v0000000002eb42b0_0 .net *"_s4", 0 0, L_0000000002f161b0;  1 drivers
o0000000002e523c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb5430_0 name=_s8
v0000000002eb4e90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb5a70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f161b0 .functor MUXZ 1, o0000000002e52368, v0000000002eb4170_0, L_0000000002f18b90, C4<>;
L_0000000002f150d0 .functor MUXZ 1, L_0000000002f161b0, o0000000002e522d8, o0000000002d40088, C4<>;
L_0000000002f15530 .functor MUXZ 1, o0000000002e52308, v0000000002eb4170_0, L_0000000002f171f0, C4<>;
L_0000000002f16250 .functor MUXZ 1, L_0000000002f15530, o0000000002e523c8, o0000000002d40088, C4<>;
S_0000000002ec4340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec3440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb3630_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb5890_0 .net "d", 0 0, L_0000000002f15d50;  alias, 1 drivers
v0000000002eb5610_0 .net "q", 0 0, v0000000002eb4170_0;  alias, 1 drivers
v0000000002eb3f90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb4170_0 .var "state", 0 0;
v0000000002eb39f0_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002ec5840 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb34f0_0 .net8 "Bitline1", 0 0, p0000000002e526f8;  1 drivers, strength-aware
v0000000002eb47b0_0 .net8 "Bitline2", 0 0, p0000000002e52728;  1 drivers, strength-aware
v0000000002eb36d0_0 .net "D", 0 0, L_0000000002f14d10;  1 drivers
v0000000002eb4c10_0 .net "Q", 0 0, v0000000002eb56b0_0;  1 drivers
v0000000002eb3b30_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eb4cb0_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eb4f30_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e52758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb4030_0 name=_s0
o0000000002e52788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb4490_0 name=_s10
v0000000002eb4530_0 .net *"_s12", 0 0, L_0000000002f14b30;  1 drivers
o0000000002e527e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb4710_0 name=_s2
v0000000002eb4fd0_0 .net *"_s4", 0 0, L_0000000002f155d0;  1 drivers
o0000000002e52848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb5070_0 name=_s8
v0000000002eb66f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb63d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f155d0 .functor MUXZ 1, o0000000002e527e8, v0000000002eb56b0_0, L_0000000002f18b90, C4<>;
L_0000000002f15670 .functor MUXZ 1, L_0000000002f155d0, o0000000002e52758, o0000000002d40088, C4<>;
L_0000000002f14b30 .functor MUXZ 1, o0000000002e52788, v0000000002eb56b0_0, L_0000000002f171f0, C4<>;
L_0000000002f14310 .functor MUXZ 1, L_0000000002f14b30, o0000000002e52848, o0000000002d40088, C4<>;
S_0000000002ec1640 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec5840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb4b70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb5c50_0 .net "d", 0 0, L_0000000002f14d10;  alias, 1 drivers
v0000000002eb5b10_0 .net "q", 0 0, v0000000002eb56b0_0;  alias, 1 drivers
v0000000002eb5110_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb56b0_0 .var "state", 0 0;
v0000000002eb5750_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002ec1040 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb7050_0 .net8 "Bitline1", 0 0, p0000000002e52b78;  1 drivers, strength-aware
v0000000002eb70f0_0 .net8 "Bitline2", 0 0, p0000000002e52ba8;  1 drivers, strength-aware
v0000000002eb6330_0 .net "D", 0 0, L_0000000002f15a30;  1 drivers
v0000000002eb68d0_0 .net "Q", 0 0, v0000000002eb77d0_0;  1 drivers
v0000000002eb7e10_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eb8090_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eb7410_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e52bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb6dd0_0 name=_s0
o0000000002e52c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb7a50_0 name=_s10
v0000000002eb7eb0_0 .net *"_s12", 0 0, L_0000000002f158f0;  1 drivers
o0000000002e52c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb8130_0 name=_s2
v0000000002eb7d70_0 .net *"_s4", 0 0, L_0000000002f15990;  1 drivers
o0000000002e52cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb65b0_0 name=_s8
v0000000002eb7550_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb61f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f15990 .functor MUXZ 1, o0000000002e52c68, v0000000002eb77d0_0, L_0000000002f18b90, C4<>;
L_0000000002f14270 .functor MUXZ 1, L_0000000002f15990, o0000000002e52bd8, o0000000002d40088, C4<>;
L_0000000002f158f0 .functor MUXZ 1, o0000000002e52c08, v0000000002eb77d0_0, L_0000000002f171f0, C4<>;
L_0000000002f143b0 .functor MUXZ 1, L_0000000002f158f0, o0000000002e52cc8, o0000000002d40088, C4<>;
S_0000000002ec1940 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec1040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb6470_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb6510_0 .net "d", 0 0, L_0000000002f15a30;  alias, 1 drivers
v0000000002eb6830_0 .net "q", 0 0, v0000000002eb77d0_0;  alias, 1 drivers
v0000000002eb7c30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb77d0_0 .var "state", 0 0;
v0000000002eb6f10_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002ec2fc0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb81d0_0 .net8 "Bitline1", 0 0, p0000000002e52ff8;  1 drivers, strength-aware
v0000000002eb7870_0 .net8 "Bitline2", 0 0, p0000000002e53028;  1 drivers, strength-aware
v0000000002eb5cf0_0 .net "D", 0 0, L_0000000002f14db0;  1 drivers
v0000000002eb7af0_0 .net "Q", 0 0, v0000000002eb6bf0_0;  1 drivers
v0000000002eb8270_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eb7690_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eb6650_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e53058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb7730_0 name=_s0
o0000000002e53088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb7f50_0 name=_s10
v0000000002eb7190_0 .net *"_s12", 0 0, L_0000000002f14c70;  1 drivers
o0000000002e530e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb6b50_0 name=_s2
v0000000002eb6790_0 .net *"_s4", 0 0, L_0000000002f164d0;  1 drivers
o0000000002e53148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb7230_0 name=_s8
v0000000002eb8310_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb7ff0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f164d0 .functor MUXZ 1, o0000000002e530e8, v0000000002eb6bf0_0, L_0000000002f18b90, C4<>;
L_0000000002f15e90 .functor MUXZ 1, L_0000000002f164d0, o0000000002e53058, o0000000002d40088, C4<>;
L_0000000002f14c70 .functor MUXZ 1, o0000000002e53088, v0000000002eb6bf0_0, L_0000000002f171f0, C4<>;
L_0000000002f14450 .functor MUXZ 1, L_0000000002f14c70, o0000000002e53148, o0000000002d40088, C4<>;
S_0000000002ec5b40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec2fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb75f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb74b0_0 .net "d", 0 0, L_0000000002f14db0;  alias, 1 drivers
v0000000002eb6e70_0 .net "q", 0 0, v0000000002eb6bf0_0;  alias, 1 drivers
v0000000002eb7370_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb6bf0_0 .var "state", 0 0;
v0000000002eb6290_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002ec44c0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb6970_0 .net8 "Bitline1", 0 0, p0000000002e53478;  1 drivers, strength-aware
v0000000002eb6a10_0 .net8 "Bitline2", 0 0, p0000000002e534a8;  1 drivers, strength-aware
v0000000002eb5e30_0 .net "D", 0 0, L_0000000002f15b70;  1 drivers
v0000000002eb6ab0_0 .net "Q", 0 0, v0000000002eb8450_0;  1 drivers
v0000000002eb79b0_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eb72d0_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eb7cd0_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e534d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb5ed0_0 name=_s0
o0000000002e53508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb5f70_0 name=_s10
v0000000002eb6010_0 .net *"_s12", 0 0, L_0000000002f15170;  1 drivers
o0000000002e53568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb6c90_0 name=_s2
v0000000002eb60b0_0 .net *"_s4", 0 0, L_0000000002f15710;  1 drivers
o0000000002e535c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb6d30_0 name=_s8
v0000000002eb6150_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecba70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f15710 .functor MUXZ 1, o0000000002e53568, v0000000002eb8450_0, L_0000000002f18b90, C4<>;
L_0000000002f14e50 .functor MUXZ 1, L_0000000002f15710, o0000000002e534d8, o0000000002d40088, C4<>;
L_0000000002f15170 .functor MUXZ 1, o0000000002e53508, v0000000002eb8450_0, L_0000000002f171f0, C4<>;
L_0000000002f15850 .functor MUXZ 1, L_0000000002f15170, o0000000002e535c8, o0000000002d40088, C4<>;
S_0000000002ebfcc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec44c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb83b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eb6fb0_0 .net "d", 0 0, L_0000000002f15b70;  alias, 1 drivers
v0000000002eb7b90_0 .net "q", 0 0, v0000000002eb8450_0;  alias, 1 drivers
v0000000002eb7910_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eb8450_0 .var "state", 0 0;
v0000000002eb5d90_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002ebfe40 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ecc8d0_0 .net8 "Bitline1", 0 0, p0000000002e538f8;  1 drivers, strength-aware
v0000000002ecaf30_0 .net8 "Bitline2", 0 0, p0000000002e53928;  1 drivers, strength-aware
v0000000002ecac10_0 .net "D", 0 0, L_0000000002f17830;  1 drivers
v0000000002eca8f0_0 .net "Q", 0 0, v0000000002eca670_0;  1 drivers
v0000000002eca850_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eca7b0_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002ecbb10_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e53958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecb570_0 name=_s0
o0000000002e53988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecb110_0 name=_s10
v0000000002ecc150_0 .net *"_s12", 0 0, L_0000000002f18c30;  1 drivers
o0000000002e539e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecb610_0 name=_s2
v0000000002ecbd90_0 .net *"_s4", 0 0, L_0000000002f15c10;  1 drivers
o0000000002e53a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecb2f0_0 name=_s8
v0000000002ecc330_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecb390_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f15c10 .functor MUXZ 1, o0000000002e539e8, v0000000002eca670_0, L_0000000002f18b90, C4<>;
L_0000000002f15df0 .functor MUXZ 1, L_0000000002f15c10, o0000000002e53958, o0000000002d40088, C4<>;
L_0000000002f18c30 .functor MUXZ 1, o0000000002e53988, v0000000002eca670_0, L_0000000002f171f0, C4<>;
L_0000000002f175b0 .functor MUXZ 1, L_0000000002f18c30, o0000000002e53a48, o0000000002d40088, C4<>;
S_0000000002ec56c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebfe40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ecbf70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecc830_0 .net "d", 0 0, L_0000000002f17830;  alias, 1 drivers
v0000000002ecaa30_0 .net "q", 0 0, v0000000002eca670_0;  alias, 1 drivers
v0000000002eccab0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eca670_0 .var "state", 0 0;
v0000000002ecbe30_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002ec4ac0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002e9ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ecb7f0_0 .net8 "Bitline1", 0 0, p0000000002e53d78;  1 drivers, strength-aware
v0000000002ecc5b0_0 .net8 "Bitline2", 0 0, p0000000002e53da8;  1 drivers, strength-aware
v0000000002ecb890_0 .net "D", 0 0, L_0000000002f178d0;  1 drivers
v0000000002ecc1f0_0 .net "Q", 0 0, v0000000002ecb750_0;  1 drivers
v0000000002eca530_0 .net "ReadEnable1", 0 0, L_0000000002f18b90;  alias, 1 drivers
v0000000002eccc90_0 .net "ReadEnable2", 0 0, L_0000000002f171f0;  alias, 1 drivers
v0000000002eca5d0_0 .net "WriteEnable", 0 0, L_0000000002f18a50;  alias, 1 drivers
o0000000002e53dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecc970_0 name=_s0
o0000000002e53e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eca710_0 name=_s10
v0000000002ecc650_0 .net *"_s12", 0 0, L_0000000002f16bb0;  1 drivers
o0000000002e53e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecc470_0 name=_s2
v0000000002ecc510_0 .net *"_s4", 0 0, L_0000000002f16cf0;  1 drivers
o0000000002e53ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eca990_0 name=_s8
v0000000002ecbc50_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecca10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f16cf0 .functor MUXZ 1, o0000000002e53e68, v0000000002ecb750_0, L_0000000002f18b90, C4<>;
L_0000000002f17dd0 .functor MUXZ 1, L_0000000002f16cf0, o0000000002e53dd8, o0000000002d40088, C4<>;
L_0000000002f16bb0 .functor MUXZ 1, o0000000002e53e08, v0000000002ecb750_0, L_0000000002f171f0, C4<>;
L_0000000002f184b0 .functor MUXZ 1, L_0000000002f16bb0, o0000000002e53ec8, o0000000002d40088, C4<>;
S_0000000002ec2240 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec4ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ecafd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecb6b0_0 .net "d", 0 0, L_0000000002f178d0;  alias, 1 drivers
v0000000002eccbf0_0 .net "q", 0 0, v0000000002ecb750_0;  alias, 1 drivers
v0000000002eccb50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ecb750_0 .var "state", 0 0;
v0000000002ecc3d0_0 .net "wen", 0 0, L_0000000002f18a50;  alias, 1 drivers
S_0000000002ebffc0 .scope module, "R8" "Register" 2 83, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002edb330_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002edb470_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002ed9fd0_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002ed9670_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  1 drivers
v0000000002ed9530_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  1 drivers
v0000000002eda570_0 .net "WriteReg", 0 0, L_0000000002f1b570;  1 drivers
v0000000002ed9cb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edb290_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f185f0 .part o0000000002d449d8, 0, 1;
L_0000000002f17d30 .part o0000000002d449d8, 1, 1;
L_0000000002f166b0 .part o0000000002d449d8, 2, 1;
L_0000000002f187d0 .part o0000000002d449d8, 3, 1;
L_0000000002f1acb0 .part o0000000002d449d8, 4, 1;
L_0000000002f19bd0 .part o0000000002d449d8, 5, 1;
L_0000000002f198b0 .part o0000000002d449d8, 6, 1;
L_0000000002f1b1b0 .part o0000000002d449d8, 7, 1;
L_0000000002f1a210 .part o0000000002d449d8, 8, 1;
L_0000000002f19810 .part o0000000002d449d8, 9, 1;
L_0000000002f1aa30 .part o0000000002d449d8, 10, 1;
L_0000000002f19270 .part o0000000002d449d8, 11, 1;
L_0000000002f1a530 .part o0000000002d449d8, 12, 1;
L_0000000002f1a5d0 .part o0000000002d449d8, 13, 1;
L_0000000002f18e10 .part o0000000002d449d8, 14, 1;
L_0000000002f19b30 .part o0000000002d449d8, 15, 1;
p0000000002e543a8 .port I0000000002ce9000, L_0000000002f16890;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002e543a8;
p0000000002e543d8 .port I0000000002ce8900, L_0000000002f17290;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002e543d8;
p0000000002e54888 .port I0000000002ce9000, L_0000000002f17bf0;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002e54888;
p0000000002e548b8 .port I0000000002ce8900, L_0000000002f17c90;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002e548b8;
p0000000002e56808 .port I0000000002ce9000, L_0000000002f18050;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002e56808;
p0000000002e56838 .port I0000000002ce8900, L_0000000002f16610;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002e56838;
p0000000002e56c88 .port I0000000002ce9000, L_0000000002f18230;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002e56c88;
p0000000002e56cb8 .port I0000000002ce8900, L_0000000002f18370;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002e56cb8;
p0000000002e57108 .port I0000000002ce9000, L_0000000002f18550;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002e57108;
p0000000002e57138 .port I0000000002ce8900, L_0000000002f1a990;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002e57138;
p0000000002e57588 .port I0000000002ce9000, L_0000000002f1adf0;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002e57588;
p0000000002e575b8 .port I0000000002ce8900, L_0000000002f194f0;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002e575b8;
p0000000002e57a08 .port I0000000002ce9000, L_0000000002f1a0d0;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002e57a08;
p0000000002e57a38 .port I0000000002ce8900, L_0000000002f1a170;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002e57a38;
p0000000002e57e88 .port I0000000002ce9000, L_0000000002f1ab70;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002e57e88;
p0000000002e57eb8 .port I0000000002ce8900, L_0000000002f1b2f0;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002e57eb8;
p0000000002e58308 .port I0000000002ce9000, L_0000000002f19950;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002e58308;
p0000000002e58338 .port I0000000002ce8900, L_0000000002f19630;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002e58338;
p0000000002e58788 .port I0000000002ce9000, L_0000000002f1aad0;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002e58788;
p0000000002e587b8 .port I0000000002ce8900, L_0000000002f19c70;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002e587b8;
p0000000002e54d08 .port I0000000002ce9000, L_0000000002f1a2b0;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002e54d08;
p0000000002e54d38 .port I0000000002ce8900, L_0000000002f1a3f0;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002e54d38;
p0000000002e55188 .port I0000000002ce9000, L_0000000002f19db0;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002e55188;
p0000000002e551b8 .port I0000000002ce8900, L_0000000002f191d0;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002e551b8;
p0000000002e55608 .port I0000000002ce9000, L_0000000002f1a490;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002e55608;
p0000000002e55638 .port I0000000002ce8900, L_0000000002f19310;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002e55638;
p0000000002e55a88 .port I0000000002ce9000, L_0000000002f1a030;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002e55a88;
p0000000002e55ab8 .port I0000000002ce8900, L_0000000002f19450;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002e55ab8;
p0000000002e55f08 .port I0000000002ce9000, L_0000000002f1ac10;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002e55f08;
p0000000002e55f38 .port I0000000002ce8900, L_0000000002f1b390;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002e55f38;
p0000000002e56388 .port I0000000002ce9000, L_0000000002f18f50;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002e56388;
p0000000002e563b8 .port I0000000002ce8900, L_0000000002f1afd0;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002e563b8;
S_0000000002ec11c0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ecbbb0_0 .net8 "Bitline1", 0 0, p0000000002e543a8;  1 drivers, strength-aware
v0000000002ecb430_0 .net8 "Bitline2", 0 0, p0000000002e543d8;  1 drivers, strength-aware
v0000000002ecb4d0_0 .net "D", 0 0, L_0000000002f185f0;  1 drivers
v0000000002ecb930_0 .net "Q", 0 0, v0000000002ecb250_0;  1 drivers
v0000000002ecb9d0_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ecc010_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ecc0b0_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e54468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecdeb0_0 name=_s0
o0000000002e54498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecf3f0_0 name=_s10
v0000000002ecdf50_0 .net *"_s12", 0 0, L_0000000002f189b0;  1 drivers
o0000000002e544f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecebd0_0 name=_s2
v0000000002ecec70_0 .net *"_s4", 0 0, L_0000000002f18cd0;  1 drivers
o0000000002e54558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecd7d0_0 name=_s8
v0000000002ece6d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecedb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f18cd0 .functor MUXZ 1, o0000000002e544f8, v0000000002ecb250_0, L_0000000002f1b110, C4<>;
L_0000000002f16890 .functor MUXZ 1, L_0000000002f18cd0, o0000000002e54468, o0000000002d40088, C4<>;
L_0000000002f189b0 .functor MUXZ 1, o0000000002e54498, v0000000002ecb250_0, L_0000000002f1b070, C4<>;
L_0000000002f17290 .functor MUXZ 1, L_0000000002f189b0, o0000000002e54558, o0000000002d40088, C4<>;
S_0000000002ec4640 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec11c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ecb070_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecc790_0 .net "d", 0 0, L_0000000002f185f0;  alias, 1 drivers
v0000000002ecbcf0_0 .net "q", 0 0, v0000000002ecb250_0;  alias, 1 drivers
v0000000002ecb1b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ecb250_0 .var "state", 0 0;
v0000000002ecbed0_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec0140 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ecd690_0 .net8 "Bitline1", 0 0, p0000000002e54888;  1 drivers, strength-aware
v0000000002ecee50_0 .net8 "Bitline2", 0 0, p0000000002e548b8;  1 drivers, strength-aware
v0000000002ecf490_0 .net "D", 0 0, L_0000000002f17d30;  1 drivers
v0000000002ecd910_0 .net "Q", 0 0, v0000000002ecd730_0;  1 drivers
v0000000002ece9f0_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ecd4b0_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ecd550_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e548e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecea90_0 name=_s0
o0000000002e54918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eccfb0_0 name=_s10
v0000000002ece1d0_0 .net *"_s12", 0 0, L_0000000002f173d0;  1 drivers
o0000000002e54978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecf030_0 name=_s2
v0000000002ecd050_0 .net *"_s4", 0 0, L_0000000002f16930;  1 drivers
o0000000002e549d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ece090_0 name=_s8
v0000000002ece130_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eceef0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f16930 .functor MUXZ 1, o0000000002e54978, v0000000002ecd730_0, L_0000000002f1b110, C4<>;
L_0000000002f17bf0 .functor MUXZ 1, L_0000000002f16930, o0000000002e548e8, o0000000002d40088, C4<>;
L_0000000002f173d0 .functor MUXZ 1, o0000000002e54918, v0000000002ecd730_0, L_0000000002f1b070, C4<>;
L_0000000002f17c90 .functor MUXZ 1, L_0000000002f173d0, o0000000002e549d8, o0000000002d40088, C4<>;
S_0000000002ec02c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ecd5f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eceb30_0 .net "d", 0 0, L_0000000002f17d30;  alias, 1 drivers
v0000000002eced10_0 .net "q", 0 0, v0000000002ecd730_0;  alias, 1 drivers
v0000000002ecd190_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ecd730_0 .var "state", 0 0;
v0000000002ecf170_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec35c0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ece630_0 .net8 "Bitline1", 0 0, p0000000002e54d08;  1 drivers, strength-aware
v0000000002ecf350_0 .net8 "Bitline2", 0 0, p0000000002e54d38;  1 drivers, strength-aware
v0000000002eccdd0_0 .net "D", 0 0, L_0000000002f1aa30;  1 drivers
v0000000002ece310_0 .net "Q", 0 0, v0000000002ecdff0_0;  1 drivers
v0000000002ecd870_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ecdaf0_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ece3b0_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e54d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ece450_0 name=_s0
o0000000002e54d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecef90_0 name=_s10
v0000000002ece4f0_0 .net *"_s12", 0 0, L_0000000002f1a350;  1 drivers
o0000000002e54df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecf0d0_0 name=_s2
v0000000002ecda50_0 .net *"_s4", 0 0, L_0000000002f1ae90;  1 drivers
o0000000002e54e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecf210_0 name=_s8
v0000000002ecd0f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecd230_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1ae90 .functor MUXZ 1, o0000000002e54df8, v0000000002ecdff0_0, L_0000000002f1b110, C4<>;
L_0000000002f1a2b0 .functor MUXZ 1, L_0000000002f1ae90, o0000000002e54d68, o0000000002d40088, C4<>;
L_0000000002f1a350 .functor MUXZ 1, o0000000002e54d98, v0000000002ecdff0_0, L_0000000002f1b070, C4<>;
L_0000000002f1a3f0 .functor MUXZ 1, L_0000000002f1a350, o0000000002e54e58, o0000000002d40088, C4<>;
S_0000000002ec1340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec35c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ece8b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecf2b0_0 .net "d", 0 0, L_0000000002f1aa30;  alias, 1 drivers
v0000000002ece270_0 .net "q", 0 0, v0000000002ecdff0_0;  alias, 1 drivers
v0000000002ecd9b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ecdff0_0 .var "state", 0 0;
v0000000002ecdb90_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec4c40 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eccf10_0 .net8 "Bitline1", 0 0, p0000000002e55188;  1 drivers, strength-aware
v0000000002ecdd70_0 .net8 "Bitline2", 0 0, p0000000002e551b8;  1 drivers, strength-aware
v0000000002ecdcd0_0 .net "D", 0 0, L_0000000002f19270;  1 drivers
v0000000002ecd2d0_0 .net "Q", 0 0, v0000000002ecdc30_0;  1 drivers
v0000000002ecd370_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ecde10_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ecd410_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e551e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ece810_0 name=_s0
o0000000002e55218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed02f0_0 name=_s10
v0000000002ed1330_0 .net *"_s12", 0 0, L_0000000002f1af30;  1 drivers
o0000000002e55278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed0ed0_0 name=_s2
v0000000002ed0f70_0 .net *"_s4", 0 0, L_0000000002f19d10;  1 drivers
o0000000002e552d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecfad0_0 name=_s8
v0000000002ecffd0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed1790_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f19d10 .functor MUXZ 1, o0000000002e55278, v0000000002ecdc30_0, L_0000000002f1b110, C4<>;
L_0000000002f19db0 .functor MUXZ 1, L_0000000002f19d10, o0000000002e551e8, o0000000002d40088, C4<>;
L_0000000002f1af30 .functor MUXZ 1, o0000000002e55218, v0000000002ecdc30_0, L_0000000002f1b070, C4<>;
L_0000000002f191d0 .functor MUXZ 1, L_0000000002f1af30, o0000000002e552d8, o0000000002d40088, C4<>;
S_0000000002ec2b40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec4c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ece770_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ece590_0 .net "d", 0 0, L_0000000002f19270;  alias, 1 drivers
v0000000002eccd30_0 .net "q", 0 0, v0000000002ecdc30_0;  alias, 1 drivers
v0000000002ecce70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ecdc30_0 .var "state", 0 0;
v0000000002ece950_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec0440 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed0930_0 .net8 "Bitline1", 0 0, p0000000002e55608;  1 drivers, strength-aware
v0000000002ecfb70_0 .net8 "Bitline2", 0 0, p0000000002e55638;  1 drivers, strength-aware
v0000000002ed0070_0 .net "D", 0 0, L_0000000002f1a530;  1 drivers
v0000000002ecff30_0 .net "Q", 0 0, v0000000002ed18d0_0;  1 drivers
v0000000002ed0c50_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed13d0_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ecfd50_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e55668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed11f0_0 name=_s0
o0000000002e55698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecf670_0 name=_s10
v0000000002ed07f0_0 .net *"_s12", 0 0, L_0000000002f19f90;  1 drivers
o0000000002e556f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed1470_0 name=_s2
v0000000002ed0890_0 .net *"_s4", 0 0, L_0000000002f19ef0;  1 drivers
o0000000002e55758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed0390_0 name=_s8
v0000000002ed0a70_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed0250_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f19ef0 .functor MUXZ 1, o0000000002e556f8, v0000000002ed18d0_0, L_0000000002f1b110, C4<>;
L_0000000002f1a490 .functor MUXZ 1, L_0000000002f19ef0, o0000000002e55668, o0000000002d40088, C4<>;
L_0000000002f19f90 .functor MUXZ 1, o0000000002e55698, v0000000002ed18d0_0, L_0000000002f1b070, C4<>;
L_0000000002f19310 .functor MUXZ 1, L_0000000002f19f90, o0000000002e55758, o0000000002d40088, C4<>;
S_0000000002ec41c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec0440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ecfcb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecf850_0 .net "d", 0 0, L_0000000002f1a530;  alias, 1 drivers
v0000000002ecf7b0_0 .net "q", 0 0, v0000000002ed18d0_0;  alias, 1 drivers
v0000000002ed09d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed18d0_0 .var "state", 0 0;
v0000000002ecf530_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec05c0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed0570_0 .net8 "Bitline1", 0 0, p0000000002e55a88;  1 drivers, strength-aware
v0000000002ecf8f0_0 .net8 "Bitline2", 0 0, p0000000002e55ab8;  1 drivers, strength-aware
v0000000002ed1970_0 .net "D", 0 0, L_0000000002f1a5d0;  1 drivers
v0000000002ecfc10_0 .net "Q", 0 0, v0000000002ed0bb0_0;  1 drivers
v0000000002ed10b0_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed1650_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ed1830_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e55ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecfa30_0 name=_s0
o0000000002e55b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed1ab0_0 name=_s10
v0000000002ed0e30_0 .net *"_s12", 0 0, L_0000000002f1a8f0;  1 drivers
o0000000002e55b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed0d90_0 name=_s2
v0000000002ecf990_0 .net *"_s4", 0 0, L_0000000002f18ff0;  1 drivers
o0000000002e55bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed0430_0 name=_s8
v0000000002ed1150_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ecfdf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f18ff0 .functor MUXZ 1, o0000000002e55b78, v0000000002ed0bb0_0, L_0000000002f1b110, C4<>;
L_0000000002f1a030 .functor MUXZ 1, L_0000000002f18ff0, o0000000002e55ae8, o0000000002d40088, C4<>;
L_0000000002f1a8f0 .functor MUXZ 1, o0000000002e55b18, v0000000002ed0bb0_0, L_0000000002f1b070, C4<>;
L_0000000002f19450 .functor MUXZ 1, L_0000000002f1a8f0, o0000000002e55bd8, o0000000002d40088, C4<>;
S_0000000002ec38c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec05c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed06b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed0b10_0 .net "d", 0 0, L_0000000002f1a5d0;  alias, 1 drivers
v0000000002ed16f0_0 .net "q", 0 0, v0000000002ed0bb0_0;  alias, 1 drivers
v0000000002ed0cf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed0bb0_0 .var "state", 0 0;
v0000000002ed15b0_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec2cc0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ecf710_0 .net8 "Bitline1", 0 0, p0000000002e55f08;  1 drivers, strength-aware
v0000000002ed1b50_0 .net8 "Bitline2", 0 0, p0000000002e55f38;  1 drivers, strength-aware
v0000000002ed0750_0 .net "D", 0 0, L_0000000002f18e10;  1 drivers
v0000000002ed1290_0 .net "Q", 0 0, v0000000002ed1510_0;  1 drivers
v0000000002ed0110_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed1bf0_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ed1c90_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e55f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecf5d0_0 name=_s0
o0000000002e55f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed01b0_0 name=_s10
v0000000002ed3bd0_0 .net *"_s12", 0 0, L_0000000002f19a90;  1 drivers
o0000000002e55ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed3c70_0 name=_s2
v0000000002ed27d0_0 .net *"_s4", 0 0, L_0000000002f18eb0;  1 drivers
o0000000002e56058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed36d0_0 name=_s8
v0000000002ed4210_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed2ff0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f18eb0 .functor MUXZ 1, o0000000002e55ff8, v0000000002ed1510_0, L_0000000002f1b110, C4<>;
L_0000000002f1ac10 .functor MUXZ 1, L_0000000002f18eb0, o0000000002e55f68, o0000000002d40088, C4<>;
L_0000000002f19a90 .functor MUXZ 1, o0000000002e55f98, v0000000002ed1510_0, L_0000000002f1b070, C4<>;
L_0000000002f1b390 .functor MUXZ 1, L_0000000002f19a90, o0000000002e56058, o0000000002d40088, C4<>;
S_0000000002ec0740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec2cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed0610_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed1a10_0 .net "d", 0 0, L_0000000002f18e10;  alias, 1 drivers
v0000000002ed04d0_0 .net "q", 0 0, v0000000002ed1510_0;  alias, 1 drivers
v0000000002ecfe90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed1510_0 .var "state", 0 0;
v0000000002ed1010_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec32c0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed3d10_0 .net8 "Bitline1", 0 0, p0000000002e56388;  1 drivers, strength-aware
v0000000002ed3e50_0 .net8 "Bitline2", 0 0, p0000000002e563b8;  1 drivers, strength-aware
v0000000002ed3ef0_0 .net "D", 0 0, L_0000000002f19b30;  1 drivers
v0000000002ed2870_0 .net "Q", 0 0, v0000000002ed3450_0;  1 drivers
v0000000002ed3630_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed3f90_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ed22d0_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e563e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed42b0_0 name=_s0
o0000000002e56418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed2410_0 name=_s10
v0000000002ed34f0_0 .net *"_s12", 0 0, L_0000000002f1b250;  1 drivers
o0000000002e56478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed4170_0 name=_s2
v0000000002ed43f0_0 .net *"_s4", 0 0, L_0000000002f19770;  1 drivers
o0000000002e564d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed4350_0 name=_s8
v0000000002ed2370_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed4030_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f19770 .functor MUXZ 1, o0000000002e56478, v0000000002ed3450_0, L_0000000002f1b110, C4<>;
L_0000000002f18f50 .functor MUXZ 1, L_0000000002f19770, o0000000002e563e8, o0000000002d40088, C4<>;
L_0000000002f1b250 .functor MUXZ 1, o0000000002e56418, v0000000002ed3450_0, L_0000000002f1b070, C4<>;
L_0000000002f1afd0 .functor MUXZ 1, L_0000000002f1b250, o0000000002e564d8, o0000000002d40088, C4<>;
S_0000000002ec08c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec32c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed3b30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed33b0_0 .net "d", 0 0, L_0000000002f19b30;  alias, 1 drivers
v0000000002ed3db0_0 .net "q", 0 0, v0000000002ed3450_0;  alias, 1 drivers
v0000000002ed2a50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed3450_0 .var "state", 0 0;
v0000000002ed2730_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec53c0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed4490_0 .net8 "Bitline1", 0 0, p0000000002e56808;  1 drivers, strength-aware
v0000000002ed1d30_0 .net8 "Bitline2", 0 0, p0000000002e56838;  1 drivers, strength-aware
v0000000002ed1dd0_0 .net "D", 0 0, L_0000000002f166b0;  1 drivers
v0000000002ed3590_0 .net "Q", 0 0, v0000000002ed39f0_0;  1 drivers
v0000000002ed3090_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed3130_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ed3770_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e56868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed2550_0 name=_s0
o0000000002e56898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed29b0_0 name=_s10
v0000000002ed1f10_0 .net *"_s12", 0 0, L_0000000002f18d70;  1 drivers
o0000000002e568f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed2af0_0 name=_s2
v0000000002ed25f0_0 .net *"_s4", 0 0, L_0000000002f17e70;  1 drivers
o0000000002e56958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed2050_0 name=_s8
v0000000002ed20f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed2190_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f17e70 .functor MUXZ 1, o0000000002e568f8, v0000000002ed39f0_0, L_0000000002f1b110, C4<>;
L_0000000002f18050 .functor MUXZ 1, L_0000000002f17e70, o0000000002e56868, o0000000002d40088, C4<>;
L_0000000002f18d70 .functor MUXZ 1, o0000000002e56898, v0000000002ed39f0_0, L_0000000002f1b070, C4<>;
L_0000000002f16610 .functor MUXZ 1, L_0000000002f18d70, o0000000002e56958, o0000000002d40088, C4<>;
S_0000000002ec2e40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec53c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed1fb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed40d0_0 .net "d", 0 0, L_0000000002f166b0;  alias, 1 drivers
v0000000002ed2910_0 .net "q", 0 0, v0000000002ed39f0_0;  alias, 1 drivers
v0000000002ed1e70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed39f0_0 .var "state", 0 0;
v0000000002ed24b0_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec1f40 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed2c30_0 .net8 "Bitline1", 0 0, p0000000002e56c88;  1 drivers, strength-aware
v0000000002ed38b0_0 .net8 "Bitline2", 0 0, p0000000002e56cb8;  1 drivers, strength-aware
v0000000002ed31d0_0 .net "D", 0 0, L_0000000002f187d0;  1 drivers
v0000000002ed2cd0_0 .net "Q", 0 0, v0000000002ed3810_0;  1 drivers
v0000000002ed2d70_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed2e10_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ed2eb0_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e56ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed3310_0 name=_s0
o0000000002e56d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed3a90_0 name=_s10
v0000000002ed3950_0 .net *"_s12", 0 0, L_0000000002f182d0;  1 drivers
o0000000002e56d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed60b0_0 name=_s2
v0000000002ed6830_0 .net *"_s4", 0 0, L_0000000002f180f0;  1 drivers
o0000000002e56dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed5890_0 name=_s8
v0000000002ed5390_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed6150_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f180f0 .functor MUXZ 1, o0000000002e56d78, v0000000002ed3810_0, L_0000000002f1b110, C4<>;
L_0000000002f18230 .functor MUXZ 1, L_0000000002f180f0, o0000000002e56ce8, o0000000002d40088, C4<>;
L_0000000002f182d0 .functor MUXZ 1, o0000000002e56d18, v0000000002ed3810_0, L_0000000002f1b070, C4<>;
L_0000000002f18370 .functor MUXZ 1, L_0000000002f182d0, o0000000002e56dd8, o0000000002d40088, C4<>;
S_0000000002ec1c40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec1f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed3270_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed2230_0 .net "d", 0 0, L_0000000002f187d0;  alias, 1 drivers
v0000000002ed2690_0 .net "q", 0 0, v0000000002ed3810_0;  alias, 1 drivers
v0000000002ed2f50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed3810_0 .var "state", 0 0;
v0000000002ed2b90_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec20c0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed52f0_0 .net8 "Bitline1", 0 0, p0000000002e57108;  1 drivers, strength-aware
v0000000002ed4c10_0 .net8 "Bitline2", 0 0, p0000000002e57138;  1 drivers, strength-aware
v0000000002ed57f0_0 .net "D", 0 0, L_0000000002f1acb0;  1 drivers
v0000000002ed65b0_0 .net "Q", 0 0, v0000000002ed48f0_0;  1 drivers
v0000000002ed5d90_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed4ad0_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ed4670_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e57168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed6650_0 name=_s0
o0000000002e57198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed6bf0_0 name=_s10
v0000000002ed4fd0_0 .net *"_s12", 0 0, L_0000000002f18870;  1 drivers
o0000000002e571f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed4df0_0 name=_s2
v0000000002ed6010_0 .net *"_s4", 0 0, L_0000000002f18410;  1 drivers
o0000000002e57258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed5ed0_0 name=_s8
v0000000002ed4530_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed66f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f18410 .functor MUXZ 1, o0000000002e571f8, v0000000002ed48f0_0, L_0000000002f1b110, C4<>;
L_0000000002f18550 .functor MUXZ 1, L_0000000002f18410, o0000000002e57168, o0000000002d40088, C4<>;
L_0000000002f18870 .functor MUXZ 1, o0000000002e57198, v0000000002ed48f0_0, L_0000000002f1b070, C4<>;
L_0000000002f1a990 .functor MUXZ 1, L_0000000002f18870, o0000000002e57258, o0000000002d40088, C4<>;
S_0000000002ec0d40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec20c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed4850_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed47b0_0 .net "d", 0 0, L_0000000002f1acb0;  alias, 1 drivers
v0000000002ed5930_0 .net "q", 0 0, v0000000002ed48f0_0;  alias, 1 drivers
v0000000002ed6c90_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed48f0_0 .var "state", 0 0;
v0000000002ed6b50_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec3140 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed68d0_0 .net8 "Bitline1", 0 0, p0000000002e57588;  1 drivers, strength-aware
v0000000002ed4710_0 .net8 "Bitline2", 0 0, p0000000002e575b8;  1 drivers, strength-aware
v0000000002ed5c50_0 .net "D", 0 0, L_0000000002f19bd0;  1 drivers
v0000000002ed5430_0 .net "Q", 0 0, v0000000002ed5570_0;  1 drivers
v0000000002ed59d0_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed5bb0_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ed4b70_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e575e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed4a30_0 name=_s0
o0000000002e57618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed5610_0 name=_s10
v0000000002ed5cf0_0 .net *"_s12", 0 0, L_0000000002f1a710;  1 drivers
o0000000002e57678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed63d0_0 name=_s2
v0000000002ed6290_0 .net *"_s4", 0 0, L_0000000002f1a7b0;  1 drivers
o0000000002e576d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed4d50_0 name=_s8
v0000000002ed6ab0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed5a70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1a7b0 .functor MUXZ 1, o0000000002e57678, v0000000002ed5570_0, L_0000000002f1b110, C4<>;
L_0000000002f1adf0 .functor MUXZ 1, L_0000000002f1a7b0, o0000000002e575e8, o0000000002d40088, C4<>;
L_0000000002f1a710 .functor MUXZ 1, o0000000002e57618, v0000000002ed5570_0, L_0000000002f1b070, C4<>;
L_0000000002f194f0 .functor MUXZ 1, L_0000000002f1a710, o0000000002e576d8, o0000000002d40088, C4<>;
S_0000000002ec47c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec3140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed45d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed4e90_0 .net "d", 0 0, L_0000000002f19bd0;  alias, 1 drivers
v0000000002ed61f0_0 .net "q", 0 0, v0000000002ed5570_0;  alias, 1 drivers
v0000000002ed4cb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed5570_0 .var "state", 0 0;
v0000000002ed4990_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec14c0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed56b0_0 .net8 "Bitline1", 0 0, p0000000002e57a08;  1 drivers, strength-aware
v0000000002ed5b10_0 .net8 "Bitline2", 0 0, p0000000002e57a38;  1 drivers, strength-aware
v0000000002ed6790_0 .net "D", 0 0, L_0000000002f198b0;  1 drivers
v0000000002ed51b0_0 .net "Q", 0 0, v0000000002ed5070_0;  1 drivers
v0000000002ed6970_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed5750_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ed4f30_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e57a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed5110_0 name=_s0
o0000000002e57a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed5250_0 name=_s10
v0000000002ed5f70_0 .net *"_s12", 0 0, L_0000000002f1a670;  1 drivers
o0000000002e57af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed6a10_0 name=_s2
v0000000002ed7230_0 .net *"_s4", 0 0, L_0000000002f19e50;  1 drivers
o0000000002e57b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed92b0_0 name=_s8
v0000000002ed88b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed8630_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f19e50 .functor MUXZ 1, o0000000002e57af8, v0000000002ed5070_0, L_0000000002f1b110, C4<>;
L_0000000002f1a0d0 .functor MUXZ 1, L_0000000002f19e50, o0000000002e57a68, o0000000002d40088, C4<>;
L_0000000002f1a670 .functor MUXZ 1, o0000000002e57a98, v0000000002ed5070_0, L_0000000002f1b070, C4<>;
L_0000000002f1a170 .functor MUXZ 1, L_0000000002f1a670, o0000000002e57b58, o0000000002d40088, C4<>;
S_0000000002ec0ec0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec14c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed6330_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed6510_0 .net "d", 0 0, L_0000000002f198b0;  alias, 1 drivers
v0000000002ed6470_0 .net "q", 0 0, v0000000002ed5070_0;  alias, 1 drivers
v0000000002ed5e30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed5070_0 .var "state", 0 0;
v0000000002ed54d0_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec17c0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed7af0_0 .net8 "Bitline1", 0 0, p0000000002e57e88;  1 drivers, strength-aware
v0000000002ed8b30_0 .net8 "Bitline2", 0 0, p0000000002e57eb8;  1 drivers, strength-aware
v0000000002ed86d0_0 .net "D", 0 0, L_0000000002f1b1b0;  1 drivers
v0000000002ed8770_0 .net "Q", 0 0, v0000000002ed6dd0_0;  1 drivers
v0000000002ed8c70_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed6e70_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ed8db0_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e57ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed77d0_0 name=_s0
o0000000002e57f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed7cd0_0 name=_s10
v0000000002ed7b90_0 .net *"_s12", 0 0, L_0000000002f1ad50;  1 drivers
o0000000002e57f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed7eb0_0 name=_s2
v0000000002ed93f0_0 .net *"_s4", 0 0, L_0000000002f19590;  1 drivers
o0000000002e57fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed9350_0 name=_s8
v0000000002ed8950_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed8bd0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f19590 .functor MUXZ 1, o0000000002e57f78, v0000000002ed6dd0_0, L_0000000002f1b110, C4<>;
L_0000000002f1ab70 .functor MUXZ 1, L_0000000002f19590, o0000000002e57ee8, o0000000002d40088, C4<>;
L_0000000002f1ad50 .functor MUXZ 1, o0000000002e57f18, v0000000002ed6dd0_0, L_0000000002f1b070, C4<>;
L_0000000002f1b2f0 .functor MUXZ 1, L_0000000002f1ad50, o0000000002e57fd8, o0000000002d40088, C4<>;
S_0000000002ec3740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec17c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed9170_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed8270_0 .net "d", 0 0, L_0000000002f1b1b0;  alias, 1 drivers
v0000000002ed72d0_0 .net "q", 0 0, v0000000002ed6dd0_0;  alias, 1 drivers
v0000000002ed6fb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed6dd0_0 .var "state", 0 0;
v0000000002ed81d0_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec4dc0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed7190_0 .net8 "Bitline1", 0 0, p0000000002e58308;  1 drivers, strength-aware
v0000000002ed7c30_0 .net8 "Bitline2", 0 0, p0000000002e58338;  1 drivers, strength-aware
v0000000002ed89f0_0 .net "D", 0 0, L_0000000002f1a210;  1 drivers
v0000000002ed7410_0 .net "Q", 0 0, v0000000002ed9210_0;  1 drivers
v0000000002ed7a50_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed6f10_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ed7050_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e58368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed8310_0 name=_s0
o0000000002e58398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed74b0_0 name=_s10
v0000000002ed70f0_0 .net *"_s12", 0 0, L_0000000002f199f0;  1 drivers
o0000000002e583f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed8450_0 name=_s2
v0000000002ed8f90_0 .net *"_s4", 0 0, L_0000000002f1a850;  1 drivers
o0000000002e58458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed7d70_0 name=_s8
v0000000002ed7550_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed8d10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1a850 .functor MUXZ 1, o0000000002e583f8, v0000000002ed9210_0, L_0000000002f1b110, C4<>;
L_0000000002f19950 .functor MUXZ 1, L_0000000002f1a850, o0000000002e58368, o0000000002d40088, C4<>;
L_0000000002f199f0 .functor MUXZ 1, o0000000002e58398, v0000000002ed9210_0, L_0000000002f1b070, C4<>;
L_0000000002f19630 .functor MUXZ 1, L_0000000002f199f0, o0000000002e58458, o0000000002d40088, C4<>;
S_0000000002ec1ac0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec4dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed83b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed9490_0 .net "d", 0 0, L_0000000002f1a210;  alias, 1 drivers
v0000000002ed8810_0 .net "q", 0 0, v0000000002ed9210_0;  alias, 1 drivers
v0000000002ed6d30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed9210_0 .var "state", 0 0;
v0000000002ed7370_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec0a40 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002ebffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed7870_0 .net8 "Bitline1", 0 0, p0000000002e58788;  1 drivers, strength-aware
v0000000002ed9030_0 .net8 "Bitline2", 0 0, p0000000002e587b8;  1 drivers, strength-aware
v0000000002ed7730_0 .net "D", 0 0, L_0000000002f19810;  1 drivers
v0000000002ed7910_0 .net "Q", 0 0, v0000000002ed7690_0;  1 drivers
v0000000002ed79b0_0 .net "ReadEnable1", 0 0, L_0000000002f1b110;  alias, 1 drivers
v0000000002ed84f0_0 .net "ReadEnable2", 0 0, L_0000000002f1b070;  alias, 1 drivers
v0000000002ed7f50_0 .net "WriteEnable", 0 0, L_0000000002f1b570;  alias, 1 drivers
o0000000002e587e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed7ff0_0 name=_s0
o0000000002e58818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed90d0_0 name=_s10
v0000000002ed8090_0 .net *"_s12", 0 0, L_0000000002f196d0;  1 drivers
o0000000002e58878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed8130_0 name=_s2
v0000000002ed8590_0 .net *"_s4", 0 0, L_0000000002f193b0;  1 drivers
o0000000002e588d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edb5b0_0 name=_s8
v0000000002eda250_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edac50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f193b0 .functor MUXZ 1, o0000000002e58878, v0000000002ed7690_0, L_0000000002f1b110, C4<>;
L_0000000002f1aad0 .functor MUXZ 1, L_0000000002f193b0, o0000000002e587e8, o0000000002d40088, C4<>;
L_0000000002f196d0 .functor MUXZ 1, o0000000002e58818, v0000000002ed7690_0, L_0000000002f1b070, C4<>;
L_0000000002f19c70 .functor MUXZ 1, L_0000000002f196d0, o0000000002e588d8, o0000000002d40088, C4<>;
S_0000000002ec0bc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec0a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed7e10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed75f0_0 .net "d", 0 0, L_0000000002f19810;  alias, 1 drivers
v0000000002ed8a90_0 .net "q", 0 0, v0000000002ed7690_0;  alias, 1 drivers
v0000000002ed8e50_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed7690_0 .var "state", 0 0;
v0000000002ed8ef0_0 .net "wen", 0 0, L_0000000002f1b570;  alias, 1 drivers
S_0000000002ec50c0 .scope module, "R9" "Register" 2 92, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002ee6e10_0 .net8 "Bitline1", 15 0, p0000000002d44978;  alias, 0 drivers, strength-aware
v0000000002ee7950_0 .net8 "Bitline2", 15 0, p0000000002d449a8;  alias, 0 drivers, strength-aware
v0000000002ee6050_0 .net "D", 15 0, o0000000002d449d8;  alias, 0 drivers
v0000000002ee6cd0_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  1 drivers
v0000000002ee7b30_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  1 drivers
v0000000002ee7090_0 .net "WriteReg", 0 0, L_0000000002f20570;  1 drivers
v0000000002ee62d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee6410_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1c010 .part o0000000002d449d8, 0, 1;
L_0000000002f1dc30 .part o0000000002d449d8, 1, 1;
L_0000000002f1b610 .part o0000000002d449d8, 2, 1;
L_0000000002f1ca10 .part o0000000002d449d8, 3, 1;
L_0000000002f1bcf0 .part o0000000002d449d8, 4, 1;
L_0000000002f1c510 .part o0000000002d449d8, 5, 1;
L_0000000002f1b890 .part o0000000002d449d8, 6, 1;
L_0000000002f1cdd0 .part o0000000002d449d8, 7, 1;
L_0000000002f1d5f0 .part o0000000002d449d8, 8, 1;
L_0000000002f1dd70 .part o0000000002d449d8, 9, 1;
L_0000000002f1d0f0 .part o0000000002d449d8, 10, 1;
L_0000000002f1c830 .part o0000000002d449d8, 11, 1;
L_0000000002f1d190 .part o0000000002d449d8, 12, 1;
L_0000000002f1ed10 .part o0000000002d449d8, 13, 1;
L_0000000002f204d0 .part o0000000002d449d8, 14, 1;
L_0000000002f1e3b0 .part o0000000002d449d8, 15, 1;
p0000000002e58db8 .port I0000000002ce9000, L_0000000002f1b4d0;
 .tranvp 16 1 0, I0000000002ce9000, p0000000002d44978 p0000000002e58db8;
p0000000002e58de8 .port I0000000002ce8900, L_0000000002f19130;
 .tranvp 16 1 0, I0000000002ce8900, p0000000002d449a8 p0000000002e58de8;
p0000000002e59298 .port I0000000002ce9000, L_0000000002f1c8d0;
 .tranvp 16 1 1, I0000000002ce9000, p0000000002d44978 p0000000002e59298;
p0000000002e592c8 .port I0000000002ce8900, L_0000000002f1d550;
 .tranvp 16 1 1, I0000000002ce8900, p0000000002d449a8 p0000000002e592c8;
p0000000002e5b218 .port I0000000002ce9000, L_0000000002f1c970;
 .tranvp 16 1 2, I0000000002ce9000, p0000000002d44978 p0000000002e5b218;
p0000000002e5b248 .port I0000000002ce8900, L_0000000002f1daf0;
 .tranvp 16 1 2, I0000000002ce8900, p0000000002d449a8 p0000000002e5b248;
p0000000002e5b698 .port I0000000002ce9000, L_0000000002f1b750;
 .tranvp 16 1 3, I0000000002ce9000, p0000000002d44978 p0000000002e5b698;
p0000000002e5b6c8 .port I0000000002ce8900, L_0000000002f1dcd0;
 .tranvp 16 1 3, I0000000002ce8900, p0000000002d449a8 p0000000002e5b6c8;
p0000000002e5bb18 .port I0000000002ce9000, L_0000000002f1b7f0;
 .tranvp 16 1 4, I0000000002ce9000, p0000000002d44978 p0000000002e5bb18;
p0000000002e5bb48 .port I0000000002ce8900, L_0000000002f1c650;
 .tranvp 16 1 4, I0000000002ce8900, p0000000002d449a8 p0000000002e5bb48;
p0000000002e5bf98 .port I0000000002ce9000, L_0000000002f1d370;
 .tranvp 16 1 5, I0000000002ce9000, p0000000002d44978 p0000000002e5bf98;
p0000000002e5bfc8 .port I0000000002ce8900, L_0000000002f1c470;
 .tranvp 16 1 5, I0000000002ce8900, p0000000002d449a8 p0000000002e5bfc8;
p0000000002e5c418 .port I0000000002ce9000, L_0000000002f1c790;
 .tranvp 16 1 6, I0000000002ce9000, p0000000002d44978 p0000000002e5c418;
p0000000002e5c448 .port I0000000002ce8900, L_0000000002f1be30;
 .tranvp 16 1 6, I0000000002ce8900, p0000000002d449a8 p0000000002e5c448;
p0000000002e5c898 .port I0000000002ce9000, L_0000000002f1db90;
 .tranvp 16 1 7, I0000000002ce9000, p0000000002d44978 p0000000002e5c898;
p0000000002e5c8c8 .port I0000000002ce8900, L_0000000002f1d870;
 .tranvp 16 1 7, I0000000002ce8900, p0000000002d449a8 p0000000002e5c8c8;
p0000000002e5cd18 .port I0000000002ce9000, L_0000000002f1cab0;
 .tranvp 16 1 8, I0000000002ce9000, p0000000002d44978 p0000000002e5cd18;
p0000000002e5cd48 .port I0000000002ce8900, L_0000000002f1b930;
 .tranvp 16 1 8, I0000000002ce8900, p0000000002d449a8 p0000000002e5cd48;
p0000000002e5d198 .port I0000000002ce9000, L_0000000002f1d410;
 .tranvp 16 1 9, I0000000002ce9000, p0000000002d44978 p0000000002e5d198;
p0000000002e5d1c8 .port I0000000002ce8900, L_0000000002f1c290;
 .tranvp 16 1 9, I0000000002ce8900, p0000000002d449a8 p0000000002e5d1c8;
p0000000002e59718 .port I0000000002ce9000, L_0000000002f1c330;
 .tranvp 16 1 10, I0000000002ce9000, p0000000002d44978 p0000000002e59718;
p0000000002e59748 .port I0000000002ce8900, L_0000000002f1cf10;
 .tranvp 16 1 10, I0000000002ce8900, p0000000002d449a8 p0000000002e59748;
p0000000002e59b98 .port I0000000002ce9000, L_0000000002f1ba70;
 .tranvp 16 1 11, I0000000002ce9000, p0000000002d44978 p0000000002e59b98;
p0000000002e59bc8 .port I0000000002ce8900, L_0000000002f1c6f0;
 .tranvp 16 1 11, I0000000002ce8900, p0000000002d449a8 p0000000002e59bc8;
p0000000002e5a018 .port I0000000002ce9000, L_0000000002f1cfb0;
 .tranvp 16 1 12, I0000000002ce9000, p0000000002d44978 p0000000002e5a018;
p0000000002e5a048 .port I0000000002ce8900, L_0000000002f1bb10;
 .tranvp 16 1 12, I0000000002ce8900, p0000000002d449a8 p0000000002e5a048;
p0000000002e5a498 .port I0000000002ce9000, L_0000000002f1d2d0;
 .tranvp 16 1 13, I0000000002ce9000, p0000000002d44978 p0000000002e5a498;
p0000000002e5a4c8 .port I0000000002ce8900, L_0000000002f1fe90;
 .tranvp 16 1 13, I0000000002ce8900, p0000000002d449a8 p0000000002e5a4c8;
p0000000002e5a918 .port I0000000002ce9000, L_0000000002f1e310;
 .tranvp 16 1 14, I0000000002ce9000, p0000000002d44978 p0000000002e5a918;
p0000000002e5a948 .port I0000000002ce8900, L_0000000002f1e630;
 .tranvp 16 1 14, I0000000002ce8900, p0000000002d449a8 p0000000002e5a948;
p0000000002e5ad98 .port I0000000002ce9000, L_0000000002f1e270;
 .tranvp 16 1 15, I0000000002ce9000, p0000000002d44978 p0000000002e5ad98;
p0000000002e5adc8 .port I0000000002ce8900, L_0000000002f1ee50;
 .tranvp 16 1 15, I0000000002ce8900, p0000000002d449a8 p0000000002e5adc8;
S_0000000002ec3a40 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002edb650_0 .net8 "Bitline1", 0 0, p0000000002e58db8;  1 drivers, strength-aware
v0000000002ed9d50_0 .net8 "Bitline2", 0 0, p0000000002e58de8;  1 drivers, strength-aware
v0000000002edad90_0 .net "D", 0 0, L_0000000002f1c010;  1 drivers
v0000000002ed9df0_0 .net "Q", 0 0, v0000000002edb3d0_0;  1 drivers
v0000000002edaa70_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002eda430_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002edae30_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e58e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edb510_0 name=_s0
o0000000002e58ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edbb50_0 name=_s10
v0000000002eda750_0 .net *"_s12", 0 0, L_0000000002f19090;  1 drivers
o0000000002e58f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edacf0_0 name=_s2
v0000000002eda6b0_0 .net *"_s4", 0 0, L_0000000002f1b430;  1 drivers
o0000000002e58f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edabb0_0 name=_s8
v0000000002eda4d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ed9a30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1b430 .functor MUXZ 1, o0000000002e58f08, v0000000002edb3d0_0, L_0000000002f20110, C4<>;
L_0000000002f1b4d0 .functor MUXZ 1, L_0000000002f1b430, o0000000002e58e78, o0000000002d40088, C4<>;
L_0000000002f19090 .functor MUXZ 1, o0000000002e58ea8, v0000000002edb3d0_0, L_0000000002f1f350, C4<>;
L_0000000002f19130 .functor MUXZ 1, L_0000000002f19090, o0000000002e58f68, o0000000002d40088, C4<>;
S_0000000002ec3bc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec3a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edbc90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eda610_0 .net "d", 0 0, L_0000000002f1c010;  alias, 1 drivers
v0000000002edb8d0_0 .net "q", 0 0, v0000000002edb3d0_0;  alias, 1 drivers
v0000000002ed9f30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002edb3d0_0 .var "state", 0 0;
v0000000002edb1f0_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec3ec0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002edb010_0 .net8 "Bitline1", 0 0, p0000000002e59298;  1 drivers, strength-aware
v0000000002ed95d0_0 .net8 "Bitline2", 0 0, p0000000002e592c8;  1 drivers, strength-aware
v0000000002edb790_0 .net "D", 0 0, L_0000000002f1dc30;  1 drivers
v0000000002edb0b0_0 .net "Q", 0 0, v0000000002eda890_0;  1 drivers
v0000000002eda070_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002ed9e90_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002edb150_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e592f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edb830_0 name=_s0
o0000000002e59328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edb970_0 name=_s10
v0000000002edab10_0 .net *"_s12", 0 0, L_0000000002f1cb50;  1 drivers
o0000000002e59388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eda1b0_0 name=_s2
v0000000002ed9ad0_0 .net *"_s4", 0 0, L_0000000002f1d690;  1 drivers
o0000000002e593e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edba10_0 name=_s8
v0000000002eda2f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eda7f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1d690 .functor MUXZ 1, o0000000002e59388, v0000000002eda890_0, L_0000000002f20110, C4<>;
L_0000000002f1c8d0 .functor MUXZ 1, L_0000000002f1d690, o0000000002e592f8, o0000000002d40088, C4<>;
L_0000000002f1cb50 .functor MUXZ 1, o0000000002e59328, v0000000002eda890_0, L_0000000002f1f350, C4<>;
L_0000000002f1d550 .functor MUXZ 1, L_0000000002f1cb50, o0000000002e593e8, o0000000002d40088, C4<>;
S_0000000002ec1dc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec3ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edaed0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edaf70_0 .net "d", 0 0, L_0000000002f1dc30;  alias, 1 drivers
v0000000002edb6f0_0 .net "q", 0 0, v0000000002eda890_0;  alias, 1 drivers
v0000000002eda110_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002eda890_0 .var "state", 0 0;
v0000000002eda390_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec5240 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed9850_0 .net8 "Bitline1", 0 0, p0000000002e59718;  1 drivers, strength-aware
v0000000002ed98f0_0 .net8 "Bitline2", 0 0, p0000000002e59748;  1 drivers, strength-aware
v0000000002ed9990_0 .net "D", 0 0, L_0000000002f1d0f0;  1 drivers
v0000000002ed9b70_0 .net "Q", 0 0, v0000000002ed97b0_0;  1 drivers
v0000000002ed9c10_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002ede2b0_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002edcb90_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e59778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edd8b0_0 name=_s0
o0000000002e597a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edd3b0_0 name=_s10
v0000000002edc190_0 .net *"_s12", 0 0, L_0000000002f1d910;  1 drivers
o0000000002e59808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edcc30_0 name=_s2
v0000000002edd950_0 .net *"_s4", 0 0, L_0000000002f1b9d0;  1 drivers
o0000000002e59868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edc230_0 name=_s8
v0000000002edc050_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ede170_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1b9d0 .functor MUXZ 1, o0000000002e59808, v0000000002ed97b0_0, L_0000000002f20110, C4<>;
L_0000000002f1c330 .functor MUXZ 1, L_0000000002f1b9d0, o0000000002e59778, o0000000002d40088, C4<>;
L_0000000002f1d910 .functor MUXZ 1, o0000000002e597a8, v0000000002ed97b0_0, L_0000000002f1f350, C4<>;
L_0000000002f1cf10 .functor MUXZ 1, L_0000000002f1d910, o0000000002e59868, o0000000002d40088, C4<>;
S_0000000002ec23c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec5240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edbab0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edbbf0_0 .net "d", 0 0, L_0000000002f1d0f0;  alias, 1 drivers
v0000000002ed9710_0 .net "q", 0 0, v0000000002ed97b0_0;  alias, 1 drivers
v0000000002eda930_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ed97b0_0 .var "state", 0 0;
v0000000002eda9d0_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec4040 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002edccd0_0 .net8 "Bitline1", 0 0, p0000000002e59b98;  1 drivers, strength-aware
v0000000002edcd70_0 .net8 "Bitline2", 0 0, p0000000002e59bc8;  1 drivers, strength-aware
v0000000002edceb0_0 .net "D", 0 0, L_0000000002f1c830;  1 drivers
v0000000002ede3f0_0 .net "Q", 0 0, v0000000002edd770_0;  1 drivers
v0000000002edd6d0_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002edcf50_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002edbdd0_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e59bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edd9f0_0 name=_s0
o0000000002e59c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eddbd0_0 name=_s10
v0000000002edc7d0_0 .net *"_s12", 0 0, L_0000000002f1c5b0;  1 drivers
o0000000002e59c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edd810_0 name=_s2
v0000000002ede210_0 .net *"_s4", 0 0, L_0000000002f1bbb0;  1 drivers
o0000000002e59ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edc4b0_0 name=_s8
v0000000002edbd30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edd450_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1bbb0 .functor MUXZ 1, o0000000002e59c88, v0000000002edd770_0, L_0000000002f20110, C4<>;
L_0000000002f1ba70 .functor MUXZ 1, L_0000000002f1bbb0, o0000000002e59bf8, o0000000002d40088, C4<>;
L_0000000002f1c5b0 .functor MUXZ 1, o0000000002e59c28, v0000000002edd770_0, L_0000000002f1f350, C4<>;
L_0000000002f1c6f0 .functor MUXZ 1, L_0000000002f1c5b0, o0000000002e59ce8, o0000000002d40088, C4<>;
S_0000000002ec2540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec4040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edcaf0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edc410_0 .net "d", 0 0, L_0000000002f1c830;  alias, 1 drivers
v0000000002edcff0_0 .net "q", 0 0, v0000000002edd770_0;  alias, 1 drivers
v0000000002edddb0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002edd770_0 .var "state", 0 0;
v0000000002edc2d0_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec4f40 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002edc910_0 .net8 "Bitline1", 0 0, p0000000002e5a018;  1 drivers, strength-aware
v0000000002edbe70_0 .net8 "Bitline2", 0 0, p0000000002e5a048;  1 drivers, strength-aware
v0000000002edce10_0 .net "D", 0 0, L_0000000002f1d190;  1 drivers
v0000000002edc0f0_0 .net "Q", 0 0, v0000000002edc370_0;  1 drivers
v0000000002edbfb0_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002edda90_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002ede0d0_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5a078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edd090_0 name=_s0
o0000000002e5a0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edc550_0 name=_s10
v0000000002edd130_0 .net *"_s12", 0 0, L_0000000002f1d050;  1 drivers
o0000000002e5a108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edde50_0 name=_s2
v0000000002ede350_0 .net *"_s4", 0 0, L_0000000002f1d9b0;  1 drivers
o0000000002e5a168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edd270_0 name=_s8
v0000000002edc9b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edc5f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1d9b0 .functor MUXZ 1, o0000000002e5a108, v0000000002edc370_0, L_0000000002f20110, C4<>;
L_0000000002f1cfb0 .functor MUXZ 1, L_0000000002f1d9b0, o0000000002e5a078, o0000000002d40088, C4<>;
L_0000000002f1d050 .functor MUXZ 1, o0000000002e5a0a8, v0000000002edc370_0, L_0000000002f1f350, C4<>;
L_0000000002f1bb10 .functor MUXZ 1, L_0000000002f1d050, o0000000002e5a168, o0000000002d40088, C4<>;
S_0000000002ec3d40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec4f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edc730_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edd4f0_0 .net "d", 0 0, L_0000000002f1d190;  alias, 1 drivers
v0000000002edc870_0 .net "q", 0 0, v0000000002edc370_0;  alias, 1 drivers
v0000000002edd1d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002edc370_0 .var "state", 0 0;
v0000000002eddb30_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec4940 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002edc690_0 .net8 "Bitline1", 0 0, p0000000002e5a498;  1 drivers, strength-aware
v0000000002edca50_0 .net8 "Bitline2", 0 0, p0000000002e5a4c8;  1 drivers, strength-aware
v0000000002edd590_0 .net "D", 0 0, L_0000000002f1ed10;  1 drivers
v0000000002eddd10_0 .net "Q", 0 0, v0000000002edbf10_0;  1 drivers
v0000000002eddf90_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002ede030_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002edfc50_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5a4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee0970_0 name=_s0
o0000000002e5a528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edec10_0 name=_s10
v0000000002ee0c90_0 .net *"_s12", 0 0, L_0000000002f1bd90;  1 drivers
o0000000002e5a588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ede7b0_0 name=_s2
v0000000002eded50_0 .net *"_s4", 0 0, L_0000000002f1d230;  1 drivers
o0000000002e5a5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ededf0_0 name=_s8
v0000000002ee01f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ede530_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1d230 .functor MUXZ 1, o0000000002e5a588, v0000000002edbf10_0, L_0000000002f20110, C4<>;
L_0000000002f1d2d0 .functor MUXZ 1, L_0000000002f1d230, o0000000002e5a4f8, o0000000002d40088, C4<>;
L_0000000002f1bd90 .functor MUXZ 1, o0000000002e5a528, v0000000002edbf10_0, L_0000000002f1f350, C4<>;
L_0000000002f1fe90 .functor MUXZ 1, L_0000000002f1bd90, o0000000002e5a5e8, o0000000002d40088, C4<>;
S_0000000002ec5540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec4940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edd630_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002eddef0_0 .net "d", 0 0, L_0000000002f1ed10;  alias, 1 drivers
v0000000002edd310_0 .net "q", 0 0, v0000000002edbf10_0;  alias, 1 drivers
v0000000002eddc70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002edbf10_0 .var "state", 0 0;
v0000000002ede490_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec26c0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee03d0_0 .net8 "Bitline1", 0 0, p0000000002e5a918;  1 drivers, strength-aware
v0000000002ee0290_0 .net8 "Bitline2", 0 0, p0000000002e5a948;  1 drivers, strength-aware
v0000000002ede710_0 .net "D", 0 0, L_0000000002f204d0;  1 drivers
v0000000002ee0ab0_0 .net "Q", 0 0, v0000000002ede670_0;  1 drivers
v0000000002ee05b0_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002ee0470_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002edecb0_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5a978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edf1b0_0 name=_s0
o0000000002e5a9a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edea30_0 name=_s10
v0000000002edfa70_0 .net *"_s12", 0 0, L_0000000002f1f710;  1 drivers
o0000000002e5aa08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edf430_0 name=_s2
v0000000002edfb10_0 .net *"_s4", 0 0, L_0000000002f1e1d0;  1 drivers
o0000000002e5aa68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee0510_0 name=_s8
v0000000002ee00b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee0830_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1e1d0 .functor MUXZ 1, o0000000002e5aa08, v0000000002ede670_0, L_0000000002f20110, C4<>;
L_0000000002f1e310 .functor MUXZ 1, L_0000000002f1e1d0, o0000000002e5a978, o0000000002d40088, C4<>;
L_0000000002f1f710 .functor MUXZ 1, o0000000002e5a9a8, v0000000002ede670_0, L_0000000002f1f350, C4<>;
L_0000000002f1e630 .functor MUXZ 1, L_0000000002f1f710, o0000000002e5aa68, o0000000002d40088, C4<>;
S_0000000002ec2840 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec26c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edfcf0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edf890_0 .net "d", 0 0, L_0000000002f204d0;  alias, 1 drivers
v0000000002edf930_0 .net "q", 0 0, v0000000002ede670_0;  alias, 1 drivers
v0000000002edeb70_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ede670_0 .var "state", 0 0;
v0000000002edf610_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec29c0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee08d0_0 .net8 "Bitline1", 0 0, p0000000002e5ad98;  1 drivers, strength-aware
v0000000002edead0_0 .net8 "Bitline2", 0 0, p0000000002e5adc8;  1 drivers, strength-aware
v0000000002ee0bf0_0 .net "D", 0 0, L_0000000002f1e3b0;  1 drivers
v0000000002ee0330_0 .net "Q", 0 0, v0000000002ede8f0_0;  1 drivers
v0000000002edefd0_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002edf9d0_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002edfbb0_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5adf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee06f0_0 name=_s0
o0000000002e5ae28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee0790_0 name=_s10
v0000000002ee0a10_0 .net *"_s12", 0 0, L_0000000002f1e810;  1 drivers
o0000000002e5ae88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ede990_0 name=_s2
v0000000002ede850_0 .net *"_s4", 0 0, L_0000000002f1fc10;  1 drivers
o0000000002e5aee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edfd90_0 name=_s8
v0000000002edee90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edf110_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1fc10 .functor MUXZ 1, o0000000002e5ae88, v0000000002ede8f0_0, L_0000000002f20110, C4<>;
L_0000000002f1e270 .functor MUXZ 1, L_0000000002f1fc10, o0000000002e5adf8, o0000000002d40088, C4<>;
L_0000000002f1e810 .functor MUXZ 1, o0000000002e5ae28, v0000000002ede8f0_0, L_0000000002f1f350, C4<>;
L_0000000002f1ee50 .functor MUXZ 1, L_0000000002f1e810, o0000000002e5aee8, o0000000002d40088, C4<>;
S_0000000002ec5fc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec29c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee0650_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edf4d0_0 .net "d", 0 0, L_0000000002f1e3b0;  alias, 1 drivers
v0000000002ee0150_0 .net "q", 0 0, v0000000002ede8f0_0;  alias, 1 drivers
v0000000002ede5d0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ede8f0_0 .var "state", 0 0;
v0000000002ee0b50_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec6ec0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002edf2f0_0 .net8 "Bitline1", 0 0, p0000000002e5b218;  1 drivers, strength-aware
v0000000002edf390_0 .net8 "Bitline2", 0 0, p0000000002e5b248;  1 drivers, strength-aware
v0000000002edf6b0_0 .net "D", 0 0, L_0000000002f1b610;  1 drivers
v0000000002edf7f0_0 .net "Q", 0 0, v0000000002edfe30_0;  1 drivers
v0000000002edf750_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002edfed0_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002ee0010_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5b278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee0e70_0 name=_s0
o0000000002e5b2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2f90_0 name=_s10
v0000000002ee1c30_0 .net *"_s12", 0 0, L_0000000002f1c0b0;  1 drivers
o0000000002e5b308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee1730_0 name=_s2
v0000000002ee2090_0 .net *"_s4", 0 0, L_0000000002f1b6b0;  1 drivers
o0000000002e5b368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee29f0_0 name=_s8
v0000000002ee1eb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee0dd0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1b6b0 .functor MUXZ 1, o0000000002e5b308, v0000000002edfe30_0, L_0000000002f20110, C4<>;
L_0000000002f1c970 .functor MUXZ 1, L_0000000002f1b6b0, o0000000002e5b278, o0000000002d40088, C4<>;
L_0000000002f1c0b0 .functor MUXZ 1, o0000000002e5b2a8, v0000000002edfe30_0, L_0000000002f1f350, C4<>;
L_0000000002f1daf0 .functor MUXZ 1, L_0000000002f1c0b0, o0000000002e5b368, o0000000002d40088, C4<>;
S_0000000002ec6140 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec6ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edef30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002edff70_0 .net "d", 0 0, L_0000000002f1b610;  alias, 1 drivers
v0000000002edf070_0 .net "q", 0 0, v0000000002edfe30_0;  alias, 1 drivers
v0000000002edf570_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002edfe30_0 .var "state", 0 0;
v0000000002edf250_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec7040 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee0d30_0 .net8 "Bitline1", 0 0, p0000000002e5b698;  1 drivers, strength-aware
v0000000002ee17d0_0 .net8 "Bitline2", 0 0, p0000000002e5b6c8;  1 drivers, strength-aware
v0000000002ee3210_0 .net "D", 0 0, L_0000000002f1ca10;  1 drivers
v0000000002ee1410_0 .net "Q", 0 0, v0000000002ee2a90_0;  1 drivers
v0000000002ee21d0_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002ee3490_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002ee15f0_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5b6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2b30_0 name=_s0
o0000000002e5b728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2c70_0 name=_s10
v0000000002ee1690_0 .net *"_s12", 0 0, L_0000000002f1da50;  1 drivers
o0000000002e5b788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2bd0_0 name=_s2
v0000000002ee14b0_0 .net *"_s4", 0 0, L_0000000002f1bc50;  1 drivers
o0000000002e5b7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2d10_0 name=_s8
v0000000002ee0fb0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee1050_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1bc50 .functor MUXZ 1, o0000000002e5b788, v0000000002ee2a90_0, L_0000000002f20110, C4<>;
L_0000000002f1b750 .functor MUXZ 1, L_0000000002f1bc50, o0000000002e5b6f8, o0000000002d40088, C4<>;
L_0000000002f1da50 .functor MUXZ 1, o0000000002e5b728, v0000000002ee2a90_0, L_0000000002f1f350, C4<>;
L_0000000002f1dcd0 .functor MUXZ 1, L_0000000002f1da50, o0000000002e5b7e8, o0000000002d40088, C4<>;
S_0000000002ec7940 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec7040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee0f10_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee23b0_0 .net "d", 0 0, L_0000000002f1ca10;  alias, 1 drivers
v0000000002ee3170_0 .net "q", 0 0, v0000000002ee2a90_0;  alias, 1 drivers
v0000000002ee33f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ee2a90_0 .var "state", 0 0;
v0000000002ee2db0_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec71c0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee32b0_0 .net8 "Bitline1", 0 0, p0000000002e5bb18;  1 drivers, strength-aware
v0000000002ee2270_0 .net8 "Bitline2", 0 0, p0000000002e5bb48;  1 drivers, strength-aware
v0000000002ee1a50_0 .net "D", 0 0, L_0000000002f1bcf0;  1 drivers
v0000000002ee1230_0 .net "Q", 0 0, v0000000002ee19b0_0;  1 drivers
v0000000002ee1af0_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002ee2310_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002ee1b90_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5bb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee1cd0_0 name=_s0
o0000000002e5bba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2630_0 name=_s10
v0000000002ee2e50_0 .net *"_s12", 0 0, L_0000000002f1d7d0;  1 drivers
o0000000002e5bc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee28b0_0 name=_s2
v0000000002ee26d0_0 .net *"_s4", 0 0, L_0000000002f1cbf0;  1 drivers
o0000000002e5bc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee12d0_0 name=_s8
v0000000002ee2450_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee2130_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1cbf0 .functor MUXZ 1, o0000000002e5bc08, v0000000002ee19b0_0, L_0000000002f20110, C4<>;
L_0000000002f1b7f0 .functor MUXZ 1, L_0000000002f1cbf0, o0000000002e5bb78, o0000000002d40088, C4<>;
L_0000000002f1d7d0 .functor MUXZ 1, o0000000002e5bba8, v0000000002ee19b0_0, L_0000000002f1f350, C4<>;
L_0000000002f1c650 .functor MUXZ 1, L_0000000002f1d7d0, o0000000002e5bc68, o0000000002d40088, C4<>;
S_0000000002ec77c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec71c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee10f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee1870_0 .net "d", 0 0, L_0000000002f1bcf0;  alias, 1 drivers
v0000000002ee1910_0 .net "q", 0 0, v0000000002ee19b0_0;  alias, 1 drivers
v0000000002ee1e10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ee19b0_0 .var "state", 0 0;
v0000000002ee1550_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec7640 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee30d0_0 .net8 "Bitline1", 0 0, p0000000002e5bf98;  1 drivers, strength-aware
v0000000002ee2590_0 .net8 "Bitline2", 0 0, p0000000002e5bfc8;  1 drivers, strength-aware
v0000000002ee3350_0 .net "D", 0 0, L_0000000002f1c510;  1 drivers
v0000000002ee1370_0 .net "Q", 0 0, v0000000002ee2950_0;  1 drivers
v0000000002ee1d70_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002ee1f50_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002ee1ff0_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5bff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2810_0 name=_s0
o0000000002e5c028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4250_0 name=_s10
v0000000002ee4d90_0 .net *"_s12", 0 0, L_0000000002f1d4b0;  1 drivers
o0000000002e5c088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee3670_0 name=_s2
v0000000002ee5790_0 .net *"_s4", 0 0, L_0000000002f1c1f0;  1 drivers
o0000000002e5c0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4390_0 name=_s8
v0000000002ee42f0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee3f30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1c1f0 .functor MUXZ 1, o0000000002e5c088, v0000000002ee2950_0, L_0000000002f20110, C4<>;
L_0000000002f1d370 .functor MUXZ 1, L_0000000002f1c1f0, o0000000002e5bff8, o0000000002d40088, C4<>;
L_0000000002f1d4b0 .functor MUXZ 1, o0000000002e5c028, v0000000002ee2950_0, L_0000000002f1f350, C4<>;
L_0000000002f1c470 .functor MUXZ 1, L_0000000002f1d4b0, o0000000002e5c0e8, o0000000002d40088, C4<>;
S_0000000002ec62c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec7640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee1190_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee2ef0_0 .net "d", 0 0, L_0000000002f1c510;  alias, 1 drivers
v0000000002ee24f0_0 .net "q", 0 0, v0000000002ee2950_0;  alias, 1 drivers
v0000000002ee2770_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ee2950_0 .var "state", 0 0;
v0000000002ee3030_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec5cc0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee5290_0 .net8 "Bitline1", 0 0, p0000000002e5c418;  1 drivers, strength-aware
v0000000002ee55b0_0 .net8 "Bitline2", 0 0, p0000000002e5c448;  1 drivers, strength-aware
v0000000002ee5330_0 .net "D", 0 0, L_0000000002f1b890;  1 drivers
v0000000002ee5510_0 .net "Q", 0 0, v0000000002ee51f0_0;  1 drivers
v0000000002ee5650_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002ee3fd0_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002ee4430_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5c478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4c50_0 name=_s0
o0000000002e5c4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4070_0 name=_s10
v0000000002ee3990_0 .net *"_s12", 0 0, L_0000000002f1bf70;  1 drivers
o0000000002e5c508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee53d0_0 name=_s2
v0000000002ee5470_0 .net *"_s4", 0 0, L_0000000002f1cd30;  1 drivers
o0000000002e5c568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4110_0 name=_s8
v0000000002ee3710_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee56f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1cd30 .functor MUXZ 1, o0000000002e5c508, v0000000002ee51f0_0, L_0000000002f20110, C4<>;
L_0000000002f1c790 .functor MUXZ 1, L_0000000002f1cd30, o0000000002e5c478, o0000000002d40088, C4<>;
L_0000000002f1bf70 .functor MUXZ 1, o0000000002e5c4a8, v0000000002ee51f0_0, L_0000000002f1f350, C4<>;
L_0000000002f1be30 .functor MUXZ 1, L_0000000002f1bf70, o0000000002e5c568, o0000000002d40088, C4<>;
S_0000000002ec7ac0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec5cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee46b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee4ed0_0 .net "d", 0 0, L_0000000002f1b890;  alias, 1 drivers
v0000000002ee5a10_0 .net "q", 0 0, v0000000002ee51f0_0;  alias, 1 drivers
v0000000002ee3c10_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ee51f0_0 .var "state", 0 0;
v0000000002ee4bb0_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec6440 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee44d0_0 .net8 "Bitline1", 0 0, p0000000002e5c898;  1 drivers, strength-aware
v0000000002ee3df0_0 .net8 "Bitline2", 0 0, p0000000002e5c8c8;  1 drivers, strength-aware
v0000000002ee58d0_0 .net "D", 0 0, L_0000000002f1cdd0;  1 drivers
v0000000002ee5970_0 .net "Q", 0 0, v0000000002ee3b70_0;  1 drivers
v0000000002ee47f0_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002ee4a70_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002ee5ab0_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5c8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee3cb0_0 name=_s0
o0000000002e5c928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4e30_0 name=_s10
v0000000002ee5b50_0 .net *"_s12", 0 0, L_0000000002f1cc90;  1 drivers
o0000000002e5c988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee3e90_0 name=_s2
v0000000002ee4f70_0 .net *"_s4", 0 0, L_0000000002f1d730;  1 drivers
o0000000002e5c9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee5bf0_0 name=_s8
v0000000002ee35d0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee50b0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1d730 .functor MUXZ 1, o0000000002e5c988, v0000000002ee3b70_0, L_0000000002f20110, C4<>;
L_0000000002f1db90 .functor MUXZ 1, L_0000000002f1d730, o0000000002e5c8f8, o0000000002d40088, C4<>;
L_0000000002f1cc90 .functor MUXZ 1, o0000000002e5c928, v0000000002ee3b70_0, L_0000000002f1f350, C4<>;
L_0000000002f1d870 .functor MUXZ 1, L_0000000002f1cc90, o0000000002e5c9e8, o0000000002d40088, C4<>;
S_0000000002ec5e40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec6440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee37b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee3d50_0 .net "d", 0 0, L_0000000002f1cdd0;  alias, 1 drivers
v0000000002ee5830_0 .net "q", 0 0, v0000000002ee3b70_0;  alias, 1 drivers
v0000000002ee4cf0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ee3b70_0 .var "state", 0 0;
v0000000002ee41b0_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec74c0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee5150_0 .net8 "Bitline1", 0 0, p0000000002e5cd18;  1 drivers, strength-aware
v0000000002ee3850_0 .net8 "Bitline2", 0 0, p0000000002e5cd48;  1 drivers, strength-aware
v0000000002ee4930_0 .net "D", 0 0, L_0000000002f1d5f0;  1 drivers
v0000000002ee4750_0 .net "Q", 0 0, v0000000002ee3530_0;  1 drivers
v0000000002ee5010_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002ee38f0_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002ee49d0_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5cd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4b10_0 name=_s0
o0000000002e5cda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee3ad0_0 name=_s10
v0000000002ee7810_0 .net *"_s12", 0 0, L_0000000002f1c3d0;  1 drivers
o0000000002e5ce08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee6f50_0 name=_s2
v0000000002ee6730_0 .net *"_s4", 0 0, L_0000000002f1c150;  1 drivers
o0000000002e5ce68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee5f10_0 name=_s8
v0000000002ee6c30_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee60f0_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1c150 .functor MUXZ 1, o0000000002e5ce08, v0000000002ee3530_0, L_0000000002f20110, C4<>;
L_0000000002f1cab0 .functor MUXZ 1, L_0000000002f1c150, o0000000002e5cd78, o0000000002d40088, C4<>;
L_0000000002f1c3d0 .functor MUXZ 1, o0000000002e5cda8, v0000000002ee3530_0, L_0000000002f1f350, C4<>;
L_0000000002f1b930 .functor MUXZ 1, L_0000000002f1c3d0, o0000000002e5ce68, o0000000002d40088, C4<>;
S_0000000002ec7340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec74c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee4890_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee4570_0 .net "d", 0 0, L_0000000002f1d5f0;  alias, 1 drivers
v0000000002ee3a30_0 .net "q", 0 0, v0000000002ee3530_0;  alias, 1 drivers
v0000000002ee4610_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ee3530_0 .var "state", 0 0;
v0000000002ee5c90_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec65c0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002ec50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee76d0_0 .net8 "Bitline1", 0 0, p0000000002e5d198;  1 drivers, strength-aware
v0000000002ee74f0_0 .net8 "Bitline2", 0 0, p0000000002e5d1c8;  1 drivers, strength-aware
v0000000002ee7630_0 .net "D", 0 0, L_0000000002f1dd70;  1 drivers
v0000000002ee6190_0 .net "Q", 0 0, v0000000002ee6ff0_0;  1 drivers
v0000000002ee67d0_0 .net "ReadEnable1", 0 0, L_0000000002f20110;  alias, 1 drivers
v0000000002ee7a90_0 .net "ReadEnable2", 0 0, L_0000000002f1f350;  alias, 1 drivers
v0000000002ee5fb0_0 .net "WriteEnable", 0 0, L_0000000002f20570;  alias, 1 drivers
o0000000002e5d1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee6550_0 name=_s0
o0000000002e5d228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee6d70_0 name=_s10
v0000000002ee7590_0 .net *"_s12", 0 0, L_0000000002f1ce70;  1 drivers
o0000000002e5d288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee7770_0 name=_s2
v0000000002ee65f0_0 .net *"_s4", 0 0, L_0000000002f1bed0;  1 drivers
o0000000002e5d2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee5e70_0 name=_s8
v0000000002ee64b0_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee6370_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
L_0000000002f1bed0 .functor MUXZ 1, o0000000002e5d288, v0000000002ee6ff0_0, L_0000000002f20110, C4<>;
L_0000000002f1d410 .functor MUXZ 1, L_0000000002f1bed0, o0000000002e5d1f8, o0000000002d40088, C4<>;
L_0000000002f1ce70 .functor MUXZ 1, o0000000002e5d228, v0000000002ee6ff0_0, L_0000000002f1f350, C4<>;
L_0000000002f1c290 .functor MUXZ 1, L_0000000002f1ce70, o0000000002e5d2e8, o0000000002d40088, C4<>;
S_0000000002ec6740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec65c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee6b90_0 .net "clk", 0 0, o0000000002d40088;  alias, 0 drivers
v0000000002ee78b0_0 .net "d", 0 0, L_0000000002f1dd70;  alias, 1 drivers
v0000000002ee6230_0 .net "q", 0 0, v0000000002ee6ff0_0;  alias, 1 drivers
v0000000002ee5d30_0 .net "rst", 0 0, o0000000002d40118;  alias, 0 drivers
v0000000002ee6ff0_0 .var "state", 0 0;
v0000000002ee79f0_0 .net "wen", 0 0, L_0000000002f20570;  alias, 1 drivers
S_0000000002ec68c0 .scope module, "RD1" "ReadDecoder_4_16" 2 6, 6 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId"
    .port_info 1 /OUTPUT 16 "Wordline"
L_00000000029a48f0 .functor NOT 1, L_0000000002ef6810, C4<0>, C4<0>, C4<0>;
L_00000000029a3a80 .functor NOT 1, L_0000000002ef7f30, C4<0>, C4<0>, C4<0>;
L_00000000029a4650 .functor AND 1, L_00000000029a48f0, L_00000000029a3a80, C4<1>, C4<1>;
L_00000000029a3c40 .functor NOT 1, L_0000000002ef7cb0, C4<0>, C4<0>, C4<0>;
L_00000000029a4260 .functor AND 1, L_00000000029a4650, L_00000000029a3c40, C4<1>, C4<1>;
L_00000000029a4880 .functor NOT 1, L_0000000002ef6630, C4<0>, C4<0>, C4<0>;
L_00000000029a3bd0 .functor AND 1, L_00000000029a4260, L_00000000029a4880, C4<1>, C4<1>;
L_00000000029a3ee0 .functor NOT 1, L_0000000002ef81b0, C4<0>, C4<0>, C4<0>;
L_00000000029a45e0 .functor NOT 1, L_0000000002ef7710, C4<0>, C4<0>, C4<0>;
L_00000000029a4340 .functor AND 1, L_00000000029a3ee0, L_00000000029a45e0, C4<1>, C4<1>;
L_00000000029a43b0 .functor NOT 1, L_0000000002ef6310, C4<0>, C4<0>, C4<0>;
L_00000000029a4500 .functor AND 1, L_00000000029a4340, L_00000000029a43b0, C4<1>, C4<1>;
L_00000000029a4420 .functor AND 1, L_00000000029a4500, L_0000000002ef5eb0, C4<1>, C4<1>;
L_00000000029a4490 .functor NOT 1, L_0000000002ef6f90, C4<0>, C4<0>, C4<0>;
L_00000000029a4730 .functor NOT 1, L_0000000002ef63b0, C4<0>, C4<0>, C4<0>;
L_00000000029a4110 .functor AND 1, L_00000000029a4490, L_00000000029a4730, C4<1>, C4<1>;
L_00000000029a3cb0 .functor AND 1, L_00000000029a4110, L_0000000002ef6e50, C4<1>, C4<1>;
L_00000000029a3d20 .functor NOT 1, L_0000000002ef75d0, C4<0>, C4<0>, C4<0>;
L_00000000029a3f50 .functor AND 1, L_00000000029a3cb0, L_00000000029a3d20, C4<1>, C4<1>;
L_00000000029a3fc0 .functor NOT 1, L_0000000002ef6c70, C4<0>, C4<0>, C4<0>;
L_00000000029a3b60 .functor NOT 1, L_0000000002ef8070, C4<0>, C4<0>, C4<0>;
L_00000000029a3d90 .functor AND 1, L_00000000029a3fc0, L_00000000029a3b60, C4<1>, C4<1>;
L_00000000029a3e00 .functor AND 1, L_00000000029a3d90, L_0000000002ef61d0, C4<1>, C4<1>;
L_00000000029a41f0 .functor AND 1, L_00000000029a3e00, L_0000000002ef7d50, C4<1>, C4<1>;
L_00000000029a4030 .functor NOT 1, L_0000000002ef72b0, C4<0>, C4<0>, C4<0>;
L_00000000029a3e70 .functor AND 1, L_00000000029a4030, L_0000000002ef6bd0, C4<1>, C4<1>;
L_00000000029a40a0 .functor NOT 1, L_0000000002ef77b0, C4<0>, C4<0>, C4<0>;
L_00000000029a4180 .functor AND 1, L_00000000029a3e70, L_00000000029a40a0, C4<1>, C4<1>;
L_00000000029a42d0 .functor NOT 1, L_0000000002ef8570, C4<0>, C4<0>, C4<0>;
L_0000000002f459b0 .functor AND 1, L_00000000029a4180, L_00000000029a42d0, C4<1>, C4<1>;
L_0000000002f45390 .functor NOT 1, L_0000000002ef7210, C4<0>, C4<0>, C4<0>;
L_0000000002f45c50 .functor AND 1, L_0000000002f45390, L_0000000002ef6130, C4<1>, C4<1>;
L_0000000002f45cc0 .functor NOT 1, L_0000000002ef7850, C4<0>, C4<0>, C4<0>;
L_0000000002f45400 .functor AND 1, L_0000000002f45c50, L_0000000002f45cc0, C4<1>, C4<1>;
L_0000000002f45ef0 .functor AND 1, L_0000000002f45400, L_0000000002ef7530, C4<1>, C4<1>;
L_0000000002f45e80 .functor NOT 1, L_0000000002ef7df0, C4<0>, C4<0>, C4<0>;
L_0000000002f458d0 .functor AND 1, L_0000000002f45e80, L_0000000002ef8110, C4<1>, C4<1>;
L_0000000002f45940 .functor AND 1, L_0000000002f458d0, L_0000000002ef6950, C4<1>, C4<1>;
L_0000000002f45f60 .functor NOT 1, L_0000000002ef64f0, C4<0>, C4<0>, C4<0>;
L_0000000002f454e0 .functor AND 1, L_0000000002f45940, L_0000000002f45f60, C4<1>, C4<1>;
L_0000000002f45550 .functor NOT 1, L_0000000002ef69f0, C4<0>, C4<0>, C4<0>;
L_0000000002f456a0 .functor AND 1, L_0000000002f45550, L_0000000002ef6770, C4<1>, C4<1>;
L_0000000002f45d30 .functor AND 1, L_0000000002f456a0, L_0000000002ef6090, C4<1>, C4<1>;
L_0000000002f451d0 .functor AND 1, L_0000000002f45d30, L_0000000002ef8250, C4<1>, C4<1>;
L_0000000002f45a20 .functor NOT 1, L_0000000002ef7350, C4<0>, C4<0>, C4<0>;
L_0000000002f455c0 .functor AND 1, L_0000000002ef6d10, L_0000000002f45a20, C4<1>, C4<1>;
L_0000000002f45470 .functor NOT 1, L_0000000002ef78f0, C4<0>, C4<0>, C4<0>;
L_0000000002f45b70 .functor AND 1, L_0000000002f455c0, L_0000000002f45470, C4<1>, C4<1>;
L_0000000002f45780 .functor NOT 1, L_0000000002ef82f0, C4<0>, C4<0>, C4<0>;
L_0000000002f45320 .functor AND 1, L_0000000002f45b70, L_0000000002f45780, C4<1>, C4<1>;
L_0000000002f45630 .functor NOT 1, L_0000000002ef8390, C4<0>, C4<0>, C4<0>;
L_0000000002f45a90 .functor AND 1, L_0000000002ef6db0, L_0000000002f45630, C4<1>, C4<1>;
L_0000000002f45860 .functor NOT 1, L_0000000002ef5e10, C4<0>, C4<0>, C4<0>;
L_0000000002f45e10 .functor AND 1, L_0000000002f45a90, L_0000000002f45860, C4<1>, C4<1>;
L_0000000002f45710 .functor AND 1, L_0000000002f45e10, L_0000000002ef5ff0, C4<1>, C4<1>;
L_0000000002f45be0 .functor NOT 1, L_0000000002ef6270, C4<0>, C4<0>, C4<0>;
L_0000000002f45080 .functor AND 1, L_0000000002ef6ef0, L_0000000002f45be0, C4<1>, C4<1>;
L_0000000002f45da0 .functor AND 1, L_0000000002f45080, L_0000000002ef6450, C4<1>, C4<1>;
L_0000000002f457f0 .functor NOT 1, L_0000000002ef7170, C4<0>, C4<0>, C4<0>;
L_0000000002f45b00 .functor AND 1, L_0000000002f45da0, L_0000000002f457f0, C4<1>, C4<1>;
L_0000000002f450f0 .functor NOT 1, L_0000000002ef6a90, C4<0>, C4<0>, C4<0>;
L_0000000002f45160 .functor AND 1, L_0000000002ef73f0, L_0000000002f450f0, C4<1>, C4<1>;
L_0000000002f45240 .functor AND 1, L_0000000002f45160, L_0000000002ef7990, C4<1>, C4<1>;
L_0000000002f452b0 .functor AND 1, L_0000000002f45240, L_0000000002ef6590, C4<1>, C4<1>;
L_0000000002e01650 .functor AND 1, L_0000000002ef6b30, L_0000000002ef7a30, C4<1>, C4<1>;
L_0000000002e01ce0 .functor NOT 1, L_0000000002ef7ad0, C4<0>, C4<0>, C4<0>;
L_0000000002e01500 .functor AND 1, L_0000000002e01650, L_0000000002e01ce0, C4<1>, C4<1>;
L_0000000002e013b0 .functor NOT 1, L_0000000002ef9010, C4<0>, C4<0>, C4<0>;
L_0000000002e01880 .functor AND 1, L_0000000002e01500, L_0000000002e013b0, C4<1>, C4<1>;
L_0000000002e01570 .functor AND 1, L_0000000002ef8e30, L_0000000002ef90b0, C4<1>, C4<1>;
L_0000000002e01420 .functor NOT 1, L_0000000002ef8d90, C4<0>, C4<0>, C4<0>;
L_0000000002e011f0 .functor AND 1, L_0000000002e01570, L_0000000002e01420, C4<1>, C4<1>;
L_0000000002e01e30 .functor AND 1, L_0000000002e011f0, L_0000000002efa9b0, C4<1>, C4<1>;
L_0000000002e018f0 .functor AND 1, L_0000000002ef8ed0, L_0000000002ef9470, C4<1>, C4<1>;
L_0000000002e017a0 .functor AND 1, L_0000000002e018f0, L_0000000002efad70, C4<1>, C4<1>;
L_0000000002e01d50 .functor NOT 1, L_0000000002ef96f0, C4<0>, C4<0>, C4<0>;
L_0000000002e01a40 .functor AND 1, L_0000000002e017a0, L_0000000002e01d50, C4<1>, C4<1>;
L_0000000002e012d0 .functor AND 1, L_0000000002efa190, L_0000000002efa730, C4<1>, C4<1>;
L_0000000002e01ab0 .functor AND 1, L_0000000002e012d0, L_0000000002ef9510, C4<1>, C4<1>;
L_0000000002e01ea0 .functor AND 1, L_0000000002e01ab0, L_0000000002efa690, C4<1>, C4<1>;
v0000000002ee7bd0_0 .net "RegId", 3 0, o0000000002e5d618;  alias, 0 drivers
v0000000002ee5dd0_0 .net "Wordline", 15 0, L_0000000002efab90;  alias, 1 drivers
v0000000002ee6690_0 .net *"_s10", 0 0, L_00000000029a4650;  1 drivers
v0000000002ee6870_0 .net *"_s100", 0 0, L_00000000029a40a0;  1 drivers
v0000000002ee7130_0 .net *"_s102", 0 0, L_00000000029a4180;  1 drivers
v0000000002ee6eb0_0 .net *"_s105", 0 0, L_0000000002ef8570;  1 drivers
v0000000002ee6910_0 .net *"_s106", 0 0, L_00000000029a42d0;  1 drivers
v0000000002ee69b0_0 .net *"_s108", 0 0, L_0000000002f459b0;  1 drivers
v0000000002ee6a50_0 .net *"_s113", 0 0, L_0000000002ef7210;  1 drivers
v0000000002ee6af0_0 .net *"_s114", 0 0, L_0000000002f45390;  1 drivers
v0000000002ee71d0_0 .net *"_s117", 0 0, L_0000000002ef6130;  1 drivers
v0000000002ee7270_0 .net *"_s118", 0 0, L_0000000002f45c50;  1 drivers
v0000000002ee7310_0 .net *"_s121", 0 0, L_0000000002ef7850;  1 drivers
v0000000002ee73b0_0 .net *"_s122", 0 0, L_0000000002f45cc0;  1 drivers
v0000000002ee7450_0 .net *"_s124", 0 0, L_0000000002f45400;  1 drivers
v0000000002ec84b0_0 .net *"_s127", 0 0, L_0000000002ef7530;  1 drivers
v0000000002ec8230_0 .net *"_s128", 0 0, L_0000000002f45ef0;  1 drivers
v0000000002ec7d30_0 .net *"_s13", 0 0, L_0000000002ef7cb0;  1 drivers
v0000000002ec9a90_0 .net *"_s133", 0 0, L_0000000002ef7df0;  1 drivers
v0000000002ec93b0_0 .net *"_s134", 0 0, L_0000000002f45e80;  1 drivers
v0000000002ec9770_0 .net *"_s137", 0 0, L_0000000002ef8110;  1 drivers
v0000000002ec9e50_0 .net *"_s138", 0 0, L_0000000002f458d0;  1 drivers
v0000000002ec8910_0 .net *"_s14", 0 0, L_00000000029a3c40;  1 drivers
v0000000002ec7e70_0 .net *"_s141", 0 0, L_0000000002ef6950;  1 drivers
v0000000002ec9630_0 .net *"_s142", 0 0, L_0000000002f45940;  1 drivers
v0000000002ec91d0_0 .net *"_s145", 0 0, L_0000000002ef64f0;  1 drivers
v0000000002ec8190_0 .net *"_s146", 0 0, L_0000000002f45f60;  1 drivers
v0000000002ec8c30_0 .net *"_s148", 0 0, L_0000000002f454e0;  1 drivers
v0000000002ec98b0_0 .net *"_s153", 0 0, L_0000000002ef69f0;  1 drivers
v0000000002ec82d0_0 .net *"_s154", 0 0, L_0000000002f45550;  1 drivers
v0000000002ec8050_0 .net *"_s157", 0 0, L_0000000002ef6770;  1 drivers
v0000000002ec9270_0 .net *"_s158", 0 0, L_0000000002f456a0;  1 drivers
v0000000002ec8370_0 .net *"_s16", 0 0, L_00000000029a4260;  1 drivers
v0000000002ec7dd0_0 .net *"_s161", 0 0, L_0000000002ef6090;  1 drivers
v0000000002ec9310_0 .net *"_s162", 0 0, L_0000000002f45d30;  1 drivers
v0000000002ec9f90_0 .net *"_s165", 0 0, L_0000000002ef8250;  1 drivers
v0000000002ec8af0_0 .net *"_s166", 0 0, L_0000000002f451d0;  1 drivers
v0000000002ec8410_0 .net *"_s171", 0 0, L_0000000002ef6d10;  1 drivers
v0000000002ec8ff0_0 .net *"_s173", 0 0, L_0000000002ef7350;  1 drivers
v0000000002ec9db0_0 .net *"_s174", 0 0, L_0000000002f45a20;  1 drivers
v0000000002ec9c70_0 .net *"_s176", 0 0, L_0000000002f455c0;  1 drivers
v0000000002ec9ef0_0 .net *"_s179", 0 0, L_0000000002ef78f0;  1 drivers
v0000000002eca350_0 .net *"_s180", 0 0, L_0000000002f45470;  1 drivers
v0000000002ec8cd0_0 .net *"_s182", 0 0, L_0000000002f45b70;  1 drivers
v0000000002ec8730_0 .net *"_s185", 0 0, L_0000000002ef82f0;  1 drivers
v0000000002ec9090_0 .net *"_s186", 0 0, L_0000000002f45780;  1 drivers
v0000000002ec99f0_0 .net *"_s188", 0 0, L_0000000002f45320;  1 drivers
v0000000002ec8eb0_0 .net *"_s19", 0 0, L_0000000002ef6630;  1 drivers
v0000000002ec9bd0_0 .net *"_s193", 0 0, L_0000000002ef6db0;  1 drivers
v0000000002ec9d10_0 .net *"_s195", 0 0, L_0000000002ef8390;  1 drivers
v0000000002ec87d0_0 .net *"_s196", 0 0, L_0000000002f45630;  1 drivers
v0000000002ec96d0_0 .net *"_s198", 0 0, L_0000000002f45a90;  1 drivers
v0000000002eca210_0 .net *"_s20", 0 0, L_00000000029a4880;  1 drivers
v0000000002ec9810_0 .net *"_s201", 0 0, L_0000000002ef5e10;  1 drivers
v0000000002eca3f0_0 .net *"_s202", 0 0, L_0000000002f45860;  1 drivers
v0000000002ec7f10_0 .net *"_s204", 0 0, L_0000000002f45e10;  1 drivers
v0000000002ec8f50_0 .net *"_s207", 0 0, L_0000000002ef5ff0;  1 drivers
v0000000002ec9450_0 .net *"_s208", 0 0, L_0000000002f45710;  1 drivers
v0000000002ec9130_0 .net *"_s213", 0 0, L_0000000002ef6ef0;  1 drivers
v0000000002ec94f0_0 .net *"_s215", 0 0, L_0000000002ef6270;  1 drivers
v0000000002ec8d70_0 .net *"_s216", 0 0, L_0000000002f45be0;  1 drivers
v0000000002ec9590_0 .net *"_s218", 0 0, L_0000000002f45080;  1 drivers
v0000000002eca030_0 .net *"_s22", 0 0, L_00000000029a3bd0;  1 drivers
v0000000002ec89b0_0 .net *"_s221", 0 0, L_0000000002ef6450;  1 drivers
v0000000002eca0d0_0 .net *"_s222", 0 0, L_0000000002f45da0;  1 drivers
v0000000002ec80f0_0 .net *"_s225", 0 0, L_0000000002ef7170;  1 drivers
v0000000002eca2b0_0 .net *"_s226", 0 0, L_0000000002f457f0;  1 drivers
v0000000002ec9950_0 .net *"_s228", 0 0, L_0000000002f45b00;  1 drivers
v0000000002ec9b30_0 .net *"_s233", 0 0, L_0000000002ef73f0;  1 drivers
v0000000002eca170_0 .net *"_s235", 0 0, L_0000000002ef6a90;  1 drivers
v0000000002eca490_0 .net *"_s236", 0 0, L_0000000002f450f0;  1 drivers
v0000000002ec8b90_0 .net *"_s238", 0 0, L_0000000002f45160;  1 drivers
v0000000002ec8870_0 .net *"_s241", 0 0, L_0000000002ef7990;  1 drivers
v0000000002ec7fb0_0 .net *"_s242", 0 0, L_0000000002f45240;  1 drivers
v0000000002ec8550_0 .net *"_s245", 0 0, L_0000000002ef6590;  1 drivers
v0000000002ec8a50_0 .net *"_s246", 0 0, L_0000000002f452b0;  1 drivers
v0000000002ec85f0_0 .net *"_s251", 0 0, L_0000000002ef6b30;  1 drivers
v0000000002ec8690_0 .net *"_s253", 0 0, L_0000000002ef7a30;  1 drivers
v0000000002ec8e10_0 .net *"_s254", 0 0, L_0000000002e01650;  1 drivers
v0000000002f29d50_0 .net *"_s257", 0 0, L_0000000002ef7ad0;  1 drivers
v0000000002f29710_0 .net *"_s258", 0 0, L_0000000002e01ce0;  1 drivers
v0000000002f2a2f0_0 .net *"_s260", 0 0, L_0000000002e01500;  1 drivers
v0000000002f27ff0_0 .net *"_s263", 0 0, L_0000000002ef9010;  1 drivers
v0000000002f2a1b0_0 .net *"_s264", 0 0, L_0000000002e013b0;  1 drivers
v0000000002f29fd0_0 .net *"_s266", 0 0, L_0000000002e01880;  1 drivers
v0000000002f28bd0_0 .net *"_s27", 0 0, L_0000000002ef81b0;  1 drivers
v0000000002f2a250_0 .net *"_s271", 0 0, L_0000000002ef8e30;  1 drivers
v0000000002f29670_0 .net *"_s273", 0 0, L_0000000002ef90b0;  1 drivers
v0000000002f27f50_0 .net *"_s274", 0 0, L_0000000002e01570;  1 drivers
v0000000002f2a070_0 .net *"_s277", 0 0, L_0000000002ef8d90;  1 drivers
v0000000002f28c70_0 .net *"_s278", 0 0, L_0000000002e01420;  1 drivers
v0000000002f28d10_0 .net *"_s28", 0 0, L_00000000029a3ee0;  1 drivers
v0000000002f28f90_0 .net *"_s280", 0 0, L_0000000002e011f0;  1 drivers
v0000000002f2a4d0_0 .net *"_s283", 0 0, L_0000000002efa9b0;  1 drivers
v0000000002f2a390_0 .net *"_s284", 0 0, L_0000000002e01e30;  1 drivers
v0000000002f29a30_0 .net *"_s289", 0 0, L_0000000002ef8ed0;  1 drivers
v0000000002f29cb0_0 .net *"_s291", 0 0, L_0000000002ef9470;  1 drivers
v0000000002f29df0_0 .net *"_s292", 0 0, L_0000000002e018f0;  1 drivers
v0000000002f297b0_0 .net *"_s295", 0 0, L_0000000002efad70;  1 drivers
v0000000002f283b0_0 .net *"_s296", 0 0, L_0000000002e017a0;  1 drivers
v0000000002f28630_0 .net *"_s299", 0 0, L_0000000002ef96f0;  1 drivers
v0000000002f28090_0 .net *"_s3", 0 0, L_0000000002ef6810;  1 drivers
v0000000002f2a570_0 .net *"_s300", 0 0, L_0000000002e01d50;  1 drivers
v0000000002f29490_0 .net *"_s302", 0 0, L_0000000002e01a40;  1 drivers
v0000000002f29b70_0 .net *"_s308", 0 0, L_0000000002efa190;  1 drivers
v0000000002f29e90_0 .net *"_s31", 0 0, L_0000000002ef7710;  1 drivers
v0000000002f29c10_0 .net *"_s310", 0 0, L_0000000002efa730;  1 drivers
v0000000002f29f30_0 .net *"_s311", 0 0, L_0000000002e012d0;  1 drivers
v0000000002f28270_0 .net *"_s314", 0 0, L_0000000002ef9510;  1 drivers
v0000000002f29530_0 .net *"_s315", 0 0, L_0000000002e01ab0;  1 drivers
v0000000002f28810_0 .net *"_s318", 0 0, L_0000000002efa690;  1 drivers
v0000000002f292b0_0 .net *"_s319", 0 0, L_0000000002e01ea0;  1 drivers
v0000000002f286d0_0 .net *"_s32", 0 0, L_00000000029a45e0;  1 drivers
v0000000002f2a110_0 .net *"_s34", 0 0, L_00000000029a4340;  1 drivers
v0000000002f27e10_0 .net *"_s37", 0 0, L_0000000002ef6310;  1 drivers
v0000000002f289f0_0 .net *"_s38", 0 0, L_00000000029a43b0;  1 drivers
v0000000002f27eb0_0 .net *"_s4", 0 0, L_00000000029a48f0;  1 drivers
v0000000002f28e50_0 .net *"_s40", 0 0, L_00000000029a4500;  1 drivers
v0000000002f28130_0 .net *"_s43", 0 0, L_0000000002ef5eb0;  1 drivers
v0000000002f281d0_0 .net *"_s44", 0 0, L_00000000029a4420;  1 drivers
v0000000002f29350_0 .net *"_s49", 0 0, L_0000000002ef6f90;  1 drivers
v0000000002f2a430_0 .net *"_s50", 0 0, L_00000000029a4490;  1 drivers
v0000000002f28310_0 .net *"_s53", 0 0, L_0000000002ef63b0;  1 drivers
v0000000002f29170_0 .net *"_s54", 0 0, L_00000000029a4730;  1 drivers
v0000000002f29210_0 .net *"_s56", 0 0, L_00000000029a4110;  1 drivers
v0000000002f28450_0 .net *"_s59", 0 0, L_0000000002ef6e50;  1 drivers
v0000000002f28950_0 .net *"_s60", 0 0, L_00000000029a3cb0;  1 drivers
v0000000002f288b0_0 .net *"_s63", 0 0, L_0000000002ef75d0;  1 drivers
v0000000002f28ef0_0 .net *"_s64", 0 0, L_00000000029a3d20;  1 drivers
v0000000002f284f0_0 .net *"_s66", 0 0, L_00000000029a3f50;  1 drivers
v0000000002f29850_0 .net *"_s7", 0 0, L_0000000002ef7f30;  1 drivers
v0000000002f29990_0 .net *"_s71", 0 0, L_0000000002ef6c70;  1 drivers
v0000000002f290d0_0 .net *"_s72", 0 0, L_00000000029a3fc0;  1 drivers
v0000000002f28590_0 .net *"_s75", 0 0, L_0000000002ef8070;  1 drivers
v0000000002f293f0_0 .net *"_s76", 0 0, L_00000000029a3b60;  1 drivers
v0000000002f28db0_0 .net *"_s78", 0 0, L_00000000029a3d90;  1 drivers
v0000000002f295d0_0 .net *"_s8", 0 0, L_00000000029a3a80;  1 drivers
v0000000002f29030_0 .net *"_s81", 0 0, L_0000000002ef61d0;  1 drivers
v0000000002f298f0_0 .net *"_s82", 0 0, L_00000000029a3e00;  1 drivers
v0000000002f28770_0 .net *"_s85", 0 0, L_0000000002ef7d50;  1 drivers
v0000000002f29ad0_0 .net *"_s86", 0 0, L_00000000029a41f0;  1 drivers
v0000000002f28a90_0 .net *"_s91", 0 0, L_0000000002ef72b0;  1 drivers
v0000000002f28b30_0 .net *"_s92", 0 0, L_00000000029a4030;  1 drivers
v0000000002f2c9b0_0 .net *"_s95", 0 0, L_0000000002ef6bd0;  1 drivers
v0000000002f2c7d0_0 .net *"_s96", 0 0, L_00000000029a3e70;  1 drivers
v0000000002f2b3d0_0 .net *"_s99", 0 0, L_0000000002ef77b0;  1 drivers
L_0000000002ef6810 .part o0000000002e5d618, 0, 1;
L_0000000002ef7f30 .part o0000000002e5d618, 1, 1;
L_0000000002ef7cb0 .part o0000000002e5d618, 2, 1;
L_0000000002ef6630 .part o0000000002e5d618, 3, 1;
L_0000000002ef81b0 .part o0000000002e5d618, 0, 1;
L_0000000002ef7710 .part o0000000002e5d618, 1, 1;
L_0000000002ef6310 .part o0000000002e5d618, 2, 1;
L_0000000002ef5eb0 .part o0000000002e5d618, 3, 1;
L_0000000002ef6f90 .part o0000000002e5d618, 0, 1;
L_0000000002ef63b0 .part o0000000002e5d618, 1, 1;
L_0000000002ef6e50 .part o0000000002e5d618, 2, 1;
L_0000000002ef75d0 .part o0000000002e5d618, 3, 1;
L_0000000002ef6c70 .part o0000000002e5d618, 0, 1;
L_0000000002ef8070 .part o0000000002e5d618, 1, 1;
L_0000000002ef61d0 .part o0000000002e5d618, 2, 1;
L_0000000002ef7d50 .part o0000000002e5d618, 3, 1;
L_0000000002ef72b0 .part o0000000002e5d618, 0, 1;
L_0000000002ef6bd0 .part o0000000002e5d618, 1, 1;
L_0000000002ef77b0 .part o0000000002e5d618, 2, 1;
L_0000000002ef8570 .part o0000000002e5d618, 3, 1;
L_0000000002ef7210 .part o0000000002e5d618, 0, 1;
L_0000000002ef6130 .part o0000000002e5d618, 1, 1;
L_0000000002ef7850 .part o0000000002e5d618, 2, 1;
L_0000000002ef7530 .part o0000000002e5d618, 3, 1;
L_0000000002ef7df0 .part o0000000002e5d618, 0, 1;
L_0000000002ef8110 .part o0000000002e5d618, 1, 1;
L_0000000002ef6950 .part o0000000002e5d618, 2, 1;
L_0000000002ef64f0 .part o0000000002e5d618, 3, 1;
L_0000000002ef69f0 .part o0000000002e5d618, 0, 1;
L_0000000002ef6770 .part o0000000002e5d618, 1, 1;
L_0000000002ef6090 .part o0000000002e5d618, 2, 1;
L_0000000002ef8250 .part o0000000002e5d618, 3, 1;
L_0000000002ef6d10 .part o0000000002e5d618, 0, 1;
L_0000000002ef7350 .part o0000000002e5d618, 1, 1;
L_0000000002ef78f0 .part o0000000002e5d618, 2, 1;
L_0000000002ef82f0 .part o0000000002e5d618, 3, 1;
L_0000000002ef6db0 .part o0000000002e5d618, 0, 1;
L_0000000002ef8390 .part o0000000002e5d618, 1, 1;
L_0000000002ef5e10 .part o0000000002e5d618, 2, 1;
L_0000000002ef5ff0 .part o0000000002e5d618, 3, 1;
L_0000000002ef6ef0 .part o0000000002e5d618, 0, 1;
L_0000000002ef6270 .part o0000000002e5d618, 1, 1;
L_0000000002ef6450 .part o0000000002e5d618, 2, 1;
L_0000000002ef7170 .part o0000000002e5d618, 3, 1;
L_0000000002ef73f0 .part o0000000002e5d618, 0, 1;
L_0000000002ef6a90 .part o0000000002e5d618, 1, 1;
L_0000000002ef7990 .part o0000000002e5d618, 2, 1;
L_0000000002ef6590 .part o0000000002e5d618, 3, 1;
L_0000000002ef6b30 .part o0000000002e5d618, 0, 1;
L_0000000002ef7a30 .part o0000000002e5d618, 1, 1;
L_0000000002ef7ad0 .part o0000000002e5d618, 2, 1;
L_0000000002ef9010 .part o0000000002e5d618, 3, 1;
L_0000000002ef8e30 .part o0000000002e5d618, 0, 1;
L_0000000002ef90b0 .part o0000000002e5d618, 1, 1;
L_0000000002ef8d90 .part o0000000002e5d618, 2, 1;
L_0000000002efa9b0 .part o0000000002e5d618, 3, 1;
L_0000000002ef8ed0 .part o0000000002e5d618, 0, 1;
L_0000000002ef9470 .part o0000000002e5d618, 1, 1;
L_0000000002efad70 .part o0000000002e5d618, 2, 1;
L_0000000002ef96f0 .part o0000000002e5d618, 3, 1;
LS_0000000002efab90_0_0 .concat8 [ 1 1 1 1], L_00000000029a3bd0, L_00000000029a4420, L_00000000029a3f50, L_00000000029a41f0;
LS_0000000002efab90_0_4 .concat8 [ 1 1 1 1], L_0000000002f459b0, L_0000000002f45ef0, L_0000000002f454e0, L_0000000002f451d0;
LS_0000000002efab90_0_8 .concat8 [ 1 1 1 1], L_0000000002f45320, L_0000000002f45710, L_0000000002f45b00, L_0000000002f452b0;
LS_0000000002efab90_0_12 .concat8 [ 1 1 1 1], L_0000000002e01880, L_0000000002e01e30, L_0000000002e01a40, L_0000000002e01ea0;
L_0000000002efab90 .concat8 [ 4 4 4 4], LS_0000000002efab90_0_0, LS_0000000002efab90_0_4, LS_0000000002efab90_0_8, LS_0000000002efab90_0_12;
L_0000000002efa190 .part o0000000002e5d618, 0, 1;
L_0000000002efa730 .part o0000000002e5d618, 1, 1;
L_0000000002ef9510 .part o0000000002e5d618, 2, 1;
L_0000000002efa690 .part o0000000002e5d618, 3, 1;
S_0000000002ec6a40 .scope module, "RD2" "ReadDecoder_4_16" 2 7, 6 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId"
    .port_info 1 /OUTPUT 16 "Wordline"
L_0000000002e01260 .functor NOT 1, L_0000000002efa230, C4<0>, C4<0>, C4<0>;
L_0000000002e01dc0 .functor NOT 1, L_0000000002ef9b50, C4<0>, C4<0>, C4<0>;
L_0000000002e01960 .functor AND 1, L_0000000002e01260, L_0000000002e01dc0, C4<1>, C4<1>;
L_0000000002e01f10 .functor NOT 1, L_0000000002ef9e70, C4<0>, C4<0>, C4<0>;
L_0000000002e01b20 .functor AND 1, L_0000000002e01960, L_0000000002e01f10, C4<1>, C4<1>;
L_0000000002e015e0 .functor NOT 1, L_0000000002ef8bb0, C4<0>, C4<0>, C4<0>;
L_0000000002e016c0 .functor AND 1, L_0000000002e01b20, L_0000000002e015e0, C4<1>, C4<1>;
L_0000000002e01730 .functor NOT 1, L_0000000002ef9290, C4<0>, C4<0>, C4<0>;
L_0000000002e01f80 .functor NOT 1, L_0000000002efa2d0, C4<0>, C4<0>, C4<0>;
L_0000000002e01810 .functor AND 1, L_0000000002e01730, L_0000000002e01f80, C4<1>, C4<1>;
L_0000000002e01180 .functor NOT 1, L_0000000002ef98d0, C4<0>, C4<0>, C4<0>;
L_0000000002e01490 .functor AND 1, L_0000000002e01810, L_0000000002e01180, C4<1>, C4<1>;
L_0000000002e01340 .functor AND 1, L_0000000002e01490, L_0000000002ef95b0, C4<1>, C4<1>;
L_0000000002e01ff0 .functor NOT 1, L_0000000002efa7d0, C4<0>, C4<0>, C4<0>;
L_0000000002e01110 .functor NOT 1, L_0000000002ef9150, C4<0>, C4<0>, C4<0>;
L_0000000002e019d0 .functor AND 1, L_0000000002e01ff0, L_0000000002e01110, C4<1>, C4<1>;
L_0000000002e01b90 .functor AND 1, L_0000000002e019d0, L_0000000002efacd0, C4<1>, C4<1>;
L_0000000002e01c70 .functor NOT 1, L_0000000002ef8f70, C4<0>, C4<0>, C4<0>;
L_0000000002e02350 .functor AND 1, L_0000000002e01b90, L_0000000002e01c70, C4<1>, C4<1>;
L_0000000002e029e0 .functor NOT 1, L_0000000002ef8610, C4<0>, C4<0>, C4<0>;
L_0000000002e02c10 .functor NOT 1, L_0000000002efa870, C4<0>, C4<0>, C4<0>;
L_0000000002e03000 .functor AND 1, L_0000000002e029e0, L_0000000002e02c10, C4<1>, C4<1>;
L_0000000002e024a0 .functor AND 1, L_0000000002e03000, L_0000000002efaa50, C4<1>, C4<1>;
L_0000000002e02190 .functor AND 1, L_0000000002e024a0, L_0000000002ef9f10, C4<1>, C4<1>;
L_0000000002e02cf0 .functor NOT 1, L_0000000002efa910, C4<0>, C4<0>, C4<0>;
L_0000000002e02660 .functor AND 1, L_0000000002e02cf0, L_0000000002ef9fb0, C4<1>, C4<1>;
L_0000000002e02ac0 .functor NOT 1, L_0000000002ef91f0, C4<0>, C4<0>, C4<0>;
L_0000000002e02c80 .functor AND 1, L_0000000002e02660, L_0000000002e02ac0, C4<1>, C4<1>;
L_0000000002e02ba0 .functor NOT 1, L_0000000002ef8c50, C4<0>, C4<0>, C4<0>;
L_0000000002e022e0 .functor AND 1, L_0000000002e02c80, L_0000000002e02ba0, C4<1>, C4<1>;
L_0000000002e02b30 .functor NOT 1, L_0000000002ef9650, C4<0>, C4<0>, C4<0>;
L_0000000002e023c0 .functor AND 1, L_0000000002e02b30, L_0000000002ef9a10, C4<1>, C4<1>;
L_0000000002e02430 .functor NOT 1, L_0000000002efaaf0, C4<0>, C4<0>, C4<0>;
L_0000000002e025f0 .functor AND 1, L_0000000002e023c0, L_0000000002e02430, C4<1>, C4<1>;
L_0000000002e02d60 .functor AND 1, L_0000000002e025f0, L_0000000002ef9790, C4<1>, C4<1>;
L_0000000002e02900 .functor NOT 1, L_0000000002ef9c90, C4<0>, C4<0>, C4<0>;
L_0000000002e026d0 .functor AND 1, L_0000000002e02900, L_0000000002efa050, C4<1>, C4<1>;
L_0000000002e02dd0 .functor AND 1, L_0000000002e026d0, L_0000000002ef93d0, C4<1>, C4<1>;
L_0000000002e02200 .functor NOT 1, L_0000000002efa550, C4<0>, C4<0>, C4<0>;
L_0000000002e02f90 .functor AND 1, L_0000000002e02dd0, L_0000000002e02200, C4<1>, C4<1>;
L_0000000002e02510 .functor NOT 1, L_0000000002ef9830, C4<0>, C4<0>, C4<0>;
L_0000000002e02890 .functor AND 1, L_0000000002e02510, L_0000000002ef9970, C4<1>, C4<1>;
L_0000000002e02e40 .functor AND 1, L_0000000002e02890, L_0000000002efa4b0, C4<1>, C4<1>;
L_0000000002e02eb0 .functor AND 1, L_0000000002e02e40, L_0000000002ef9ab0, C4<1>, C4<1>;
L_0000000002e02120 .functor NOT 1, L_0000000002efa370, C4<0>, C4<0>, C4<0>;
L_0000000002e02580 .functor AND 1, L_0000000002ef9330, L_0000000002e02120, C4<1>, C4<1>;
L_0000000002e02740 .functor NOT 1, L_0000000002ef9bf0, C4<0>, C4<0>, C4<0>;
L_0000000002e02970 .functor AND 1, L_0000000002e02580, L_0000000002e02740, C4<1>, C4<1>;
L_0000000002e027b0 .functor NOT 1, L_0000000002ef8a70, C4<0>, C4<0>, C4<0>;
L_0000000002e02820 .functor AND 1, L_0000000002e02970, L_0000000002e027b0, C4<1>, C4<1>;
L_0000000002e02f20 .functor NOT 1, L_0000000002ef9dd0, C4<0>, C4<0>, C4<0>;
L_0000000002e02a50 .functor AND 1, L_0000000002ef8890, L_0000000002e02f20, C4<1>, C4<1>;
L_0000000002e02270 .functor NOT 1, L_0000000002ef86b0, C4<0>, C4<0>, C4<0>;
L_0000000002e01c00 .functor AND 1, L_0000000002e02a50, L_0000000002e02270, C4<1>, C4<1>;
L_0000000002e03de0 .functor AND 1, L_0000000002e01c00, L_0000000002ef8cf0, C4<1>, C4<1>;
L_0000000002e038a0 .functor NOT 1, L_0000000002efa0f0, C4<0>, C4<0>, C4<0>;
L_0000000002e031a0 .functor AND 1, L_0000000002ef9d30, L_0000000002e038a0, C4<1>, C4<1>;
L_0000000002e039f0 .functor AND 1, L_0000000002e031a0, L_0000000002efa410, C4<1>, C4<1>;
L_0000000002e03a60 .functor NOT 1, L_0000000002efa5f0, C4<0>, C4<0>, C4<0>;
L_0000000002e03ec0 .functor AND 1, L_0000000002e039f0, L_0000000002e03a60, C4<1>, C4<1>;
L_0000000002e03ad0 .functor NOT 1, L_0000000002ef8750, C4<0>, C4<0>, C4<0>;
L_0000000002e03f30 .functor AND 1, L_0000000002efac30, L_0000000002e03ad0, C4<1>, C4<1>;
L_0000000002e03fa0 .functor AND 1, L_0000000002e03f30, L_0000000002ef87f0, C4<1>, C4<1>;
L_0000000002e036e0 .functor AND 1, L_0000000002e03fa0, L_0000000002ef8930, C4<1>, C4<1>;
L_0000000002e03130 .functor AND 1, L_0000000002ef89d0, L_0000000002ef8b10, C4<1>, C4<1>;
L_0000000002e032f0 .functor NOT 1, L_0000000002efc530, C4<0>, C4<0>, C4<0>;
L_0000000002e03e50 .functor AND 1, L_0000000002e03130, L_0000000002e032f0, C4<1>, C4<1>;
L_0000000002e04010 .functor NOT 1, L_0000000002efb9f0, C4<0>, C4<0>, C4<0>;
L_0000000002e03520 .functor AND 1, L_0000000002e03e50, L_0000000002e04010, C4<1>, C4<1>;
L_0000000002e03d00 .functor AND 1, L_0000000002efb6d0, L_0000000002efbe50, C4<1>, C4<1>;
L_0000000002e03590 .functor NOT 1, L_0000000002efc350, C4<0>, C4<0>, C4<0>;
L_0000000002e03210 .functor AND 1, L_0000000002e03d00, L_0000000002e03590, C4<1>, C4<1>;
L_0000000002e03280 .functor AND 1, L_0000000002e03210, L_0000000002efc170, C4<1>, C4<1>;
L_0000000002e03360 .functor AND 1, L_0000000002efaf50, L_0000000002efb950, C4<1>, C4<1>;
L_0000000002e033d0 .functor AND 1, L_0000000002e03360, L_0000000002efb810, C4<1>, C4<1>;
L_0000000002e03440 .functor NOT 1, L_0000000002efaff0, C4<0>, C4<0>, C4<0>;
L_0000000002e03c90 .functor AND 1, L_0000000002e033d0, L_0000000002e03440, C4<1>, C4<1>;
L_0000000002e03670 .functor AND 1, L_0000000002efc030, L_0000000002efba90, C4<1>, C4<1>;
L_0000000002e034b0 .functor AND 1, L_0000000002e03670, L_0000000002efc490, C4<1>, C4<1>;
L_0000000002e03600 .functor AND 1, L_0000000002e034b0, L_0000000002efc3f0, C4<1>, C4<1>;
v0000000002f2c690_0 .net "RegId", 3 0, o0000000002e5f1d8;  alias, 0 drivers
v0000000002f2b5b0_0 .net "Wordline", 15 0, L_0000000002efc670;  alias, 1 drivers
v0000000002f2b470_0 .net *"_s10", 0 0, L_0000000002e01960;  1 drivers
v0000000002f2b970_0 .net *"_s100", 0 0, L_0000000002e02ac0;  1 drivers
v0000000002f2c2d0_0 .net *"_s102", 0 0, L_0000000002e02c80;  1 drivers
v0000000002f2a6b0_0 .net *"_s105", 0 0, L_0000000002ef8c50;  1 drivers
v0000000002f2a930_0 .net *"_s106", 0 0, L_0000000002e02ba0;  1 drivers
v0000000002f2b510_0 .net *"_s108", 0 0, L_0000000002e022e0;  1 drivers
v0000000002f2b790_0 .net *"_s113", 0 0, L_0000000002ef9650;  1 drivers
v0000000002f2abb0_0 .net *"_s114", 0 0, L_0000000002e02b30;  1 drivers
v0000000002f2ae30_0 .net *"_s117", 0 0, L_0000000002ef9a10;  1 drivers
v0000000002f2a750_0 .net *"_s118", 0 0, L_0000000002e023c0;  1 drivers
v0000000002f2ccd0_0 .net *"_s121", 0 0, L_0000000002efaaf0;  1 drivers
v0000000002f2bc90_0 .net *"_s122", 0 0, L_0000000002e02430;  1 drivers
v0000000002f2c370_0 .net *"_s124", 0 0, L_0000000002e025f0;  1 drivers
v0000000002f2c730_0 .net *"_s127", 0 0, L_0000000002ef9790;  1 drivers
v0000000002f2c410_0 .net *"_s128", 0 0, L_0000000002e02d60;  1 drivers
v0000000002f2a610_0 .net *"_s13", 0 0, L_0000000002ef9e70;  1 drivers
v0000000002f2b010_0 .net *"_s133", 0 0, L_0000000002ef9c90;  1 drivers
v0000000002f2ca50_0 .net *"_s134", 0 0, L_0000000002e02900;  1 drivers
v0000000002f2acf0_0 .net *"_s137", 0 0, L_0000000002efa050;  1 drivers
v0000000002f2ba10_0 .net *"_s138", 0 0, L_0000000002e026d0;  1 drivers
v0000000002f2c870_0 .net *"_s14", 0 0, L_0000000002e01f10;  1 drivers
v0000000002f2cd70_0 .net *"_s141", 0 0, L_0000000002ef93d0;  1 drivers
v0000000002f2b1f0_0 .net *"_s142", 0 0, L_0000000002e02dd0;  1 drivers
v0000000002f2a7f0_0 .net *"_s145", 0 0, L_0000000002efa550;  1 drivers
v0000000002f2b650_0 .net *"_s146", 0 0, L_0000000002e02200;  1 drivers
v0000000002f2a9d0_0 .net *"_s148", 0 0, L_0000000002e02f90;  1 drivers
v0000000002f2a890_0 .net *"_s153", 0 0, L_0000000002ef9830;  1 drivers
v0000000002f2bab0_0 .net *"_s154", 0 0, L_0000000002e02510;  1 drivers
v0000000002f2c910_0 .net *"_s157", 0 0, L_0000000002ef9970;  1 drivers
v0000000002f2aa70_0 .net *"_s158", 0 0, L_0000000002e02890;  1 drivers
v0000000002f2bb50_0 .net *"_s16", 0 0, L_0000000002e01b20;  1 drivers
v0000000002f2c4b0_0 .net *"_s161", 0 0, L_0000000002efa4b0;  1 drivers
v0000000002f2ab10_0 .net *"_s162", 0 0, L_0000000002e02e40;  1 drivers
v0000000002f2b6f0_0 .net *"_s165", 0 0, L_0000000002ef9ab0;  1 drivers
v0000000002f2caf0_0 .net *"_s166", 0 0, L_0000000002e02eb0;  1 drivers
v0000000002f2b0b0_0 .net *"_s171", 0 0, L_0000000002ef9330;  1 drivers
v0000000002f2aed0_0 .net *"_s173", 0 0, L_0000000002efa370;  1 drivers
v0000000002f2cb90_0 .net *"_s174", 0 0, L_0000000002e02120;  1 drivers
v0000000002f2cc30_0 .net *"_s176", 0 0, L_0000000002e02580;  1 drivers
v0000000002f2ac50_0 .net *"_s179", 0 0, L_0000000002ef9bf0;  1 drivers
v0000000002f2ad90_0 .net *"_s180", 0 0, L_0000000002e02740;  1 drivers
v0000000002f2be70_0 .net *"_s182", 0 0, L_0000000002e02970;  1 drivers
v0000000002f2af70_0 .net *"_s185", 0 0, L_0000000002ef8a70;  1 drivers
v0000000002f2b330_0 .net *"_s186", 0 0, L_0000000002e027b0;  1 drivers
v0000000002f2bfb0_0 .net *"_s188", 0 0, L_0000000002e02820;  1 drivers
v0000000002f2b150_0 .net *"_s19", 0 0, L_0000000002ef8bb0;  1 drivers
v0000000002f2bbf0_0 .net *"_s193", 0 0, L_0000000002ef8890;  1 drivers
v0000000002f2b290_0 .net *"_s195", 0 0, L_0000000002ef9dd0;  1 drivers
v0000000002f2b830_0 .net *"_s196", 0 0, L_0000000002e02f20;  1 drivers
v0000000002f2b8d0_0 .net *"_s198", 0 0, L_0000000002e02a50;  1 drivers
v0000000002f2bd30_0 .net *"_s20", 0 0, L_0000000002e015e0;  1 drivers
v0000000002f2bf10_0 .net *"_s201", 0 0, L_0000000002ef86b0;  1 drivers
v0000000002f2bdd0_0 .net *"_s202", 0 0, L_0000000002e02270;  1 drivers
v0000000002f2c050_0 .net *"_s204", 0 0, L_0000000002e01c00;  1 drivers
v0000000002f2c0f0_0 .net *"_s207", 0 0, L_0000000002ef8cf0;  1 drivers
v0000000002f2c190_0 .net *"_s208", 0 0, L_0000000002e03de0;  1 drivers
v0000000002f2c230_0 .net *"_s213", 0 0, L_0000000002ef9d30;  1 drivers
v0000000002f2c550_0 .net *"_s215", 0 0, L_0000000002efa0f0;  1 drivers
v0000000002f2c5f0_0 .net *"_s216", 0 0, L_0000000002e038a0;  1 drivers
v0000000002f2e3f0_0 .net *"_s218", 0 0, L_0000000002e031a0;  1 drivers
v0000000002f2ee90_0 .net *"_s22", 0 0, L_0000000002e016c0;  1 drivers
v0000000002f2da90_0 .net *"_s221", 0 0, L_0000000002efa410;  1 drivers
v0000000002f2f110_0 .net *"_s222", 0 0, L_0000000002e039f0;  1 drivers
v0000000002f2d1d0_0 .net *"_s225", 0 0, L_0000000002efa5f0;  1 drivers
v0000000002f2f390_0 .net *"_s226", 0 0, L_0000000002e03a60;  1 drivers
v0000000002f2e5d0_0 .net *"_s228", 0 0, L_0000000002e03ec0;  1 drivers
v0000000002f2e990_0 .net *"_s233", 0 0, L_0000000002efac30;  1 drivers
v0000000002f2f1b0_0 .net *"_s235", 0 0, L_0000000002ef8750;  1 drivers
v0000000002f2e170_0 .net *"_s236", 0 0, L_0000000002e03ad0;  1 drivers
v0000000002f2dc70_0 .net *"_s238", 0 0, L_0000000002e03f30;  1 drivers
v0000000002f2d8b0_0 .net *"_s241", 0 0, L_0000000002ef87f0;  1 drivers
v0000000002f2e210_0 .net *"_s242", 0 0, L_0000000002e03fa0;  1 drivers
v0000000002f2f250_0 .net *"_s245", 0 0, L_0000000002ef8930;  1 drivers
v0000000002f2d810_0 .net *"_s246", 0 0, L_0000000002e036e0;  1 drivers
v0000000002f2d4f0_0 .net *"_s251", 0 0, L_0000000002ef89d0;  1 drivers
v0000000002f2d270_0 .net *"_s253", 0 0, L_0000000002ef8b10;  1 drivers
v0000000002f2f2f0_0 .net *"_s254", 0 0, L_0000000002e03130;  1 drivers
v0000000002f2de50_0 .net *"_s257", 0 0, L_0000000002efc530;  1 drivers
v0000000002f2f430_0 .net *"_s258", 0 0, L_0000000002e032f0;  1 drivers
v0000000002f2f4d0_0 .net *"_s260", 0 0, L_0000000002e03e50;  1 drivers
v0000000002f2e2b0_0 .net *"_s263", 0 0, L_0000000002efb9f0;  1 drivers
v0000000002f2f070_0 .net *"_s264", 0 0, L_0000000002e04010;  1 drivers
v0000000002f2dbd0_0 .net *"_s266", 0 0, L_0000000002e03520;  1 drivers
v0000000002f2d590_0 .net *"_s27", 0 0, L_0000000002ef9290;  1 drivers
v0000000002f2e0d0_0 .net *"_s271", 0 0, L_0000000002efb6d0;  1 drivers
v0000000002f2ef30_0 .net *"_s273", 0 0, L_0000000002efbe50;  1 drivers
v0000000002f2ed50_0 .net *"_s274", 0 0, L_0000000002e03d00;  1 drivers
v0000000002f2efd0_0 .net *"_s277", 0 0, L_0000000002efc350;  1 drivers
v0000000002f2f570_0 .net *"_s278", 0 0, L_0000000002e03590;  1 drivers
v0000000002f2dd10_0 .net *"_s28", 0 0, L_0000000002e01730;  1 drivers
v0000000002f2d950_0 .net *"_s280", 0 0, L_0000000002e03210;  1 drivers
v0000000002f2e350_0 .net *"_s283", 0 0, L_0000000002efc170;  1 drivers
v0000000002f2ead0_0 .net *"_s284", 0 0, L_0000000002e03280;  1 drivers
v0000000002f2df90_0 .net *"_s289", 0 0, L_0000000002efaf50;  1 drivers
v0000000002f2ecb0_0 .net *"_s291", 0 0, L_0000000002efb950;  1 drivers
v0000000002f2edf0_0 .net *"_s292", 0 0, L_0000000002e03360;  1 drivers
v0000000002f2d9f0_0 .net *"_s295", 0 0, L_0000000002efb810;  1 drivers
v0000000002f2e7b0_0 .net *"_s296", 0 0, L_0000000002e033d0;  1 drivers
v0000000002f2ce10_0 .net *"_s299", 0 0, L_0000000002efaff0;  1 drivers
v0000000002f2d630_0 .net *"_s3", 0 0, L_0000000002efa230;  1 drivers
v0000000002f2ceb0_0 .net *"_s300", 0 0, L_0000000002e03440;  1 drivers
v0000000002f2cf50_0 .net *"_s302", 0 0, L_0000000002e03c90;  1 drivers
v0000000002f2e850_0 .net *"_s308", 0 0, L_0000000002efc030;  1 drivers
v0000000002f2cff0_0 .net *"_s31", 0 0, L_0000000002efa2d0;  1 drivers
v0000000002f2d6d0_0 .net *"_s310", 0 0, L_0000000002efba90;  1 drivers
v0000000002f2e030_0 .net *"_s311", 0 0, L_0000000002e03670;  1 drivers
v0000000002f2d090_0 .net *"_s314", 0 0, L_0000000002efc490;  1 drivers
v0000000002f2db30_0 .net *"_s315", 0 0, L_0000000002e034b0;  1 drivers
v0000000002f2d130_0 .net *"_s318", 0 0, L_0000000002efc3f0;  1 drivers
v0000000002f2d770_0 .net *"_s319", 0 0, L_0000000002e03600;  1 drivers
v0000000002f2d310_0 .net *"_s32", 0 0, L_0000000002e01f80;  1 drivers
v0000000002f2e670_0 .net *"_s34", 0 0, L_0000000002e01810;  1 drivers
v0000000002f2d3b0_0 .net *"_s37", 0 0, L_0000000002ef98d0;  1 drivers
v0000000002f2ddb0_0 .net *"_s38", 0 0, L_0000000002e01180;  1 drivers
v0000000002f2d450_0 .net *"_s4", 0 0, L_0000000002e01260;  1 drivers
v0000000002f2def0_0 .net *"_s40", 0 0, L_0000000002e01490;  1 drivers
v0000000002f2e490_0 .net *"_s43", 0 0, L_0000000002ef95b0;  1 drivers
v0000000002f2e530_0 .net *"_s44", 0 0, L_0000000002e01340;  1 drivers
v0000000002f2e710_0 .net *"_s49", 0 0, L_0000000002efa7d0;  1 drivers
v0000000002f2e8f0_0 .net *"_s50", 0 0, L_0000000002e01ff0;  1 drivers
v0000000002f2ea30_0 .net *"_s53", 0 0, L_0000000002ef9150;  1 drivers
v0000000002f2eb70_0 .net *"_s54", 0 0, L_0000000002e01110;  1 drivers
v0000000002f2ec10_0 .net *"_s56", 0 0, L_0000000002e019d0;  1 drivers
v0000000002f308d0_0 .net *"_s59", 0 0, L_0000000002efacd0;  1 drivers
v0000000002f2f6b0_0 .net *"_s60", 0 0, L_0000000002e01b90;  1 drivers
v0000000002f300b0_0 .net *"_s63", 0 0, L_0000000002ef8f70;  1 drivers
v0000000002f30c90_0 .net *"_s64", 0 0, L_0000000002e01c70;  1 drivers
v0000000002f2fc50_0 .net *"_s66", 0 0, L_0000000002e02350;  1 drivers
v0000000002f2fb10_0 .net *"_s7", 0 0, L_0000000002ef9b50;  1 drivers
v0000000002f30ab0_0 .net *"_s71", 0 0, L_0000000002ef8610;  1 drivers
v0000000002f30a10_0 .net *"_s72", 0 0, L_0000000002e029e0;  1 drivers
v0000000002f2fcf0_0 .net *"_s75", 0 0, L_0000000002efa870;  1 drivers
v0000000002f2f750_0 .net *"_s76", 0 0, L_0000000002e02c10;  1 drivers
v0000000002f2fbb0_0 .net *"_s78", 0 0, L_0000000002e03000;  1 drivers
v0000000002f2fd90_0 .net *"_s8", 0 0, L_0000000002e01dc0;  1 drivers
v0000000002f2fe30_0 .net *"_s81", 0 0, L_0000000002efaa50;  1 drivers
v0000000002f30b50_0 .net *"_s82", 0 0, L_0000000002e024a0;  1 drivers
v0000000002f30d30_0 .net *"_s85", 0 0, L_0000000002ef9f10;  1 drivers
v0000000002f2f610_0 .net *"_s86", 0 0, L_0000000002e02190;  1 drivers
v0000000002f30650_0 .net *"_s91", 0 0, L_0000000002efa910;  1 drivers
v0000000002f30150_0 .net *"_s92", 0 0, L_0000000002e02cf0;  1 drivers
v0000000002f30bf0_0 .net *"_s95", 0 0, L_0000000002ef9fb0;  1 drivers
v0000000002f2f890_0 .net *"_s96", 0 0, L_0000000002e02660;  1 drivers
v0000000002f30290_0 .net *"_s99", 0 0, L_0000000002ef91f0;  1 drivers
L_0000000002efa230 .part o0000000002e5f1d8, 0, 1;
L_0000000002ef9b50 .part o0000000002e5f1d8, 1, 1;
L_0000000002ef9e70 .part o0000000002e5f1d8, 2, 1;
L_0000000002ef8bb0 .part o0000000002e5f1d8, 3, 1;
L_0000000002ef9290 .part o0000000002e5f1d8, 0, 1;
L_0000000002efa2d0 .part o0000000002e5f1d8, 1, 1;
L_0000000002ef98d0 .part o0000000002e5f1d8, 2, 1;
L_0000000002ef95b0 .part o0000000002e5f1d8, 3, 1;
L_0000000002efa7d0 .part o0000000002e5f1d8, 0, 1;
L_0000000002ef9150 .part o0000000002e5f1d8, 1, 1;
L_0000000002efacd0 .part o0000000002e5f1d8, 2, 1;
L_0000000002ef8f70 .part o0000000002e5f1d8, 3, 1;
L_0000000002ef8610 .part o0000000002e5f1d8, 0, 1;
L_0000000002efa870 .part o0000000002e5f1d8, 1, 1;
L_0000000002efaa50 .part o0000000002e5f1d8, 2, 1;
L_0000000002ef9f10 .part o0000000002e5f1d8, 3, 1;
L_0000000002efa910 .part o0000000002e5f1d8, 0, 1;
L_0000000002ef9fb0 .part o0000000002e5f1d8, 1, 1;
L_0000000002ef91f0 .part o0000000002e5f1d8, 2, 1;
L_0000000002ef8c50 .part o0000000002e5f1d8, 3, 1;
L_0000000002ef9650 .part o0000000002e5f1d8, 0, 1;
L_0000000002ef9a10 .part o0000000002e5f1d8, 1, 1;
L_0000000002efaaf0 .part o0000000002e5f1d8, 2, 1;
L_0000000002ef9790 .part o0000000002e5f1d8, 3, 1;
L_0000000002ef9c90 .part o0000000002e5f1d8, 0, 1;
L_0000000002efa050 .part o0000000002e5f1d8, 1, 1;
L_0000000002ef93d0 .part o0000000002e5f1d8, 2, 1;
L_0000000002efa550 .part o0000000002e5f1d8, 3, 1;
L_0000000002ef9830 .part o0000000002e5f1d8, 0, 1;
L_0000000002ef9970 .part o0000000002e5f1d8, 1, 1;
L_0000000002efa4b0 .part o0000000002e5f1d8, 2, 1;
L_0000000002ef9ab0 .part o0000000002e5f1d8, 3, 1;
L_0000000002ef9330 .part o0000000002e5f1d8, 0, 1;
L_0000000002efa370 .part o0000000002e5f1d8, 1, 1;
L_0000000002ef9bf0 .part o0000000002e5f1d8, 2, 1;
L_0000000002ef8a70 .part o0000000002e5f1d8, 3, 1;
L_0000000002ef8890 .part o0000000002e5f1d8, 0, 1;
L_0000000002ef9dd0 .part o0000000002e5f1d8, 1, 1;
L_0000000002ef86b0 .part o0000000002e5f1d8, 2, 1;
L_0000000002ef8cf0 .part o0000000002e5f1d8, 3, 1;
L_0000000002ef9d30 .part o0000000002e5f1d8, 0, 1;
L_0000000002efa0f0 .part o0000000002e5f1d8, 1, 1;
L_0000000002efa410 .part o0000000002e5f1d8, 2, 1;
L_0000000002efa5f0 .part o0000000002e5f1d8, 3, 1;
L_0000000002efac30 .part o0000000002e5f1d8, 0, 1;
L_0000000002ef8750 .part o0000000002e5f1d8, 1, 1;
L_0000000002ef87f0 .part o0000000002e5f1d8, 2, 1;
L_0000000002ef8930 .part o0000000002e5f1d8, 3, 1;
L_0000000002ef89d0 .part o0000000002e5f1d8, 0, 1;
L_0000000002ef8b10 .part o0000000002e5f1d8, 1, 1;
L_0000000002efc530 .part o0000000002e5f1d8, 2, 1;
L_0000000002efb9f0 .part o0000000002e5f1d8, 3, 1;
L_0000000002efb6d0 .part o0000000002e5f1d8, 0, 1;
L_0000000002efbe50 .part o0000000002e5f1d8, 1, 1;
L_0000000002efc350 .part o0000000002e5f1d8, 2, 1;
L_0000000002efc170 .part o0000000002e5f1d8, 3, 1;
L_0000000002efaf50 .part o0000000002e5f1d8, 0, 1;
L_0000000002efb950 .part o0000000002e5f1d8, 1, 1;
L_0000000002efb810 .part o0000000002e5f1d8, 2, 1;
L_0000000002efaff0 .part o0000000002e5f1d8, 3, 1;
LS_0000000002efc670_0_0 .concat8 [ 1 1 1 1], L_0000000002e016c0, L_0000000002e01340, L_0000000002e02350, L_0000000002e02190;
LS_0000000002efc670_0_4 .concat8 [ 1 1 1 1], L_0000000002e022e0, L_0000000002e02d60, L_0000000002e02f90, L_0000000002e02eb0;
LS_0000000002efc670_0_8 .concat8 [ 1 1 1 1], L_0000000002e02820, L_0000000002e03de0, L_0000000002e03ec0, L_0000000002e036e0;
LS_0000000002efc670_0_12 .concat8 [ 1 1 1 1], L_0000000002e03520, L_0000000002e03280, L_0000000002e03c90, L_0000000002e03600;
L_0000000002efc670 .concat8 [ 4 4 4 4], LS_0000000002efc670_0_0, LS_0000000002efc670_0_4, LS_0000000002efc670_0_8, LS_0000000002efc670_0_12;
L_0000000002efc030 .part o0000000002e5f1d8, 0, 1;
L_0000000002efba90 .part o0000000002e5f1d8, 1, 1;
L_0000000002efc490 .part o0000000002e5f1d8, 2, 1;
L_0000000002efc3f0 .part o0000000002e5f1d8, 3, 1;
S_0000000002ec6bc0 .scope module, "WD" "WriteDecoder_4_16" 2 9, 7 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId"
    .port_info 1 /INPUT 1 "WriteReg"
    .port_info 2 /OUTPUT 16 "Wordline"
L_0000000002e03910 .functor NOT 1, L_0000000002efc990, C4<0>, C4<0>, C4<0>;
L_0000000002e03750 .functor NOT 1, L_0000000002efc5d0, C4<0>, C4<0>, C4<0>;
L_0000000002e03980 .functor AND 1, L_0000000002e03910, L_0000000002e03750, C4<1>, C4<1>;
L_0000000002e037c0 .functor NOT 1, L_0000000002efca30, C4<0>, C4<0>, C4<0>;
L_0000000002e03830 .functor AND 1, L_0000000002e03980, L_0000000002e037c0, C4<1>, C4<1>;
L_0000000002e03b40 .functor NOT 1, L_0000000002efc710, C4<0>, C4<0>, C4<0>;
L_0000000002e03bb0 .functor AND 1, L_0000000002e03830, L_0000000002e03b40, C4<1>, C4<1>;
L_0000000002e03c20 .functor NOT 1, L_0000000002efd430, C4<0>, C4<0>, C4<0>;
L_0000000002e03d70 .functor NOT 1, L_0000000002efd1b0, C4<0>, C4<0>, C4<0>;
L_0000000002f48480 .functor AND 1, L_0000000002e03c20, L_0000000002e03d70, C4<1>, C4<1>;
L_0000000002f47990 .functor NOT 1, L_0000000002efce90, C4<0>, C4<0>, C4<0>;
L_0000000002f475a0 .functor AND 1, L_0000000002f48480, L_0000000002f47990, C4<1>, C4<1>;
L_0000000002f474c0 .functor AND 1, L_0000000002f475a0, L_0000000002efbef0, C4<1>, C4<1>;
L_0000000002f47610 .functor NOT 1, L_0000000002efccb0, C4<0>, C4<0>, C4<0>;
L_0000000002f47bc0 .functor NOT 1, L_0000000002efcf30, C4<0>, C4<0>, C4<0>;
L_0000000002f46f80 .functor AND 1, L_0000000002f47610, L_0000000002f47bc0, C4<1>, C4<1>;
L_0000000002f473e0 .functor AND 1, L_0000000002f46f80, L_0000000002efb770, C4<1>, C4<1>;
L_0000000002f47b50 .functor NOT 1, L_0000000002efb8b0, C4<0>, C4<0>, C4<0>;
L_0000000002f48560 .functor AND 1, L_0000000002f473e0, L_0000000002f47b50, C4<1>, C4<1>;
L_0000000002f47370 .functor NOT 1, L_0000000002efd250, C4<0>, C4<0>, C4<0>;
L_0000000002f47f40 .functor NOT 1, L_0000000002efb090, C4<0>, C4<0>, C4<0>;
L_0000000002f47450 .functor AND 1, L_0000000002f47370, L_0000000002f47f40, C4<1>, C4<1>;
L_0000000002f47530 .functor AND 1, L_0000000002f47450, L_0000000002efb130, C4<1>, C4<1>;
L_0000000002f47680 .functor AND 1, L_0000000002f47530, L_0000000002efb1d0, C4<1>, C4<1>;
L_0000000002f48640 .functor NOT 1, L_0000000002efb310, C4<0>, C4<0>, C4<0>;
L_0000000002f47c30 .functor AND 1, L_0000000002f48640, L_0000000002efc7b0, C4<1>, C4<1>;
L_0000000002f46ff0 .functor NOT 1, L_0000000002efc850, C4<0>, C4<0>, C4<0>;
L_0000000002f485d0 .functor AND 1, L_0000000002f47c30, L_0000000002f46ff0, C4<1>, C4<1>;
L_0000000002f48330 .functor NOT 1, L_0000000002efbb30, C4<0>, C4<0>, C4<0>;
L_0000000002f486b0 .functor AND 1, L_0000000002f485d0, L_0000000002f48330, C4<1>, C4<1>;
L_0000000002f47d80 .functor NOT 1, L_0000000002efc0d0, C4<0>, C4<0>, C4<0>;
L_0000000002f47220 .functor AND 1, L_0000000002f47d80, L_0000000002efc210, C4<1>, C4<1>;
L_0000000002f47920 .functor NOT 1, L_0000000002efbbd0, C4<0>, C4<0>, C4<0>;
L_0000000002f48870 .functor AND 1, L_0000000002f47220, L_0000000002f47920, C4<1>, C4<1>;
L_0000000002f47e60 .functor AND 1, L_0000000002f48870, L_0000000002efb270, C4<1>, C4<1>;
L_0000000002f47a70 .functor NOT 1, L_0000000002efd2f0, C4<0>, C4<0>, C4<0>;
L_0000000002f483a0 .functor AND 1, L_0000000002f47a70, L_0000000002efbc70, C4<1>, C4<1>;
L_0000000002f476f0 .functor AND 1, L_0000000002f483a0, L_0000000002efcfd0, C4<1>, C4<1>;
L_0000000002f47760 .functor NOT 1, L_0000000002efbd10, C4<0>, C4<0>, C4<0>;
L_0000000002f47ca0 .functor AND 1, L_0000000002f476f0, L_0000000002f47760, C4<1>, C4<1>;
L_0000000002f477d0 .functor NOT 1, L_0000000002efb630, C4<0>, C4<0>, C4<0>;
L_0000000002f47840 .functor AND 1, L_0000000002f477d0, L_0000000002efcad0, C4<1>, C4<1>;
L_0000000002f478b0 .functor AND 1, L_0000000002f47840, L_0000000002efb3b0, C4<1>, C4<1>;
L_0000000002f48720 .functor AND 1, L_0000000002f478b0, L_0000000002efb450, C4<1>, C4<1>;
L_0000000002f47d10 .functor NOT 1, L_0000000002efbf90, C4<0>, C4<0>, C4<0>;
L_0000000002f47060 .functor AND 1, L_0000000002efbdb0, L_0000000002f47d10, C4<1>, C4<1>;
L_0000000002f47ed0 .functor NOT 1, L_0000000002efc2b0, C4<0>, C4<0>, C4<0>;
L_0000000002f48410 .functor AND 1, L_0000000002f47060, L_0000000002f47ed0, C4<1>, C4<1>;
L_0000000002f48790 .functor NOT 1, L_0000000002efb4f0, C4<0>, C4<0>, C4<0>;
L_0000000002f47df0 .functor AND 1, L_0000000002f48410, L_0000000002f48790, C4<1>, C4<1>;
L_0000000002f488e0 .functor NOT 1, L_0000000002efcb70, C4<0>, C4<0>, C4<0>;
L_0000000002f47a00 .functor AND 1, L_0000000002efc8f0, L_0000000002f488e0, C4<1>, C4<1>;
L_0000000002f48950 .functor NOT 1, L_0000000002efd4d0, C4<0>, C4<0>, C4<0>;
L_0000000002f47fb0 .functor AND 1, L_0000000002f47a00, L_0000000002f48950, C4<1>, C4<1>;
L_0000000002f48020 .functor AND 1, L_0000000002f47fb0, L_0000000002efcc10, C4<1>, C4<1>;
L_0000000002f48090 .functor NOT 1, L_0000000002efcdf0, C4<0>, C4<0>, C4<0>;
L_0000000002f47ae0 .functor AND 1, L_0000000002efcd50, L_0000000002f48090, C4<1>, C4<1>;
L_0000000002f47140 .functor AND 1, L_0000000002f47ae0, L_0000000002efd070, C4<1>, C4<1>;
L_0000000002f47290 .functor NOT 1, L_0000000002efd110, C4<0>, C4<0>, C4<0>;
L_0000000002f48800 .functor AND 1, L_0000000002f47140, L_0000000002f47290, C4<1>, C4<1>;
L_0000000002f48100 .functor NOT 1, L_0000000002efd570, C4<0>, C4<0>, C4<0>;
L_0000000002f48170 .functor AND 1, L_0000000002efd390, L_0000000002f48100, C4<1>, C4<1>;
L_0000000002f489c0 .functor AND 1, L_0000000002f48170, L_0000000002efae10, C4<1>, C4<1>;
L_0000000002f470d0 .functor AND 1, L_0000000002f489c0, L_0000000002efb590, C4<1>, C4<1>;
L_0000000002f481e0 .functor AND 1, L_0000000002efaeb0, L_0000000002effa50, C4<1>, C4<1>;
L_0000000002f48a30 .functor NOT 1, L_0000000002efe6f0, C4<0>, C4<0>, C4<0>;
L_0000000002f48250 .functor AND 1, L_0000000002f481e0, L_0000000002f48a30, C4<1>, C4<1>;
L_0000000002f482c0 .functor NOT 1, L_0000000002eff730, C4<0>, C4<0>, C4<0>;
L_0000000002f484f0 .functor AND 1, L_0000000002f48250, L_0000000002f482c0, C4<1>, C4<1>;
L_0000000002f46ea0 .functor AND 1, L_0000000002eff870, L_0000000002efe5b0, C4<1>, C4<1>;
L_0000000002f46f10 .functor NOT 1, L_0000000002efee70, C4<0>, C4<0>, C4<0>;
L_0000000002f471b0 .functor AND 1, L_0000000002f46ea0, L_0000000002f46f10, C4<1>, C4<1>;
L_0000000002f47300 .functor AND 1, L_0000000002f471b0, L_0000000002efd930, C4<1>, C4<1>;
L_0000000002f48c60 .functor AND 1, L_0000000002efef10, L_0000000002efec90, C4<1>, C4<1>;
L_0000000002f48cd0 .functor AND 1, L_0000000002f48c60, L_0000000002efed30, C4<1>, C4<1>;
L_0000000002f48d40 .functor NOT 1, L_0000000002efe290, C4<0>, C4<0>, C4<0>;
L_0000000002f48aa0 .functor AND 1, L_0000000002f48cd0, L_0000000002f48d40, C4<1>, C4<1>;
L_0000000002f48db0 .functor AND 1, L_0000000002efea10, L_0000000002efda70, C4<1>, C4<1>;
L_0000000002f48b10 .functor AND 1, L_0000000002f48db0, L_0000000002efdcf0, C4<1>, C4<1>;
L_0000000002f48b80 .functor AND 1, L_0000000002f48b10, L_0000000002efd890, C4<1>, C4<1>;
v0000000002f30dd0_0 .net "Int_Wordline", 15 0, L_0000000002efedd0;  1 drivers
v0000000002f30970_0 .net "RegId", 3 0, o0000000002e60dc8;  alias, 0 drivers
v0000000002f30e70_0 .net "Wordline", 15 0, L_0000000002effaf0;  alias, 1 drivers
v0000000002f2ff70_0 .net "WriteReg", 0 0, o0000000002e60e28;  alias, 0 drivers
v0000000002f306f0_0 .net *"_s10", 0 0, L_0000000002e03980;  1 drivers
v0000000002f2f7f0_0 .net *"_s100", 0 0, L_0000000002f46ff0;  1 drivers
v0000000002f2fed0_0 .net *"_s102", 0 0, L_0000000002f485d0;  1 drivers
v0000000002f30f10_0 .net *"_s105", 0 0, L_0000000002efbb30;  1 drivers
v0000000002f2f930_0 .net *"_s106", 0 0, L_0000000002f48330;  1 drivers
v0000000002f2f9d0_0 .net *"_s108", 0 0, L_0000000002f486b0;  1 drivers
v0000000002f2fa70_0 .net *"_s113", 0 0, L_0000000002efc0d0;  1 drivers
v0000000002f30330_0 .net *"_s114", 0 0, L_0000000002f47d80;  1 drivers
v0000000002f30010_0 .net *"_s117", 0 0, L_0000000002efc210;  1 drivers
v0000000002f301f0_0 .net *"_s118", 0 0, L_0000000002f47220;  1 drivers
v0000000002f30790_0 .net *"_s121", 0 0, L_0000000002efbbd0;  1 drivers
v0000000002f303d0_0 .net *"_s122", 0 0, L_0000000002f47920;  1 drivers
v0000000002f30470_0 .net *"_s124", 0 0, L_0000000002f48870;  1 drivers
v0000000002f30510_0 .net *"_s127", 0 0, L_0000000002efb270;  1 drivers
v0000000002f305b0_0 .net *"_s128", 0 0, L_0000000002f47e60;  1 drivers
v0000000002f30830_0 .net *"_s13", 0 0, L_0000000002efca30;  1 drivers
v0000000002ef2490_0 .net *"_s133", 0 0, L_0000000002efd2f0;  1 drivers
v0000000002ef2850_0 .net *"_s134", 0 0, L_0000000002f47a70;  1 drivers
v0000000002ef2f30_0 .net *"_s137", 0 0, L_0000000002efbc70;  1 drivers
v0000000002ef19f0_0 .net *"_s138", 0 0, L_0000000002f483a0;  1 drivers
v0000000002ef0f50_0 .net *"_s14", 0 0, L_0000000002e037c0;  1 drivers
v0000000002ef2710_0 .net *"_s141", 0 0, L_0000000002efcfd0;  1 drivers
v0000000002ef22b0_0 .net *"_s142", 0 0, L_0000000002f476f0;  1 drivers
v0000000002ef1270_0 .net *"_s145", 0 0, L_0000000002efbd10;  1 drivers
v0000000002ef1d10_0 .net *"_s146", 0 0, L_0000000002f47760;  1 drivers
v0000000002ef2990_0 .net *"_s148", 0 0, L_0000000002f47ca0;  1 drivers
v0000000002ef1310_0 .net *"_s153", 0 0, L_0000000002efb630;  1 drivers
v0000000002ef1130_0 .net *"_s154", 0 0, L_0000000002f477d0;  1 drivers
v0000000002ef2350_0 .net *"_s157", 0 0, L_0000000002efcad0;  1 drivers
v0000000002ef3250_0 .net *"_s158", 0 0, L_0000000002f47840;  1 drivers
v0000000002ef3430_0 .net *"_s16", 0 0, L_0000000002e03830;  1 drivers
v0000000002ef23f0_0 .net *"_s161", 0 0, L_0000000002efb3b0;  1 drivers
v0000000002ef3070_0 .net *"_s162", 0 0, L_0000000002f478b0;  1 drivers
v0000000002ef1bd0_0 .net *"_s165", 0 0, L_0000000002efb450;  1 drivers
v0000000002ef14f0_0 .net *"_s166", 0 0, L_0000000002f48720;  1 drivers
v0000000002ef20d0_0 .net *"_s171", 0 0, L_0000000002efbdb0;  1 drivers
v0000000002ef2e90_0 .net *"_s173", 0 0, L_0000000002efbf90;  1 drivers
v0000000002ef2d50_0 .net *"_s174", 0 0, L_0000000002f47d10;  1 drivers
v0000000002ef2fd0_0 .net *"_s176", 0 0, L_0000000002f47060;  1 drivers
v0000000002ef34d0_0 .net *"_s179", 0 0, L_0000000002efc2b0;  1 drivers
v0000000002ef1db0_0 .net *"_s180", 0 0, L_0000000002f47ed0;  1 drivers
v0000000002ef1810_0 .net *"_s182", 0 0, L_0000000002f48410;  1 drivers
v0000000002ef2170_0 .net *"_s185", 0 0, L_0000000002efb4f0;  1 drivers
v0000000002ef2ad0_0 .net *"_s186", 0 0, L_0000000002f48790;  1 drivers
v0000000002ef1f90_0 .net *"_s188", 0 0, L_0000000002f47df0;  1 drivers
v0000000002ef2cb0_0 .net *"_s19", 0 0, L_0000000002efc710;  1 drivers
v0000000002ef2df0_0 .net *"_s193", 0 0, L_0000000002efc8f0;  1 drivers
v0000000002ef18b0_0 .net *"_s195", 0 0, L_0000000002efcb70;  1 drivers
v0000000002ef27b0_0 .net *"_s196", 0 0, L_0000000002f488e0;  1 drivers
v0000000002ef32f0_0 .net *"_s198", 0 0, L_0000000002f47a00;  1 drivers
v0000000002ef1590_0 .net *"_s20", 0 0, L_0000000002e03b40;  1 drivers
v0000000002ef0e10_0 .net *"_s201", 0 0, L_0000000002efd4d0;  1 drivers
v0000000002ef3570_0 .net *"_s202", 0 0, L_0000000002f48950;  1 drivers
v0000000002ef28f0_0 .net *"_s204", 0 0, L_0000000002f47fb0;  1 drivers
v0000000002ef3390_0 .net *"_s207", 0 0, L_0000000002efcc10;  1 drivers
v0000000002ef16d0_0 .net *"_s208", 0 0, L_0000000002f48020;  1 drivers
v0000000002ef2030_0 .net *"_s213", 0 0, L_0000000002efcd50;  1 drivers
v0000000002ef0eb0_0 .net *"_s215", 0 0, L_0000000002efcdf0;  1 drivers
v0000000002ef1950_0 .net *"_s216", 0 0, L_0000000002f48090;  1 drivers
v0000000002ef0ff0_0 .net *"_s218", 0 0, L_0000000002f47ae0;  1 drivers
v0000000002ef1630_0 .net *"_s22", 0 0, L_0000000002e03bb0;  1 drivers
v0000000002ef1090_0 .net *"_s221", 0 0, L_0000000002efd070;  1 drivers
v0000000002ef25d0_0 .net *"_s222", 0 0, L_0000000002f47140;  1 drivers
v0000000002ef2c10_0 .net *"_s225", 0 0, L_0000000002efd110;  1 drivers
v0000000002ef2a30_0 .net *"_s226", 0 0, L_0000000002f47290;  1 drivers
v0000000002ef2b70_0 .net *"_s228", 0 0, L_0000000002f48800;  1 drivers
v0000000002ef13b0_0 .net *"_s233", 0 0, L_0000000002efd390;  1 drivers
v0000000002ef1a90_0 .net *"_s235", 0 0, L_0000000002efd570;  1 drivers
v0000000002ef1e50_0 .net *"_s236", 0 0, L_0000000002f48100;  1 drivers
v0000000002ef1b30_0 .net *"_s238", 0 0, L_0000000002f48170;  1 drivers
v0000000002ef1770_0 .net *"_s241", 0 0, L_0000000002efae10;  1 drivers
v0000000002ef3110_0 .net *"_s242", 0 0, L_0000000002f489c0;  1 drivers
v0000000002ef31b0_0 .net *"_s245", 0 0, L_0000000002efb590;  1 drivers
v0000000002ef11d0_0 .net *"_s246", 0 0, L_0000000002f470d0;  1 drivers
v0000000002ef1450_0 .net *"_s251", 0 0, L_0000000002efaeb0;  1 drivers
v0000000002ef1c70_0 .net *"_s253", 0 0, L_0000000002effa50;  1 drivers
v0000000002ef2210_0 .net *"_s254", 0 0, L_0000000002f481e0;  1 drivers
v0000000002ef1ef0_0 .net *"_s257", 0 0, L_0000000002efe6f0;  1 drivers
v0000000002ef2530_0 .net *"_s258", 0 0, L_0000000002f48a30;  1 drivers
v0000000002ef2670_0 .net *"_s260", 0 0, L_0000000002f48250;  1 drivers
v0000000002ef4c90_0 .net *"_s263", 0 0, L_0000000002eff730;  1 drivers
v0000000002ef5a50_0 .net *"_s264", 0 0, L_0000000002f482c0;  1 drivers
v0000000002ef5cd0_0 .net *"_s266", 0 0, L_0000000002f484f0;  1 drivers
v0000000002ef5af0_0 .net *"_s27", 0 0, L_0000000002efd430;  1 drivers
v0000000002ef3c50_0 .net *"_s271", 0 0, L_0000000002eff870;  1 drivers
v0000000002ef4d30_0 .net *"_s273", 0 0, L_0000000002efe5b0;  1 drivers
v0000000002ef5690_0 .net *"_s274", 0 0, L_0000000002f46ea0;  1 drivers
v0000000002ef4330_0 .net *"_s277", 0 0, L_0000000002efee70;  1 drivers
v0000000002ef3930_0 .net *"_s278", 0 0, L_0000000002f46f10;  1 drivers
v0000000002ef3cf0_0 .net *"_s28", 0 0, L_0000000002e03c20;  1 drivers
v0000000002ef3890_0 .net *"_s280", 0 0, L_0000000002f471b0;  1 drivers
v0000000002ef41f0_0 .net *"_s283", 0 0, L_0000000002efd930;  1 drivers
v0000000002ef3e30_0 .net *"_s284", 0 0, L_0000000002f47300;  1 drivers
v0000000002ef3ed0_0 .net *"_s289", 0 0, L_0000000002efef10;  1 drivers
v0000000002ef52d0_0 .net *"_s291", 0 0, L_0000000002efec90;  1 drivers
v0000000002ef3d90_0 .net *"_s292", 0 0, L_0000000002f48c60;  1 drivers
v0000000002ef5370_0 .net *"_s295", 0 0, L_0000000002efed30;  1 drivers
v0000000002ef39d0_0 .net *"_s296", 0 0, L_0000000002f48cd0;  1 drivers
v0000000002ef50f0_0 .net *"_s299", 0 0, L_0000000002efe290;  1 drivers
v0000000002ef4830_0 .net *"_s3", 0 0, L_0000000002efc990;  1 drivers
v0000000002ef3a70_0 .net *"_s300", 0 0, L_0000000002f48d40;  1 drivers
v0000000002ef3f70_0 .net *"_s302", 0 0, L_0000000002f48aa0;  1 drivers
v0000000002ef5870_0 .net *"_s308", 0 0, L_0000000002efea10;  1 drivers
v0000000002ef4dd0_0 .net *"_s31", 0 0, L_0000000002efd1b0;  1 drivers
v0000000002ef5d70_0 .net *"_s310", 0 0, L_0000000002efda70;  1 drivers
v0000000002ef5730_0 .net *"_s311", 0 0, L_0000000002f48db0;  1 drivers
v0000000002ef4e70_0 .net *"_s314", 0 0, L_0000000002efdcf0;  1 drivers
v0000000002ef54b0_0 .net *"_s315", 0 0, L_0000000002f48b10;  1 drivers
v0000000002ef5410_0 .net *"_s318", 0 0, L_0000000002efd890;  1 drivers
v0000000002ef3750_0 .net *"_s319", 0 0, L_0000000002f48b80;  1 drivers
v0000000002ef5b90_0 .net *"_s32", 0 0, L_0000000002e03d70;  1 drivers
L_0000000002f49af8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002ef4b50_0 .net/2u *"_s321", 15 0, L_0000000002f49af8;  1 drivers
v0000000002ef4290_0 .net *"_s34", 0 0, L_0000000002f48480;  1 drivers
v0000000002ef3b10_0 .net *"_s37", 0 0, L_0000000002efce90;  1 drivers
v0000000002ef5c30_0 .net *"_s38", 0 0, L_0000000002f47990;  1 drivers
v0000000002ef4010_0 .net *"_s4", 0 0, L_0000000002e03910;  1 drivers
v0000000002ef4f10_0 .net *"_s40", 0 0, L_0000000002f475a0;  1 drivers
v0000000002ef3610_0 .net *"_s43", 0 0, L_0000000002efbef0;  1 drivers
v0000000002ef36b0_0 .net *"_s44", 0 0, L_0000000002f474c0;  1 drivers
v0000000002ef48d0_0 .net *"_s49", 0 0, L_0000000002efccb0;  1 drivers
v0000000002ef4fb0_0 .net *"_s50", 0 0, L_0000000002f47610;  1 drivers
v0000000002ef4790_0 .net *"_s53", 0 0, L_0000000002efcf30;  1 drivers
v0000000002ef5050_0 .net *"_s54", 0 0, L_0000000002f47bc0;  1 drivers
v0000000002ef45b0_0 .net *"_s56", 0 0, L_0000000002f46f80;  1 drivers
v0000000002ef4bf0_0 .net *"_s59", 0 0, L_0000000002efb770;  1 drivers
v0000000002ef57d0_0 .net *"_s60", 0 0, L_0000000002f473e0;  1 drivers
v0000000002ef43d0_0 .net *"_s63", 0 0, L_0000000002efb8b0;  1 drivers
v0000000002ef5910_0 .net *"_s64", 0 0, L_0000000002f47b50;  1 drivers
v0000000002ef3bb0_0 .net *"_s66", 0 0, L_0000000002f48560;  1 drivers
v0000000002ef37f0_0 .net *"_s7", 0 0, L_0000000002efc5d0;  1 drivers
v0000000002ef5190_0 .net *"_s71", 0 0, L_0000000002efd250;  1 drivers
v0000000002ef5230_0 .net *"_s72", 0 0, L_0000000002f47370;  1 drivers
v0000000002ef59b0_0 .net *"_s75", 0 0, L_0000000002efb090;  1 drivers
v0000000002ef4970_0 .net *"_s76", 0 0, L_0000000002f47f40;  1 drivers
v0000000002ef4470_0 .net *"_s78", 0 0, L_0000000002f47450;  1 drivers
v0000000002ef40b0_0 .net *"_s8", 0 0, L_0000000002e03750;  1 drivers
v0000000002ef4a10_0 .net *"_s81", 0 0, L_0000000002efb130;  1 drivers
v0000000002ef4150_0 .net *"_s82", 0 0, L_0000000002f47530;  1 drivers
v0000000002ef4510_0 .net *"_s85", 0 0, L_0000000002efb1d0;  1 drivers
v0000000002ef4650_0 .net *"_s86", 0 0, L_0000000002f47680;  1 drivers
v0000000002ef46f0_0 .net *"_s91", 0 0, L_0000000002efb310;  1 drivers
v0000000002ef4ab0_0 .net *"_s92", 0 0, L_0000000002f48640;  1 drivers
v0000000002ef5550_0 .net *"_s95", 0 0, L_0000000002efc7b0;  1 drivers
v0000000002ef55f0_0 .net *"_s96", 0 0, L_0000000002f47c30;  1 drivers
v0000000002ef8430_0 .net *"_s99", 0 0, L_0000000002efc850;  1 drivers
L_0000000002efc990 .part o0000000002e60dc8, 0, 1;
L_0000000002efc5d0 .part o0000000002e60dc8, 1, 1;
L_0000000002efca30 .part o0000000002e60dc8, 2, 1;
L_0000000002efc710 .part o0000000002e60dc8, 3, 1;
L_0000000002efd430 .part o0000000002e60dc8, 0, 1;
L_0000000002efd1b0 .part o0000000002e60dc8, 1, 1;
L_0000000002efce90 .part o0000000002e60dc8, 2, 1;
L_0000000002efbef0 .part o0000000002e60dc8, 3, 1;
L_0000000002efccb0 .part o0000000002e60dc8, 0, 1;
L_0000000002efcf30 .part o0000000002e60dc8, 1, 1;
L_0000000002efb770 .part o0000000002e60dc8, 2, 1;
L_0000000002efb8b0 .part o0000000002e60dc8, 3, 1;
L_0000000002efd250 .part o0000000002e60dc8, 0, 1;
L_0000000002efb090 .part o0000000002e60dc8, 1, 1;
L_0000000002efb130 .part o0000000002e60dc8, 2, 1;
L_0000000002efb1d0 .part o0000000002e60dc8, 3, 1;
L_0000000002efb310 .part o0000000002e60dc8, 0, 1;
L_0000000002efc7b0 .part o0000000002e60dc8, 1, 1;
L_0000000002efc850 .part o0000000002e60dc8, 2, 1;
L_0000000002efbb30 .part o0000000002e60dc8, 3, 1;
L_0000000002efc0d0 .part o0000000002e60dc8, 0, 1;
L_0000000002efc210 .part o0000000002e60dc8, 1, 1;
L_0000000002efbbd0 .part o0000000002e60dc8, 2, 1;
L_0000000002efb270 .part o0000000002e60dc8, 3, 1;
L_0000000002efd2f0 .part o0000000002e60dc8, 0, 1;
L_0000000002efbc70 .part o0000000002e60dc8, 1, 1;
L_0000000002efcfd0 .part o0000000002e60dc8, 2, 1;
L_0000000002efbd10 .part o0000000002e60dc8, 3, 1;
L_0000000002efb630 .part o0000000002e60dc8, 0, 1;
L_0000000002efcad0 .part o0000000002e60dc8, 1, 1;
L_0000000002efb3b0 .part o0000000002e60dc8, 2, 1;
L_0000000002efb450 .part o0000000002e60dc8, 3, 1;
L_0000000002efbdb0 .part o0000000002e60dc8, 0, 1;
L_0000000002efbf90 .part o0000000002e60dc8, 1, 1;
L_0000000002efc2b0 .part o0000000002e60dc8, 2, 1;
L_0000000002efb4f0 .part o0000000002e60dc8, 3, 1;
L_0000000002efc8f0 .part o0000000002e60dc8, 0, 1;
L_0000000002efcb70 .part o0000000002e60dc8, 1, 1;
L_0000000002efd4d0 .part o0000000002e60dc8, 2, 1;
L_0000000002efcc10 .part o0000000002e60dc8, 3, 1;
L_0000000002efcd50 .part o0000000002e60dc8, 0, 1;
L_0000000002efcdf0 .part o0000000002e60dc8, 1, 1;
L_0000000002efd070 .part o0000000002e60dc8, 2, 1;
L_0000000002efd110 .part o0000000002e60dc8, 3, 1;
L_0000000002efd390 .part o0000000002e60dc8, 0, 1;
L_0000000002efd570 .part o0000000002e60dc8, 1, 1;
L_0000000002efae10 .part o0000000002e60dc8, 2, 1;
L_0000000002efb590 .part o0000000002e60dc8, 3, 1;
L_0000000002efaeb0 .part o0000000002e60dc8, 0, 1;
L_0000000002effa50 .part o0000000002e60dc8, 1, 1;
L_0000000002efe6f0 .part o0000000002e60dc8, 2, 1;
L_0000000002eff730 .part o0000000002e60dc8, 3, 1;
L_0000000002eff870 .part o0000000002e60dc8, 0, 1;
L_0000000002efe5b0 .part o0000000002e60dc8, 1, 1;
L_0000000002efee70 .part o0000000002e60dc8, 2, 1;
L_0000000002efd930 .part o0000000002e60dc8, 3, 1;
L_0000000002efef10 .part o0000000002e60dc8, 0, 1;
L_0000000002efec90 .part o0000000002e60dc8, 1, 1;
L_0000000002efed30 .part o0000000002e60dc8, 2, 1;
L_0000000002efe290 .part o0000000002e60dc8, 3, 1;
LS_0000000002efedd0_0_0 .concat8 [ 1 1 1 1], L_0000000002e03bb0, L_0000000002f474c0, L_0000000002f48560, L_0000000002f47680;
LS_0000000002efedd0_0_4 .concat8 [ 1 1 1 1], L_0000000002f486b0, L_0000000002f47e60, L_0000000002f47ca0, L_0000000002f48720;
LS_0000000002efedd0_0_8 .concat8 [ 1 1 1 1], L_0000000002f47df0, L_0000000002f48020, L_0000000002f48800, L_0000000002f470d0;
LS_0000000002efedd0_0_12 .concat8 [ 1 1 1 1], L_0000000002f484f0, L_0000000002f47300, L_0000000002f48aa0, L_0000000002f48b80;
L_0000000002efedd0 .concat8 [ 4 4 4 4], LS_0000000002efedd0_0_0, LS_0000000002efedd0_0_4, LS_0000000002efedd0_0_8, LS_0000000002efedd0_0_12;
L_0000000002efea10 .part o0000000002e60dc8, 0, 1;
L_0000000002efda70 .part o0000000002e60dc8, 1, 1;
L_0000000002efdcf0 .part o0000000002e60dc8, 2, 1;
L_0000000002efd890 .part o0000000002e60dc8, 3, 1;
L_0000000002effaf0 .functor MUXZ 16, L_0000000002f49af8, L_0000000002efedd0, o0000000002e60e28, C4<>;
    .scope S_000000000086cbf0;
T_0 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cb5cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000000002cb69d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000000002cb4bd0_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0000000002cb4b30_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0000000002cb4b30_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000867210;
T_1 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cb4d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000000002cb5490_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0000000002cb5170_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0000000002cb52b0_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0000000002cb52b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002d29290;
T_2 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cbdf50_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0000000002cbd9b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000000002cbe1d0_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0000000002cbda50_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0000000002cbda50_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002d29110;
T_3 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cbee50_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0000000002cbfcb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000000002cbf210_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0000000002cbf710_0;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0000000002cbf710_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002d29a10;
T_4 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cc02f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0000000002cc0070_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000000002cc0c50_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0000000002cc0570_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0000000002cc0570_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000002d29590;
T_5 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cbf5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0000000002cbf350_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000000002cc1010_0;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0000000002cbffd0_0;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0000000002cbffd0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002d2bc20;
T_6 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cc1830_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000000002cc1150_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000000002cc1470_0;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %load/vec4 v0000000002cc18d0_0;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000000002cc18d0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002d29fa0;
T_7 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cb3e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0000000002cb4310_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000000002cc1f10_0;
    %jmp/1 T_7.3, 9;
T_7.2 ; End of true expr.
    %load/vec4 v0000000002cb3410_0;
    %jmp/0 T_7.3, 9;
 ; End of false expr.
    %blend;
T_7.3;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0000000002cb3410_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002d2b4a0;
T_8 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cb37d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0000000002cb2dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0000000002cb2970_0;
    %jmp/1 T_8.3, 9;
T_8.2 ; End of true expr.
    %load/vec4 v0000000002cb44f0_0;
    %jmp/0 T_8.3, 9;
 ; End of false expr.
    %blend;
T_8.3;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0000000002cb44f0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000002d2a420;
T_9 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002b63ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0000000002b63680_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0000000002b63e00_0;
    %jmp/1 T_9.3, 9;
T_9.2 ; End of true expr.
    %load/vec4 v0000000002b64080_0;
    %jmp/0 T_9.3, 9;
 ; End of false expr.
    %blend;
T_9.3;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0000000002b64080_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000f96680;
T_10 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cb80f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0000000002cb8370_0;
    %flag_set/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0000000002cb9590_0;
    %jmp/1 T_10.3, 9;
T_10.2 ; End of true expr.
    %load/vec4 v0000000002cb82d0_0;
    %jmp/0 T_10.3, 9;
 ; End of false expr.
    %blend;
T_10.3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0000000002cb82d0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000002d280b0;
T_11 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cb9db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0000000002cb9d10_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0000000002cbbbb0_0;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0000000002cb9b30_0;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0000000002cb9b30_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000002d283b0;
T_12 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cba2b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0000000002cb9c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0000000002cba170_0;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v0000000002cbacb0_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0000000002cbacb0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000002d287c0;
T_13 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cba530_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0000000002cbb430_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0000000002cbaad0_0;
    %jmp/1 T_13.3, 9;
T_13.2 ; End of true expr.
    %load/vec4 v0000000002cbb390_0;
    %jmp/0 T_13.3, 9;
 ; End of false expr.
    %blend;
T_13.3;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0000000002cbb390_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000002d28ac0;
T_14 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cbd7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0000000002cbc790_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0000000002cbc6f0_0;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0000000002cbe4f0_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0000000002cbe4f0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000002d28e10;
T_15 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002cbd050_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0000000002cbdff0_0;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0000000002cbe810_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0000000002cbc1f0_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0000000002cbc1f0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000002d2a720;
T_16 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002b653e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0000000002b65480_0;
    %flag_set/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0000000002b65340_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0000000002b65660_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0000000002b65660_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000002d2b7a0;
T_17 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002b57ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0000000002b577e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0000000002b57420_0;
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0000000002b567a0_0;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0000000002b567a0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000002d2cd60;
T_18 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002c58ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0000000002c599b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0000000002c59410_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0000000002c59c30_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0000000002c59c30_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000002d2d4e0;
T_19 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002c5a3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0000000002c5a4f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0000000002c58150_0;
    %jmp/1 T_19.3, 9;
T_19.2 ; End of true expr.
    %load/vec4 v0000000002c5a450_0;
    %jmp/0 T_19.3, 9;
 ; End of false expr.
    %blend;
T_19.3;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0000000002c5a450_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000002d2d1e0;
T_20 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002c5b490_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0000000002c5b850_0;
    %flag_set/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0000000002c5c2f0_0;
    %jmp/1 T_20.3, 9;
T_20.2 ; End of true expr.
    %load/vec4 v0000000002c5a950_0;
    %jmp/0 T_20.3, 9;
 ; End of false expr.
    %blend;
T_20.3;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0000000002c5a950_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000002d2d660;
T_21 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002c5f630_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0000000002c5eaf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0000000002c5d470_0;
    %jmp/1 T_21.3, 9;
T_21.2 ; End of true expr.
    %load/vec4 v0000000002c5d830_0;
    %jmp/0 T_21.3, 9;
 ; End of false expr.
    %blend;
T_21.3;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0000000002c5d830_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000002d2e560;
T_22 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002c5e730_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0000000002c5eb90_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0000000002c5e370_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v0000000002c5e870_0;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0000000002c5e870_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000002d2e860;
T_23 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002c60210_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0000000002c602b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0000000002c5f950_0;
    %jmp/1 T_23.3, 9;
T_23.2 ; End of true expr.
    %load/vec4 v0000000002c60ad0_0;
    %jmp/0 T_23.3, 9;
 ; End of false expr.
    %blend;
T_23.3;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0000000002c60ad0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000002d2dc60;
T_24 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002c62970_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0000000002c635f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0000000002c63870_0;
    %jmp/1 T_24.3, 9;
T_24.2 ; End of true expr.
    %load/vec4 v0000000002c62ab0_0;
    %jmp/0 T_24.3, 9;
 ; End of false expr.
    %blend;
T_24.3;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0000000002c62ab0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000002d2df60;
T_25 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002c64770_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v0000000002c62470_0;
    %flag_set/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0000000002c63370_0;
    %jmp/1 T_25.3, 9;
T_25.2 ; End of true expr.
    %load/vec4 v0000000002c63c30_0;
    %jmp/0 T_25.3, 9;
 ; End of false expr.
    %blend;
T_25.3;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0000000002c63c30_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000002d2a5a0;
T_26 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002b59c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0000000002b590e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0000000002b59e00_0;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %load/vec4 v0000000002b5a1c0_0;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0000000002b5a1c0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000002d2ad20;
T_27 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002b59cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0000000002b58aa0_0;
    %flag_set/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0000000002b599a0_0;
    %jmp/1 T_27.3, 9;
T_27.2 ; End of true expr.
    %load/vec4 v0000000002b5a940_0;
    %jmp/0 T_27.3, 9;
 ; End of false expr.
    %blend;
T_27.3;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0000000002b5a940_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000002d2b920;
T_28 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002b5c6a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0000000002b5d6e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0000000002b5d280_0;
    %jmp/1 T_28.3, 9;
T_28.2 ; End of true expr.
    %load/vec4 v0000000002b5c060_0;
    %jmp/0 T_28.3, 9;
 ; End of false expr.
    %blend;
T_28.3;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0000000002b5c060_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000002d2aea0;
T_29 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002b5e860_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0000000002b5f800_0;
    %flag_set/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0000000002b5db40_0;
    %jmp/1 T_29.3, 9;
T_29.2 ; End of true expr.
    %load/vec4 v0000000002b5dd20_0;
    %jmp/0 T_29.3, 9;
 ; End of false expr.
    %blend;
T_29.3;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0000000002b5dd20_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000002d2dde0;
T_30 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002b5fa80_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0000000002b5f080_0;
    %flag_set/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0000000002b5f940_0;
    %jmp/1 T_30.3, 9;
T_30.2 ; End of true expr.
    %load/vec4 v0000000002b5ef40_0;
    %jmp/0 T_30.3, 9;
 ; End of false expr.
    %blend;
T_30.3;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %store/vec4 v0000000002b5ef40_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000002d2cbe0;
T_31 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002b61240_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0000000002b621e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0000000002b602a0_0;
    %jmp/1 T_31.3, 9;
T_31.2 ; End of true expr.
    %load/vec4 v0000000002b612e0_0;
    %jmp/0 T_31.3, 9;
 ; End of false expr.
    %blend;
T_31.3;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0000000002b612e0_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000002e00280;
T_32 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ddd520_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0000000002dde560_0;
    %flag_set/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0000000002dded80_0;
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0000000002ddf0a0_0;
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0000000002ddf0a0_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000002dfda00;
T_33 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ddd2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0000000002dddfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v0000000002dde880_0;
    %jmp/1 T_33.3, 9;
T_33.2 ; End of true expr.
    %load/vec4 v0000000002ddcf80_0;
    %jmp/0 T_33.3, 9;
 ; End of false expr.
    %blend;
T_33.3;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0000000002ddcf80_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000002e0b240;
T_34 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de19e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %load/vec4 v0000000002de1940_0;
    %flag_set/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v0000000002de3420_0;
    %jmp/1 T_34.3, 9;
T_34.2 ; End of true expr.
    %load/vec4 v0000000002de40a0_0;
    %jmp/0 T_34.3, 9;
 ; End of false expr.
    %blend;
T_34.3;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %store/vec4 v0000000002de40a0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000002e0c740;
T_35 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de46e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0000000002de41e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0000000002de4460_0;
    %jmp/1 T_35.3, 9;
T_35.2 ; End of true expr.
    %load/vec4 v0000000002de4d20_0;
    %jmp/0 T_35.3, 9;
 ; End of false expr.
    %blend;
T_35.3;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0000000002de4d20_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0000000002e0cbc0;
T_36 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de6620_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0000000002de5860_0;
    %flag_set/vec4 9;
    %jmp/0 T_36.2, 9;
    %load/vec4 v0000000002de5f40_0;
    %jmp/1 T_36.3, 9;
T_36.2 ; End of true expr.
    %load/vec4 v0000000002de54a0_0;
    %jmp/0 T_36.3, 9;
 ; End of false expr.
    %blend;
T_36.3;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0000000002de54a0_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0000000002e0bcc0;
T_37 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de50e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0000000002de5fe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v0000000002de6580_0;
    %jmp/1 T_37.3, 9;
T_37.2 ; End of true expr.
    %load/vec4 v0000000002de68a0_0;
    %jmp/0 T_37.3, 9;
 ; End of false expr.
    %blend;
T_37.3;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0000000002de68a0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000002e0cec0;
T_38 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de6da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0000000002de8380_0;
    %flag_set/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0000000002de7fc0_0;
    %jmp/1 T_38.3, 9;
T_38.2 ; End of true expr.
    %load/vec4 v0000000002de8d80_0;
    %jmp/0 T_38.3, 9;
 ; End of false expr.
    %blend;
T_38.3;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0000000002de8d80_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0000000002e09140;
T_39 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de7520_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0000000002de77a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0000000002de84c0_0;
    %jmp/1 T_39.3, 9;
T_39.2 ; End of true expr.
    %load/vec4 v0000000002de7ca0_0;
    %jmp/0 T_39.3, 9;
 ; End of false expr.
    %blend;
T_39.3;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0000000002de7ca0_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000002e092c0;
T_40 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de8920_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0000000002de6f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_40.2, 9;
    %load/vec4 v0000000002de7480_0;
    %jmp/1 T_40.3, 9;
T_40.2 ; End of true expr.
    %load/vec4 v0000000002de82e0_0;
    %jmp/0 T_40.3, 9;
 ; End of false expr.
    %blend;
T_40.3;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0000000002de82e0_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0000000002e0c440;
T_41 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002deaea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0000000002de9f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_41.2, 9;
    %load/vec4 v0000000002deae00_0;
    %jmp/1 T_41.3, 9;
T_41.2 ; End of true expr.
    %load/vec4 v0000000002de9460_0;
    %jmp/0 T_41.3, 9;
 ; End of false expr.
    %blend;
T_41.3;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0000000002de9460_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0000000002dfea80;
T_42 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dde4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %load/vec4 v0000000002dde9c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_42.2, 9;
    %load/vec4 v0000000002dde6a0_0;
    %jmp/1 T_42.3, 9;
T_42.2 ; End of true expr.
    %load/vec4 v0000000002dddac0_0;
    %jmp/0 T_42.3, 9;
 ; End of false expr.
    %blend;
T_42.3;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0000000002dddac0_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0000000002dfef00;
T_43 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de1760_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0000000002ddfbe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_43.2, 9;
    %load/vec4 v0000000002de1080_0;
    %jmp/1 T_43.3, 9;
T_43.2 ; End of true expr.
    %load/vec4 v0000000002de00e0_0;
    %jmp/0 T_43.3, 9;
 ; End of false expr.
    %blend;
T_43.3;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0000000002de00e0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0000000002dff680;
T_44 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ddf320_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0000000002ddf500_0;
    %flag_set/vec4 9;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0000000002ddfa00_0;
    %jmp/1 T_44.3, 9;
T_44.2 ; End of true expr.
    %load/vec4 v0000000002ddfd20_0;
    %jmp/0 T_44.3, 9;
 ; End of false expr.
    %blend;
T_44.3;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0000000002ddfd20_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0000000002e00700;
T_45 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de1440_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0000000002de1620_0;
    %flag_set/vec4 9;
    %jmp/0 T_45.2, 9;
    %load/vec4 v0000000002de0c20_0;
    %jmp/1 T_45.3, 9;
T_45.2 ; End of true expr.
    %load/vec4 v0000000002ddfb40_0;
    %jmp/0 T_45.3, 9;
 ; End of false expr.
    %blend;
T_45.3;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0000000002ddfb40_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000002e0ac40;
T_46 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de2480_0;
    %flag_set/vec4 8;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %load/vec4 v0000000002de2ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_46.2, 9;
    %load/vec4 v0000000002de23e0_0;
    %jmp/1 T_46.3, 9;
T_46.2 ; End of true expr.
    %load/vec4 v0000000002de2700_0;
    %jmp/0 T_46.3, 9;
 ; End of false expr.
    %blend;
T_46.3;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0000000002de2700_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000002e0af40;
T_47 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de2660_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0000000002de2200_0;
    %flag_set/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0000000002de3b00_0;
    %jmp/1 T_47.3, 9;
T_47.2 ; End of true expr.
    %load/vec4 v0000000002de1a80_0;
    %jmp/0 T_47.3, 9;
 ; End of false expr.
    %blend;
T_47.3;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0000000002de1a80_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0000000002e0b0c0;
T_48 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002deb3a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0000000002dea4a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v0000000002de9a00_0;
    %jmp/1 T_48.3, 9;
T_48.2 ; End of true expr.
    %load/vec4 v0000000002deb580_0;
    %jmp/0 T_48.3, 9;
 ; End of false expr.
    %blend;
T_48.3;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0000000002deb580_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000002e0adc0;
T_49 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002de93c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0000000002de9500_0;
    %flag_set/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v0000000002dea540_0;
    %jmp/1 T_49.3, 9;
T_49.2 ; End of true expr.
    %load/vec4 v0000000002dea9a0_0;
    %jmp/0 T_49.3, 9;
 ; End of false expr.
    %blend;
T_49.3;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0000000002dea9a0_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000002e0bfc0;
T_50 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e1cbb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0000000002e1dfb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v0000000002e1c610_0;
    %jmp/1 T_50.3, 9;
T_50.2 ; End of true expr.
    %load/vec4 v0000000002e1e050_0;
    %jmp/0 T_50.3, 9;
 ; End of false expr.
    %blend;
T_50.3;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0000000002e1e050_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000002e0b9c0;
T_51 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e1e690_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %load/vec4 v0000000002e1e730_0;
    %flag_set/vec4 9;
    %jmp/0 T_51.2, 9;
    %load/vec4 v0000000002e1dbf0_0;
    %jmp/1 T_51.3, 9;
T_51.2 ; End of true expr.
    %load/vec4 v0000000002e1c6b0_0;
    %jmp/0 T_51.3, 9;
 ; End of false expr.
    %blend;
T_51.3;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v0000000002e1c6b0_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_0000000002e0c5c0;
T_52 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e1d470_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0000000002e1c390_0;
    %flag_set/vec4 9;
    %jmp/0 T_52.2, 9;
    %load/vec4 v0000000002e1d330_0;
    %jmp/1 T_52.3, 9;
T_52.2 ; End of true expr.
    %load/vec4 v0000000002e1cb10_0;
    %jmp/0 T_52.3, 9;
 ; End of false expr.
    %blend;
T_52.3;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0000000002e1cb10_0, 0, 1;
    %jmp T_52;
    .thread T_52;
    .scope S_0000000002e308e0;
T_53 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e1ff90_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v0000000002e207b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0000000002e1f310_0;
    %jmp/1 T_53.3, 9;
T_53.2 ; End of true expr.
    %load/vec4 v0000000002e20a30_0;
    %jmp/0 T_53.3, 9;
 ; End of false expr.
    %blend;
T_53.3;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0000000002e20a30_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_0000000002e2ffe0;
T_54 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e1fe50_0;
    %flag_set/vec4 8;
    %jmp/0 T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_54.1, 8;
T_54.0 ; End of true expr.
    %load/vec4 v0000000002e20530_0;
    %flag_set/vec4 9;
    %jmp/0 T_54.2, 9;
    %load/vec4 v0000000002e1fbd0_0;
    %jmp/1 T_54.3, 9;
T_54.2 ; End of true expr.
    %load/vec4 v0000000002e20f30_0;
    %jmp/0 T_54.3, 9;
 ; End of false expr.
    %blend;
T_54.3;
    %jmp/0 T_54.1, 8;
 ; End of false expr.
    %blend;
T_54.1;
    %store/vec4 v0000000002e20f30_0, 0, 1;
    %jmp T_54;
    .thread T_54;
    .scope S_0000000002e30d60;
T_55 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e20350_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0000000002e20710_0;
    %flag_set/vec4 9;
    %jmp/0 T_55.2, 9;
    %load/vec4 v0000000002e1f4f0_0;
    %jmp/1 T_55.3, 9;
T_55.2 ; End of true expr.
    %load/vec4 v0000000002e20fd0_0;
    %jmp/0 T_55.3, 9;
 ; End of false expr.
    %blend;
T_55.3;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %store/vec4 v0000000002e20fd0_0, 0, 1;
    %jmp T_55;
    .thread T_55;
    .scope S_0000000002e2dd60;
T_56 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e214d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %load/vec4 v0000000002e230f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_56.2, 9;
    %load/vec4 v0000000002e211b0_0;
    %jmp/1 T_56.3, 9;
T_56.2 ; End of true expr.
    %load/vec4 v0000000002e21cf0_0;
    %jmp/0 T_56.3, 9;
 ; End of false expr.
    %blend;
T_56.3;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0000000002e21cf0_0, 0, 1;
    %jmp T_56;
    .thread T_56;
    .scope S_0000000002e2f260;
T_57 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e21f70_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %load/vec4 v0000000002e21a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_57.2, 9;
    %load/vec4 v0000000002e234b0_0;
    %jmp/1 T_57.3, 9;
T_57.2 ; End of true expr.
    %load/vec4 v0000000002e223d0_0;
    %jmp/0 T_57.3, 9;
 ; End of false expr.
    %blend;
T_57.3;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %store/vec4 v0000000002e223d0_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0000000002e095c0;
T_58 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e194b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %load/vec4 v0000000002e17610_0;
    %flag_set/vec4 9;
    %jmp/0 T_58.2, 9;
    %load/vec4 v0000000002e17cf0_0;
    %jmp/1 T_58.3, 9;
T_58.2 ; End of true expr.
    %load/vec4 v0000000002e172f0_0;
    %jmp/0 T_58.3, 9;
 ; End of false expr.
    %blend;
T_58.3;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0000000002e172f0_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0000000002e09d40;
T_59 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e195f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_59.1, 8;
T_59.0 ; End of true expr.
    %load/vec4 v0000000002e171b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_59.2, 9;
    %load/vec4 v0000000002e19050_0;
    %jmp/1 T_59.3, 9;
T_59.2 ; End of true expr.
    %load/vec4 v0000000002e17430_0;
    %jmp/0 T_59.3, 9;
 ; End of false expr.
    %blend;
T_59.3;
    %jmp/0 T_59.1, 8;
 ; End of false expr.
    %blend;
T_59.1;
    %store/vec4 v0000000002e17430_0, 0, 1;
    %jmp T_59;
    .thread T_59;
    .scope S_0000000002e09ec0;
T_60 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e19370_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0000000002e19410_0;
    %flag_set/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v0000000002e18bf0_0;
    %jmp/1 T_60.3, 9;
T_60.2 ; End of true expr.
    %load/vec4 v0000000002e190f0_0;
    %jmp/0 T_60.3, 9;
 ; End of false expr.
    %blend;
T_60.3;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v0000000002e190f0_0, 0, 1;
    %jmp T_60;
    .thread T_60;
    .scope S_0000000002e0a340;
T_61 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e1b3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %load/vec4 v0000000002e1b170_0;
    %flag_set/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v0000000002e1bc10_0;
    %jmp/1 T_61.3, 9;
T_61.2 ; End of true expr.
    %load/vec4 v0000000002e1b670_0;
    %jmp/0 T_61.3, 9;
 ; End of false expr.
    %blend;
T_61.3;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0000000002e1b670_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0000000002e0a940;
T_62 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e1a6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v0000000002e1a3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_62.2, 9;
    %load/vec4 v0000000002e1b030_0;
    %jmp/1 T_62.3, 9;
T_62.2 ; End of true expr.
    %load/vec4 v0000000002e1b0d0_0;
    %jmp/0 T_62.3, 9;
 ; End of false expr.
    %blend;
T_62.3;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0000000002e1b0d0_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0000000002e0b3c0;
T_63 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e19ff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0000000002e1a1d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_63.2, 9;
    %load/vec4 v0000000002e1b210_0;
    %jmp/1 T_63.3, 9;
T_63.2 ; End of true expr.
    %load/vec4 v0000000002e1a130_0;
    %jmp/0 T_63.3, 9;
 ; End of false expr.
    %blend;
T_63.3;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0000000002e1a130_0, 0, 1;
    %jmp T_63;
    .thread T_63;
    .scope S_0000000002e2dee0;
T_64 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e22150_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %load/vec4 v0000000002e22290_0;
    %flag_set/vec4 9;
    %jmp/0 T_64.2, 9;
    %load/vec4 v0000000002e23730_0;
    %jmp/1 T_64.3, 9;
T_64.2 ; End of true expr.
    %load/vec4 v0000000002e23690_0;
    %jmp/0 T_64.3, 9;
 ; End of false expr.
    %blend;
T_64.3;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0000000002e23690_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0000000002e2d5e0;
T_65 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e243b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %load/vec4 v0000000002e25210_0;
    %flag_set/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0000000002e24db0_0;
    %jmp/1 T_65.3, 9;
T_65.2 ; End of true expr.
    %load/vec4 v0000000002e25cb0_0;
    %jmp/0 T_65.3, 9;
 ; End of false expr.
    %blend;
T_65.3;
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0000000002e25cb0_0, 0, 1;
    %jmp T_65;
    .thread T_65;
    .scope S_0000000002e30460;
T_66 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e28d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %load/vec4 v0000000002e28c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0000000002e29590_0;
    %jmp/1 T_66.3, 9;
T_66.2 ; End of true expr.
    %load/vec4 v0000000002e296d0_0;
    %jmp/0 T_66.3, 9;
 ; End of false expr.
    %blend;
T_66.3;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0000000002e296d0_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_0000000002e2f860;
T_67 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e2a7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_67.1, 8;
T_67.0 ; End of true expr.
    %load/vec4 v0000000002e2a850_0;
    %flag_set/vec4 9;
    %jmp/0 T_67.2, 9;
    %load/vec4 v0000000002e2a5d0_0;
    %jmp/1 T_67.3, 9;
T_67.2 ; End of true expr.
    %load/vec4 v0000000002e29270_0;
    %jmp/0 T_67.3, 9;
 ; End of false expr.
    %blend;
T_67.3;
    %jmp/0 T_67.1, 8;
 ; End of false expr.
    %blend;
T_67.1;
    %store/vec4 v0000000002e29270_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0000000002e2ef60;
T_68 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e2c8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_68.1, 8;
T_68.0 ; End of true expr.
    %load/vec4 v0000000002e2cd30_0;
    %flag_set/vec4 9;
    %jmp/0 T_68.2, 9;
    %load/vec4 v0000000002e2b430_0;
    %jmp/1 T_68.3, 9;
T_68.2 ; End of true expr.
    %load/vec4 v0000000002e2b570_0;
    %jmp/0 T_68.3, 9;
 ; End of false expr.
    %blend;
T_68.3;
    %jmp/0 T_68.1, 8;
 ; End of false expr.
    %blend;
T_68.1;
    %store/vec4 v0000000002e2b570_0, 0, 1;
    %jmp T_68;
    .thread T_68;
    .scope S_0000000002e305e0;
T_69 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e2cfb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0000000002e2c0b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_69.2, 9;
    %load/vec4 v0000000002e2c5b0_0;
    %jmp/1 T_69.3, 9;
T_69.2 ; End of true expr.
    %load/vec4 v0000000002e2b1b0_0;
    %jmp/0 T_69.3, 9;
 ; End of false expr.
    %blend;
T_69.3;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0000000002e2b1b0_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0000000002e30ee0;
T_70 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e0e1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0000000002e0f910_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0000000002e0d570_0;
    %jmp/1 T_70.3, 9;
T_70.2 ; End of true expr.
    %load/vec4 v0000000002e0e5b0_0;
    %jmp/0 T_70.3, 9;
 ; End of false expr.
    %blend;
T_70.3;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %store/vec4 v0000000002e0e5b0_0, 0, 1;
    %jmp T_70;
    .thread T_70;
    .scope S_0000000002e2ede0;
T_71 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e0de30_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v0000000002e0d750_0;
    %flag_set/vec4 9;
    %jmp/0 T_71.2, 9;
    %load/vec4 v0000000002e0ef10_0;
    %jmp/1 T_71.3, 9;
T_71.2 ; End of true expr.
    %load/vec4 v0000000002e0efb0_0;
    %jmp/0 T_71.3, 9;
 ; End of false expr.
    %blend;
T_71.3;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0000000002e0efb0_0, 0, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0000000002e2f9e0;
T_72 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e0d6b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %load/vec4 v0000000002e0d890_0;
    %flag_set/vec4 9;
    %jmp/0 T_72.2, 9;
    %load/vec4 v0000000002e0f2d0_0;
    %jmp/1 T_72.3, 9;
T_72.2 ; End of true expr.
    %load/vec4 v0000000002e0d7f0_0;
    %jmp/0 T_72.3, 9;
 ; End of false expr.
    %blend;
T_72.3;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v0000000002e0d7f0_0, 0, 1;
    %jmp T_72;
    .thread T_72;
    .scope S_0000000002e9b6f0;
T_73 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e11850_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0000000002e112b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_73.2, 9;
    %load/vec4 v0000000002e11ad0_0;
    %jmp/1 T_73.3, 9;
T_73.2 ; End of true expr.
    %load/vec4 v0000000002e11710_0;
    %jmp/0 T_73.3, 9;
 ; End of false expr.
    %blend;
T_73.3;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0000000002e11710_0, 0, 1;
    %jmp T_73;
    .thread T_73;
    .scope S_0000000002e2d8e0;
T_74 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e241d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %load/vec4 v0000000002e239b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_74.2, 9;
    %load/vec4 v0000000002e25350_0;
    %jmp/1 T_74.3, 9;
T_74.2 ; End of true expr.
    %load/vec4 v0000000002e24090_0;
    %jmp/0 T_74.3, 9;
 ; End of false expr.
    %blend;
T_74.3;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %store/vec4 v0000000002e24090_0, 0, 1;
    %jmp T_74;
    .thread T_74;
    .scope S_0000000002e2dbe0;
T_75 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e26070_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %load/vec4 v0000000002e257b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_75.2, 9;
    %load/vec4 v0000000002e23c30_0;
    %jmp/1 T_75.3, 9;
T_75.2 ; End of true expr.
    %load/vec4 v0000000002e23af0_0;
    %jmp/0 T_75.3, 9;
 ; End of false expr.
    %blend;
T_75.3;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0000000002e23af0_0, 0, 1;
    %jmp T_75;
    .thread T_75;
    .scope S_0000000002e2f0e0;
T_76 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e270b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0000000002e266b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_76.2, 9;
    %load/vec4 v0000000002e278d0_0;
    %jmp/1 T_76.3, 9;
T_76.2 ; End of true expr.
    %load/vec4 v0000000002e28230_0;
    %jmp/0 T_76.3, 9;
 ; End of false expr.
    %blend;
T_76.3;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0000000002e28230_0, 0, 1;
    %jmp T_76;
    .thread T_76;
    .scope S_0000000002e302e0;
T_77 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e27970_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %load/vec4 v0000000002e27a10_0;
    %flag_set/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0000000002e271f0_0;
    %jmp/1 T_77.3, 9;
T_77.2 ; End of true expr.
    %load/vec4 v0000000002e28410_0;
    %jmp/0 T_77.3, 9;
 ; End of false expr.
    %blend;
T_77.3;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0000000002e28410_0, 0, 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0000000002e2f3e0;
T_78 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e26430_0;
    %flag_set/vec4 8;
    %jmp/0 T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_78.1, 8;
T_78.0 ; End of true expr.
    %load/vec4 v0000000002e27d30_0;
    %flag_set/vec4 9;
    %jmp/0 T_78.2, 9;
    %load/vec4 v0000000002e26930_0;
    %jmp/1 T_78.3, 9;
T_78.2 ; End of true expr.
    %load/vec4 v0000000002e264d0_0;
    %jmp/0 T_78.3, 9;
 ; End of false expr.
    %blend;
T_78.3;
    %jmp/0 T_78.1, 8;
 ; End of false expr.
    %blend;
T_78.1;
    %store/vec4 v0000000002e264d0_0, 0, 1;
    %jmp T_78;
    .thread T_78;
    .scope S_0000000002e2e1e0;
T_79 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e2a030_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.1, 8;
T_79.0 ; End of true expr.
    %load/vec4 v0000000002e2ab70_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0000000002e2a2b0_0;
    %jmp/1 T_79.3, 9;
T_79.2 ; End of true expr.
    %load/vec4 v0000000002e29db0_0;
    %jmp/0 T_79.3, 9;
 ; End of false expr.
    %blend;
T_79.3;
    %jmp/0 T_79.1, 8;
 ; End of false expr.
    %blend;
T_79.1;
    %store/vec4 v0000000002e29db0_0, 0, 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0000000002e9b3f0;
T_80 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e11e90_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %load/vec4 v0000000002e11670_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0000000002e10590_0;
    %jmp/1 T_80.3, 9;
T_80.2 ; End of true expr.
    %load/vec4 v0000000002e10db0_0;
    %jmp/0 T_80.3, 9;
 ; End of false expr.
    %blend;
T_80.3;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %store/vec4 v0000000002e10db0_0, 0, 1;
    %jmp T_80;
    .thread T_80;
    .scope S_0000000002e9c470;
T_81 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e0fb90_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v0000000002e11cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0000000002e10e50_0;
    %jmp/1 T_81.3, 9;
T_81.2 ; End of true expr.
    %load/vec4 v0000000002e0feb0_0;
    %jmp/0 T_81.3, 9;
 ; End of false expr.
    %blend;
T_81.3;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v0000000002e0feb0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0000000002e9b270;
T_82 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eba070_0;
    %flag_set/vec4 8;
    %jmp/0 T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_82.1, 8;
T_82.0 ; End of true expr.
    %load/vec4 v0000000002eb89f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_82.2, 9;
    %load/vec4 v0000000002eb8950_0;
    %jmp/1 T_82.3, 9;
T_82.2 ; End of true expr.
    %load/vec4 v0000000002eb8bd0_0;
    %jmp/0 T_82.3, 9;
 ; End of false expr.
    %blend;
T_82.3;
    %jmp/0 T_82.1, 8;
 ; End of false expr.
    %blend;
T_82.1;
    %store/vec4 v0000000002eb8bd0_0, 0, 1;
    %jmp T_82;
    .thread T_82;
    .scope S_0000000002e9b9f0;
T_83 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb8d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %load/vec4 v0000000002eb9b70_0;
    %flag_set/vec4 9;
    %jmp/0 T_83.2, 9;
    %load/vec4 v0000000002eb9f30_0;
    %jmp/1 T_83.3, 9;
T_83.2 ; End of true expr.
    %load/vec4 v0000000002eba1b0_0;
    %jmp/0 T_83.3, 9;
 ; End of false expr.
    %blend;
T_83.3;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v0000000002eba1b0_0, 0, 1;
    %jmp T_83;
    .thread T_83;
    .scope S_0000000002e9c5f0;
T_84 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb9cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %load/vec4 v0000000002eb97b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0000000002eb95d0_0;
    %jmp/1 T_84.3, 9;
T_84.2 ; End of true expr.
    %load/vec4 v0000000002eb9710_0;
    %jmp/0 T_84.3, 9;
 ; End of false expr.
    %blend;
T_84.3;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %store/vec4 v0000000002eb9710_0, 0, 1;
    %jmp T_84;
    .thread T_84;
    .scope S_0000000002e998f0;
T_85 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ebae30_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0000000002ebbfb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_85.2, 9;
    %load/vec4 v0000000002ebcb90_0;
    %jmp/1 T_85.3, 9;
T_85.2 ; End of true expr.
    %load/vec4 v0000000002ebc870_0;
    %jmp/0 T_85.3, 9;
 ; End of false expr.
    %blend;
T_85.3;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0000000002ebc870_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0000000002e9ca70;
T_86 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ebd270_0;
    %flag_set/vec4 8;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %load/vec4 v0000000002ebc5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_86.2, 9;
    %load/vec4 v0000000002ebd130_0;
    %jmp/1 T_86.3, 9;
T_86.2 ; End of true expr.
    %load/vec4 v0000000002ebaf70_0;
    %jmp/0 T_86.3, 9;
 ; End of false expr.
    %blend;
T_86.3;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0000000002ebaf70_0, 0, 1;
    %jmp T_86;
    .thread T_86;
    .scope S_0000000002e995f0;
T_87 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ebad90_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0000000002ebcd70_0;
    %flag_set/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v0000000002ebc050_0;
    %jmp/1 T_87.3, 9;
T_87.2 ; End of true expr.
    %load/vec4 v0000000002ebc0f0_0;
    %jmp/0 T_87.3, 9;
 ; End of false expr.
    %blend;
T_87.3;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %store/vec4 v0000000002ebc0f0_0, 0, 1;
    %jmp T_87;
    .thread T_87;
    .scope S_0000000002e9cd70;
T_88 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ebddb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v0000000002ebe8f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_88.2, 9;
    %load/vec4 v0000000002ebdbd0_0;
    %jmp/1 T_88.3, 9;
T_88.2 ; End of true expr.
    %load/vec4 v0000000002ebd6d0_0;
    %jmp/0 T_88.3, 9;
 ; End of false expr.
    %blend;
T_88.3;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %store/vec4 v0000000002ebd6d0_0, 0, 1;
    %jmp T_88;
    .thread T_88;
    .scope S_0000000002e9b870;
T_89 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ebdd10_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_89.1, 8;
T_89.0 ; End of true expr.
    %load/vec4 v0000000002ebdc70_0;
    %flag_set/vec4 9;
    %jmp/0 T_89.2, 9;
    %load/vec4 v0000000002ebde50_0;
    %jmp/1 T_89.3, 9;
T_89.2 ; End of true expr.
    %load/vec4 v0000000002ebe3f0_0;
    %jmp/0 T_89.3, 9;
 ; End of false expr.
    %blend;
T_89.3;
    %jmp/0 T_89.1, 8;
 ; End of false expr.
    %blend;
T_89.1;
    %store/vec4 v0000000002ebe3f0_0, 0, 1;
    %jmp T_89;
    .thread T_89;
    .scope S_0000000002e9a070;
T_90 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e14550_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %load/vec4 v0000000002e13bf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_90.2, 9;
    %load/vec4 v0000000002e131f0_0;
    %jmp/1 T_90.3, 9;
T_90.2 ; End of true expr.
    %load/vec4 v0000000002e13830_0;
    %jmp/0 T_90.3, 9;
 ; End of false expr.
    %blend;
T_90.3;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v0000000002e13830_0, 0, 1;
    %jmp T_90;
    .thread T_90;
    .scope S_0000000002e9aaf0;
T_91 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e12bb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %load/vec4 v0000000002e13c90_0;
    %flag_set/vec4 9;
    %jmp/0 T_91.2, 9;
    %load/vec4 v0000000002e14910_0;
    %jmp/1 T_91.3, 9;
T_91.2 ; End of true expr.
    %load/vec4 v0000000002e12a70_0;
    %jmp/0 T_91.3, 9;
 ; End of false expr.
    %blend;
T_91.3;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0000000002e12a70_0, 0, 1;
    %jmp T_91;
    .thread T_91;
    .scope S_0000000002e9cef0;
T_92 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e12750_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_92.1, 8;
T_92.0 ; End of true expr.
    %load/vec4 v0000000002e12930_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.2, 9;
    %load/vec4 v0000000002e12610_0;
    %jmp/1 T_92.3, 9;
T_92.2 ; End of true expr.
    %load/vec4 v0000000002e12e30_0;
    %jmp/0 T_92.3, 9;
 ; End of false expr.
    %blend;
T_92.3;
    %jmp/0 T_92.1, 8;
 ; End of false expr.
    %blend;
T_92.1;
    %store/vec4 v0000000002e12e30_0, 0, 1;
    %jmp T_92;
    .thread T_92;
    .scope S_0000000002e99470;
T_93 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e154f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %load/vec4 v0000000002e15b30_0;
    %flag_set/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v0000000002e17070_0;
    %jmp/1 T_93.3, 9;
T_93.2 ; End of true expr.
    %load/vec4 v0000000002e160d0_0;
    %jmp/0 T_93.3, 9;
 ; End of false expr.
    %blend;
T_93.3;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %store/vec4 v0000000002e160d0_0, 0, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_0000000002e99bf0;
T_94 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e15d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %load/vec4 v0000000002e15270_0;
    %flag_set/vec4 9;
    %jmp/0 T_94.2, 9;
    %load/vec4 v0000000002e156d0_0;
    %jmp/1 T_94.3, 9;
T_94.2 ; End of true expr.
    %load/vec4 v0000000002e15e50_0;
    %jmp/0 T_94.3, 9;
 ; End of false expr.
    %blend;
T_94.3;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0000000002e15e50_0, 0, 1;
    %jmp T_94;
    .thread T_94;
    .scope S_0000000002e97370;
T_95 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e15950_0;
    %flag_set/vec4 8;
    %jmp/0 T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_95.1, 8;
T_95.0 ; End of true expr.
    %load/vec4 v0000000002e15bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_95.2, 9;
    %load/vec4 v0000000002e16850_0;
    %jmp/1 T_95.3, 9;
T_95.2 ; End of true expr.
    %load/vec4 v0000000002e159f0_0;
    %jmp/0 T_95.3, 9;
 ; End of false expr.
    %blend;
T_95.3;
    %jmp/0 T_95.1, 8;
 ; End of false expr.
    %blend;
T_95.1;
    %store/vec4 v0000000002e159f0_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_0000000002e99ef0;
T_96 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ea0b70_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0000000002ea1110_0;
    %flag_set/vec4 9;
    %jmp/0 T_96.2, 9;
    %load/vec4 v0000000002e9f4f0_0;
    %jmp/1 T_96.3, 9;
T_96.2 ; End of true expr.
    %load/vec4 v0000000002ea0cb0_0;
    %jmp/0 T_96.3, 9;
 ; End of false expr.
    %blend;
T_96.3;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0000000002ea0cb0_0, 0, 1;
    %jmp T_96;
    .thread T_96;
    .scope S_0000000002e980f0;
T_97 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ea0670_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v0000000002ea11b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_97.2, 9;
    %load/vec4 v0000000002ea0350_0;
    %jmp/1 T_97.3, 9;
T_97.2 ; End of true expr.
    %load/vec4 v0000000002ea0850_0;
    %jmp/0 T_97.3, 9;
 ; End of false expr.
    %blend;
T_97.3;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0000000002ea0850_0, 0, 1;
    %jmp T_97;
    .thread T_97;
    .scope S_0000000002e9a7f0;
T_98 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ea5cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_98.1, 8;
T_98.0 ; End of true expr.
    %load/vec4 v0000000002ea66b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0000000002ea5fd0_0;
    %jmp/1 T_98.3, 9;
T_98.2 ; End of true expr.
    %load/vec4 v0000000002ea5ad0_0;
    %jmp/0 T_98.3, 9;
 ; End of false expr.
    %blend;
T_98.3;
    %jmp/0 T_98.1, 8;
 ; End of false expr.
    %blend;
T_98.1;
    %store/vec4 v0000000002ea5ad0_0, 0, 1;
    %jmp T_98;
    .thread T_98;
    .scope S_0000000002e9a970;
T_99 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ea9090_0;
    %flag_set/vec4 8;
    %jmp/0 T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_99.1, 8;
T_99.0 ; End of true expr.
    %load/vec4 v0000000002ea73d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_99.2, 9;
    %load/vec4 v0000000002ea9310_0;
    %jmp/1 T_99.3, 9;
T_99.2 ; End of true expr.
    %load/vec4 v0000000002ea7ab0_0;
    %jmp/0 T_99.3, 9;
 ; End of false expr.
    %blend;
T_99.3;
    %jmp/0 T_99.1, 8;
 ; End of false expr.
    %blend;
T_99.1;
    %store/vec4 v0000000002ea7ab0_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_0000000002e9c170;
T_100 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ea6cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_100.1, 8;
T_100.0 ; End of true expr.
    %load/vec4 v0000000002ea7a10_0;
    %flag_set/vec4 9;
    %jmp/0 T_100.2, 9;
    %load/vec4 v0000000002ea7650_0;
    %jmp/1 T_100.3, 9;
T_100.2 ; End of true expr.
    %load/vec4 v0000000002ea8d70_0;
    %jmp/0 T_100.3, 9;
 ; End of false expr.
    %blend;
T_100.3;
    %jmp/0 T_100.1, 8;
 ; End of false expr.
    %blend;
T_100.1;
    %store/vec4 v0000000002ea8d70_0, 0, 1;
    %jmp T_100;
    .thread T_100;
    .scope S_0000000002e98e70;
T_101 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ea9450_0;
    %flag_set/vec4 8;
    %jmp/0 T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_101.1, 8;
T_101.0 ; End of true expr.
    %load/vec4 v0000000002ea8eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_101.2, 9;
    %load/vec4 v0000000002ea8af0_0;
    %jmp/1 T_101.3, 9;
T_101.2 ; End of true expr.
    %load/vec4 v0000000002ea7fb0_0;
    %jmp/0 T_101.3, 9;
 ; End of false expr.
    %blend;
T_101.3;
    %jmp/0 T_101.1, 8;
 ; End of false expr.
    %blend;
T_101.1;
    %store/vec4 v0000000002ea7fb0_0, 0, 1;
    %jmp T_101;
    .thread T_101;
    .scope S_0000000002e98ff0;
T_102 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eab070_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_102.1, 8;
T_102.0 ; End of true expr.
    %load/vec4 v0000000002ea9b30_0;
    %flag_set/vec4 9;
    %jmp/0 T_102.2, 9;
    %load/vec4 v0000000002eabb10_0;
    %jmp/1 T_102.3, 9;
T_102.2 ; End of true expr.
    %load/vec4 v0000000002eab110_0;
    %jmp/0 T_102.3, 9;
 ; End of false expr.
    %blend;
T_102.3;
    %jmp/0 T_102.1, 8;
 ; End of false expr.
    %blend;
T_102.1;
    %store/vec4 v0000000002eab110_0, 0, 1;
    %jmp T_102;
    .thread T_102;
    .scope S_0000000002e99170;
T_103 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eab390_0;
    %flag_set/vec4 8;
    %jmp/0 T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_103.1, 8;
T_103.0 ; End of true expr.
    %load/vec4 v0000000002eaadf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_103.2, 9;
    %load/vec4 v0000000002eab610_0;
    %jmp/1 T_103.3, 9;
T_103.2 ; End of true expr.
    %load/vec4 v0000000002eab250_0;
    %jmp/0 T_103.3, 9;
 ; End of false expr.
    %blend;
T_103.3;
    %jmp/0 T_103.1, 8;
 ; End of false expr.
    %blend;
T_103.1;
    %store/vec4 v0000000002eab250_0, 0, 1;
    %jmp T_103;
    .thread T_103;
    .scope S_0000000002e9eb70;
T_104 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eab7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_104.1, 8;
T_104.0 ; End of true expr.
    %load/vec4 v0000000002eaa170_0;
    %flag_set/vec4 9;
    %jmp/0 T_104.2, 9;
    %load/vec4 v0000000002eab890_0;
    %jmp/1 T_104.3, 9;
T_104.2 ; End of true expr.
    %load/vec4 v0000000002eab930_0;
    %jmp/0 T_104.3, 9;
 ; End of false expr.
    %blend;
T_104.3;
    %jmp/0 T_104.1, 8;
 ; End of false expr.
    %blend;
T_104.1;
    %store/vec4 v0000000002eab930_0, 0, 1;
    %jmp T_104;
    .thread T_104;
    .scope S_0000000002e9d4f0;
T_105 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eac290_0;
    %flag_set/vec4 8;
    %jmp/0 T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_105.1, 8;
T_105.0 ; End of true expr.
    %load/vec4 v0000000002eac3d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_105.2, 9;
    %load/vec4 v0000000002eaaad0_0;
    %jmp/1 T_105.3, 9;
T_105.2 ; End of true expr.
    %load/vec4 v0000000002eae1d0_0;
    %jmp/0 T_105.3, 9;
 ; End of false expr.
    %blend;
T_105.3;
    %jmp/0 T_105.1, 8;
 ; End of false expr.
    %blend;
T_105.1;
    %store/vec4 v0000000002eae1d0_0, 0, 1;
    %jmp T_105;
    .thread T_105;
    .scope S_0000000002e9bff0;
T_106 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002e9f6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_106.1, 8;
T_106.0 ; End of true expr.
    %load/vec4 v0000000002ea1390_0;
    %flag_set/vec4 9;
    %jmp/0 T_106.2, 9;
    %load/vec4 v0000000002ea0030_0;
    %jmp/1 T_106.3, 9;
T_106.2 ; End of true expr.
    %load/vec4 v0000000002ea0c10_0;
    %jmp/0 T_106.3, 9;
 ; End of false expr.
    %blend;
T_106.3;
    %jmp/0 T_106.1, 8;
 ; End of false expr.
    %blend;
T_106.1;
    %store/vec4 v0000000002ea0c10_0, 0, 1;
    %jmp T_106;
    .thread T_106;
    .scope S_0000000002e9cbf0;
T_107 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ea3370_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0000000002ea2830_0;
    %flag_set/vec4 9;
    %jmp/0 T_107.2, 9;
    %load/vec4 v0000000002ea2510_0;
    %jmp/1 T_107.3, 9;
T_107.2 ; End of true expr.
    %load/vec4 v0000000002ea2330_0;
    %jmp/0 T_107.3, 9;
 ; End of false expr.
    %blend;
T_107.3;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v0000000002ea2330_0, 0, 1;
    %jmp T_107;
    .thread T_107;
    .scope S_0000000002e98270;
T_108 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ea1cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_108.1, 8;
T_108.0 ; End of true expr.
    %load/vec4 v0000000002ea4270_0;
    %flag_set/vec4 9;
    %jmp/0 T_108.2, 9;
    %load/vec4 v0000000002ea4130_0;
    %jmp/1 T_108.3, 9;
T_108.2 ; End of true expr.
    %load/vec4 v0000000002ea20b0_0;
    %jmp/0 T_108.3, 9;
 ; End of false expr.
    %blend;
T_108.3;
    %jmp/0 T_108.1, 8;
 ; End of false expr.
    %blend;
T_108.1;
    %store/vec4 v0000000002ea20b0_0, 0, 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0000000002e974f0;
T_109 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ea21f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_109.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_109.1, 8;
T_109.0 ; End of true expr.
    %load/vec4 v0000000002ea23d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_109.2, 9;
    %load/vec4 v0000000002ea2b50_0;
    %jmp/1 T_109.3, 9;
T_109.2 ; End of true expr.
    %load/vec4 v0000000002ea2290_0;
    %jmp/0 T_109.3, 9;
 ; End of false expr.
    %blend;
T_109.3;
    %jmp/0 T_109.1, 8;
 ; End of false expr.
    %blend;
T_109.1;
    %store/vec4 v0000000002ea2290_0, 0, 1;
    %jmp T_109;
    .thread T_109;
    .scope S_0000000002e9a670;
T_110 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ea48b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_110.1, 8;
T_110.0 ; End of true expr.
    %load/vec4 v0000000002ea6890_0;
    %flag_set/vec4 9;
    %jmp/0 T_110.2, 9;
    %load/vec4 v0000000002ea4f90_0;
    %jmp/1 T_110.3, 9;
T_110.2 ; End of true expr.
    %load/vec4 v0000000002ea4950_0;
    %jmp/0 T_110.3, 9;
 ; End of false expr.
    %blend;
T_110.3;
    %jmp/0 T_110.1, 8;
 ; End of false expr.
    %blend;
T_110.1;
    %store/vec4 v0000000002ea4950_0, 0, 1;
    %jmp T_110;
    .thread T_110;
    .scope S_0000000002e98570;
T_111 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ea5030_0;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %load/vec4 v0000000002ea5350_0;
    %flag_set/vec4 9;
    %jmp/0 T_111.2, 9;
    %load/vec4 v0000000002ea5f30_0;
    %jmp/1 T_111.3, 9;
T_111.2 ; End of true expr.
    %load/vec4 v0000000002ea6750_0;
    %jmp/0 T_111.3, 9;
 ; End of false expr.
    %blend;
T_111.3;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v0000000002ea6750_0, 0, 1;
    %jmp T_111;
    .thread T_111;
    .scope S_0000000002e9d670;
T_112 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eacab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %load/vec4 v0000000002eacb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_112.2, 9;
    %load/vec4 v0000000002eae270_0;
    %jmp/1 T_112.3, 9;
T_112.2 ; End of true expr.
    %load/vec4 v0000000002ead0f0_0;
    %jmp/0 T_112.3, 9;
 ; End of false expr.
    %blend;
T_112.3;
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %store/vec4 v0000000002ead0f0_0, 0, 1;
    %jmp T_112;
    .thread T_112;
    .scope S_0000000002e9d070;
T_113 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eac8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_113.1, 8;
T_113.0 ; End of true expr.
    %load/vec4 v0000000002eadb90_0;
    %flag_set/vec4 9;
    %jmp/0 T_113.2, 9;
    %load/vec4 v0000000002ead9b0_0;
    %jmp/1 T_113.3, 9;
T_113.2 ; End of true expr.
    %load/vec4 v0000000002eadff0_0;
    %jmp/0 T_113.3, 9;
 ; End of false expr.
    %blend;
T_113.3;
    %jmp/0 T_113.1, 8;
 ; End of false expr.
    %blend;
T_113.1;
    %store/vec4 v0000000002eadff0_0, 0, 1;
    %jmp T_113;
    .thread T_113;
    .scope S_0000000002ec59c0;
T_114 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb3950_0;
    %flag_set/vec4 8;
    %jmp/0 T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_114.1, 8;
T_114.0 ; End of true expr.
    %load/vec4 v0000000002eb5930_0;
    %flag_set/vec4 9;
    %jmp/0 T_114.2, 9;
    %load/vec4 v0000000002eb52f0_0;
    %jmp/1 T_114.3, 9;
T_114.2 ; End of true expr.
    %load/vec4 v0000000002eb3ef0_0;
    %jmp/0 T_114.3, 9;
 ; End of false expr.
    %blend;
T_114.3;
    %jmp/0 T_114.1, 8;
 ; End of false expr.
    %blend;
T_114.1;
    %store/vec4 v0000000002eb3ef0_0, 0, 1;
    %jmp T_114;
    .thread T_114;
    .scope S_0000000002ec4340;
T_115 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb3f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_115.1, 8;
T_115.0 ; End of true expr.
    %load/vec4 v0000000002eb39f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_115.2, 9;
    %load/vec4 v0000000002eb5890_0;
    %jmp/1 T_115.3, 9;
T_115.2 ; End of true expr.
    %load/vec4 v0000000002eb4170_0;
    %jmp/0 T_115.3, 9;
 ; End of false expr.
    %blend;
T_115.3;
    %jmp/0 T_115.1, 8;
 ; End of false expr.
    %blend;
T_115.1;
    %store/vec4 v0000000002eb4170_0, 0, 1;
    %jmp T_115;
    .thread T_115;
    .scope S_0000000002ec1640;
T_116 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb5110_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0000000002eb5750_0;
    %flag_set/vec4 9;
    %jmp/0 T_116.2, 9;
    %load/vec4 v0000000002eb5c50_0;
    %jmp/1 T_116.3, 9;
T_116.2 ; End of true expr.
    %load/vec4 v0000000002eb56b0_0;
    %jmp/0 T_116.3, 9;
 ; End of false expr.
    %blend;
T_116.3;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %store/vec4 v0000000002eb56b0_0, 0, 1;
    %jmp T_116;
    .thread T_116;
    .scope S_0000000002ec1940;
T_117 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb7c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_117.1, 8;
T_117.0 ; End of true expr.
    %load/vec4 v0000000002eb6f10_0;
    %flag_set/vec4 9;
    %jmp/0 T_117.2, 9;
    %load/vec4 v0000000002eb6510_0;
    %jmp/1 T_117.3, 9;
T_117.2 ; End of true expr.
    %load/vec4 v0000000002eb77d0_0;
    %jmp/0 T_117.3, 9;
 ; End of false expr.
    %blend;
T_117.3;
    %jmp/0 T_117.1, 8;
 ; End of false expr.
    %blend;
T_117.1;
    %store/vec4 v0000000002eb77d0_0, 0, 1;
    %jmp T_117;
    .thread T_117;
    .scope S_0000000002ec5b40;
T_118 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb7370_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_118.1, 8;
T_118.0 ; End of true expr.
    %load/vec4 v0000000002eb6290_0;
    %flag_set/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0000000002eb74b0_0;
    %jmp/1 T_118.3, 9;
T_118.2 ; End of true expr.
    %load/vec4 v0000000002eb6bf0_0;
    %jmp/0 T_118.3, 9;
 ; End of false expr.
    %blend;
T_118.3;
    %jmp/0 T_118.1, 8;
 ; End of false expr.
    %blend;
T_118.1;
    %store/vec4 v0000000002eb6bf0_0, 0, 1;
    %jmp T_118;
    .thread T_118;
    .scope S_0000000002ebfcc0;
T_119 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb7910_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_119.1, 8;
T_119.0 ; End of true expr.
    %load/vec4 v0000000002eb5d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_119.2, 9;
    %load/vec4 v0000000002eb6fb0_0;
    %jmp/1 T_119.3, 9;
T_119.2 ; End of true expr.
    %load/vec4 v0000000002eb8450_0;
    %jmp/0 T_119.3, 9;
 ; End of false expr.
    %blend;
T_119.3;
    %jmp/0 T_119.1, 8;
 ; End of false expr.
    %blend;
T_119.1;
    %store/vec4 v0000000002eb8450_0, 0, 1;
    %jmp T_119;
    .thread T_119;
    .scope S_0000000002ec56c0;
T_120 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eccab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_120.1, 8;
T_120.0 ; End of true expr.
    %load/vec4 v0000000002ecbe30_0;
    %flag_set/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0000000002ecc830_0;
    %jmp/1 T_120.3, 9;
T_120.2 ; End of true expr.
    %load/vec4 v0000000002eca670_0;
    %jmp/0 T_120.3, 9;
 ; End of false expr.
    %blend;
T_120.3;
    %jmp/0 T_120.1, 8;
 ; End of false expr.
    %blend;
T_120.1;
    %store/vec4 v0000000002eca670_0, 0, 1;
    %jmp T_120;
    .thread T_120;
    .scope S_0000000002ec2240;
T_121 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eccb50_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_121.1, 8;
T_121.0 ; End of true expr.
    %load/vec4 v0000000002ecc3d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0000000002ecb6b0_0;
    %jmp/1 T_121.3, 9;
T_121.2 ; End of true expr.
    %load/vec4 v0000000002ecb750_0;
    %jmp/0 T_121.3, 9;
 ; End of false expr.
    %blend;
T_121.3;
    %jmp/0 T_121.1, 8;
 ; End of false expr.
    %blend;
T_121.1;
    %store/vec4 v0000000002ecb750_0, 0, 1;
    %jmp T_121;
    .thread T_121;
    .scope S_0000000002e9d370;
T_122 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eae6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_122.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_122.1, 8;
T_122.0 ; End of true expr.
    %load/vec4 v0000000002eb0930_0;
    %flag_set/vec4 9;
    %jmp/0 T_122.2, 9;
    %load/vec4 v0000000002eaf490_0;
    %jmp/1 T_122.3, 9;
T_122.2 ; End of true expr.
    %load/vec4 v0000000002eafc10_0;
    %jmp/0 T_122.3, 9;
 ; End of false expr.
    %blend;
T_122.3;
    %jmp/0 T_122.1, 8;
 ; End of false expr.
    %blend;
T_122.1;
    %store/vec4 v0000000002eafc10_0, 0, 1;
    %jmp T_122;
    .thread T_122;
    .scope S_0000000002e9e3f0;
T_123 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb0bb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0000000002eb04d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.2, 9;
    %load/vec4 v0000000002eb06b0_0;
    %jmp/1 T_123.3, 9;
T_123.2 ; End of true expr.
    %load/vec4 v0000000002eb0c50_0;
    %jmp/0 T_123.3, 9;
 ; End of false expr.
    %blend;
T_123.3;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0000000002eb0c50_0, 0, 1;
    %jmp T_123;
    .thread T_123;
    .scope S_0000000002e9e6f0;
T_124 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eaf990_0;
    %flag_set/vec4 8;
    %jmp/0 T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_124.1, 8;
T_124.0 ; End of true expr.
    %load/vec4 v0000000002eaf170_0;
    %flag_set/vec4 9;
    %jmp/0 T_124.2, 9;
    %load/vec4 v0000000002eaf710_0;
    %jmp/1 T_124.3, 9;
T_124.2 ; End of true expr.
    %load/vec4 v0000000002eafa30_0;
    %jmp/0 T_124.3, 9;
 ; End of false expr.
    %blend;
T_124.3;
    %jmp/0 T_124.1, 8;
 ; End of false expr.
    %blend;
T_124.1;
    %store/vec4 v0000000002eafa30_0, 0, 1;
    %jmp T_124;
    .thread T_124;
    .scope S_0000000002e9daf0;
T_125 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb2230_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %load/vec4 v0000000002eb2690_0;
    %flag_set/vec4 9;
    %jmp/0 T_125.2, 9;
    %load/vec4 v0000000002eb1fb0_0;
    %jmp/1 T_125.3, 9;
T_125.2 ; End of true expr.
    %load/vec4 v0000000002eb1a10_0;
    %jmp/0 T_125.3, 9;
 ; End of false expr.
    %blend;
T_125.3;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v0000000002eb1a10_0, 0, 1;
    %jmp T_125;
    .thread T_125;
    .scope S_0000000002e9df70;
T_126 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb27d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_126.1, 8;
T_126.0 ; End of true expr.
    %load/vec4 v0000000002eb1290_0;
    %flag_set/vec4 9;
    %jmp/0 T_126.2, 9;
    %load/vec4 v0000000002eb2730_0;
    %jmp/1 T_126.3, 9;
T_126.2 ; End of true expr.
    %load/vec4 v0000000002eb1bf0_0;
    %jmp/0 T_126.3, 9;
 ; End of false expr.
    %blend;
T_126.3;
    %jmp/0 T_126.1, 8;
 ; End of false expr.
    %blend;
T_126.1;
    %store/vec4 v0000000002eb1bf0_0, 0, 1;
    %jmp T_126;
    .thread T_126;
    .scope S_0000000002e9e0f0;
T_127 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eb2c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_127.1, 8;
T_127.0 ; End of true expr.
    %load/vec4 v0000000002eb0ed0_0;
    %flag_set/vec4 9;
    %jmp/0 T_127.2, 9;
    %load/vec4 v0000000002eb2b90_0;
    %jmp/1 T_127.3, 9;
T_127.2 ; End of true expr.
    %load/vec4 v0000000002eb0e30_0;
    %jmp/0 T_127.3, 9;
 ; End of false expr.
    %blend;
T_127.3;
    %jmp/0 T_127.1, 8;
 ; End of false expr.
    %blend;
T_127.1;
    %store/vec4 v0000000002eb0e30_0, 0, 1;
    %jmp T_127;
    .thread T_127;
    .scope S_0000000002ec4640;
T_128 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ecb1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_128.1, 8;
T_128.0 ; End of true expr.
    %load/vec4 v0000000002ecbed0_0;
    %flag_set/vec4 9;
    %jmp/0 T_128.2, 9;
    %load/vec4 v0000000002ecc790_0;
    %jmp/1 T_128.3, 9;
T_128.2 ; End of true expr.
    %load/vec4 v0000000002ecb250_0;
    %jmp/0 T_128.3, 9;
 ; End of false expr.
    %blend;
T_128.3;
    %jmp/0 T_128.1, 8;
 ; End of false expr.
    %blend;
T_128.1;
    %store/vec4 v0000000002ecb250_0, 0, 1;
    %jmp T_128;
    .thread T_128;
    .scope S_0000000002ec02c0;
T_129 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ecd190_0;
    %flag_set/vec4 8;
    %jmp/0 T_129.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_129.1, 8;
T_129.0 ; End of true expr.
    %load/vec4 v0000000002ecf170_0;
    %flag_set/vec4 9;
    %jmp/0 T_129.2, 9;
    %load/vec4 v0000000002eceb30_0;
    %jmp/1 T_129.3, 9;
T_129.2 ; End of true expr.
    %load/vec4 v0000000002ecd730_0;
    %jmp/0 T_129.3, 9;
 ; End of false expr.
    %blend;
T_129.3;
    %jmp/0 T_129.1, 8;
 ; End of false expr.
    %blend;
T_129.1;
    %store/vec4 v0000000002ecd730_0, 0, 1;
    %jmp T_129;
    .thread T_129;
    .scope S_0000000002ec2e40;
T_130 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed1e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_130.1, 8;
T_130.0 ; End of true expr.
    %load/vec4 v0000000002ed24b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_130.2, 9;
    %load/vec4 v0000000002ed40d0_0;
    %jmp/1 T_130.3, 9;
T_130.2 ; End of true expr.
    %load/vec4 v0000000002ed39f0_0;
    %jmp/0 T_130.3, 9;
 ; End of false expr.
    %blend;
T_130.3;
    %jmp/0 T_130.1, 8;
 ; End of false expr.
    %blend;
T_130.1;
    %store/vec4 v0000000002ed39f0_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_0000000002ec1c40;
T_131 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed2f50_0;
    %flag_set/vec4 8;
    %jmp/0 T_131.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_131.1, 8;
T_131.0 ; End of true expr.
    %load/vec4 v0000000002ed2b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_131.2, 9;
    %load/vec4 v0000000002ed2230_0;
    %jmp/1 T_131.3, 9;
T_131.2 ; End of true expr.
    %load/vec4 v0000000002ed3810_0;
    %jmp/0 T_131.3, 9;
 ; End of false expr.
    %blend;
T_131.3;
    %jmp/0 T_131.1, 8;
 ; End of false expr.
    %blend;
T_131.1;
    %store/vec4 v0000000002ed3810_0, 0, 1;
    %jmp T_131;
    .thread T_131;
    .scope S_0000000002ec0d40;
T_132 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed6c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v0000000002ed6b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_132.2, 9;
    %load/vec4 v0000000002ed47b0_0;
    %jmp/1 T_132.3, 9;
T_132.2 ; End of true expr.
    %load/vec4 v0000000002ed48f0_0;
    %jmp/0 T_132.3, 9;
 ; End of false expr.
    %blend;
T_132.3;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %store/vec4 v0000000002ed48f0_0, 0, 1;
    %jmp T_132;
    .thread T_132;
    .scope S_0000000002ec47c0;
T_133 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed4cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_133.1, 8;
T_133.0 ; End of true expr.
    %load/vec4 v0000000002ed4990_0;
    %flag_set/vec4 9;
    %jmp/0 T_133.2, 9;
    %load/vec4 v0000000002ed4e90_0;
    %jmp/1 T_133.3, 9;
T_133.2 ; End of true expr.
    %load/vec4 v0000000002ed5570_0;
    %jmp/0 T_133.3, 9;
 ; End of false expr.
    %blend;
T_133.3;
    %jmp/0 T_133.1, 8;
 ; End of false expr.
    %blend;
T_133.1;
    %store/vec4 v0000000002ed5570_0, 0, 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0000000002ec0ec0;
T_134 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed5e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0000000002ed54d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_134.2, 9;
    %load/vec4 v0000000002ed6510_0;
    %jmp/1 T_134.3, 9;
T_134.2 ; End of true expr.
    %load/vec4 v0000000002ed5070_0;
    %jmp/0 T_134.3, 9;
 ; End of false expr.
    %blend;
T_134.3;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %store/vec4 v0000000002ed5070_0, 0, 1;
    %jmp T_134;
    .thread T_134;
    .scope S_0000000002ec3740;
T_135 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed6fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_135.1, 8;
T_135.0 ; End of true expr.
    %load/vec4 v0000000002ed81d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_135.2, 9;
    %load/vec4 v0000000002ed8270_0;
    %jmp/1 T_135.3, 9;
T_135.2 ; End of true expr.
    %load/vec4 v0000000002ed6dd0_0;
    %jmp/0 T_135.3, 9;
 ; End of false expr.
    %blend;
T_135.3;
    %jmp/0 T_135.1, 8;
 ; End of false expr.
    %blend;
T_135.1;
    %store/vec4 v0000000002ed6dd0_0, 0, 1;
    %jmp T_135;
    .thread T_135;
    .scope S_0000000002ec1ac0;
T_136 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed6d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_136.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v0000000002ed7370_0;
    %flag_set/vec4 9;
    %jmp/0 T_136.2, 9;
    %load/vec4 v0000000002ed9490_0;
    %jmp/1 T_136.3, 9;
T_136.2 ; End of true expr.
    %load/vec4 v0000000002ed9210_0;
    %jmp/0 T_136.3, 9;
 ; End of false expr.
    %blend;
T_136.3;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %store/vec4 v0000000002ed9210_0, 0, 1;
    %jmp T_136;
    .thread T_136;
    .scope S_0000000002ec0bc0;
T_137 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed8e50_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %load/vec4 v0000000002ed8ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_137.2, 9;
    %load/vec4 v0000000002ed75f0_0;
    %jmp/1 T_137.3, 9;
T_137.2 ; End of true expr.
    %load/vec4 v0000000002ed7690_0;
    %jmp/0 T_137.3, 9;
 ; End of false expr.
    %blend;
T_137.3;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %store/vec4 v0000000002ed7690_0, 0, 1;
    %jmp T_137;
    .thread T_137;
    .scope S_0000000002ec1340;
T_138 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ecd9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_138.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_138.1, 8;
T_138.0 ; End of true expr.
    %load/vec4 v0000000002ecdb90_0;
    %flag_set/vec4 9;
    %jmp/0 T_138.2, 9;
    %load/vec4 v0000000002ecf2b0_0;
    %jmp/1 T_138.3, 9;
T_138.2 ; End of true expr.
    %load/vec4 v0000000002ecdff0_0;
    %jmp/0 T_138.3, 9;
 ; End of false expr.
    %blend;
T_138.3;
    %jmp/0 T_138.1, 8;
 ; End of false expr.
    %blend;
T_138.1;
    %store/vec4 v0000000002ecdff0_0, 0, 1;
    %jmp T_138;
    .thread T_138;
    .scope S_0000000002ec2b40;
T_139 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ecce70_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_139.1, 8;
T_139.0 ; End of true expr.
    %load/vec4 v0000000002ece950_0;
    %flag_set/vec4 9;
    %jmp/0 T_139.2, 9;
    %load/vec4 v0000000002ece590_0;
    %jmp/1 T_139.3, 9;
T_139.2 ; End of true expr.
    %load/vec4 v0000000002ecdc30_0;
    %jmp/0 T_139.3, 9;
 ; End of false expr.
    %blend;
T_139.3;
    %jmp/0 T_139.1, 8;
 ; End of false expr.
    %blend;
T_139.1;
    %store/vec4 v0000000002ecdc30_0, 0, 1;
    %jmp T_139;
    .thread T_139;
    .scope S_0000000002ec41c0;
T_140 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed09d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_140.1, 8;
T_140.0 ; End of true expr.
    %load/vec4 v0000000002ecf530_0;
    %flag_set/vec4 9;
    %jmp/0 T_140.2, 9;
    %load/vec4 v0000000002ecf850_0;
    %jmp/1 T_140.3, 9;
T_140.2 ; End of true expr.
    %load/vec4 v0000000002ed18d0_0;
    %jmp/0 T_140.3, 9;
 ; End of false expr.
    %blend;
T_140.3;
    %jmp/0 T_140.1, 8;
 ; End of false expr.
    %blend;
T_140.1;
    %store/vec4 v0000000002ed18d0_0, 0, 1;
    %jmp T_140;
    .thread T_140;
    .scope S_0000000002ec38c0;
T_141 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed0cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v0000000002ed15b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_141.2, 9;
    %load/vec4 v0000000002ed0b10_0;
    %jmp/1 T_141.3, 9;
T_141.2 ; End of true expr.
    %load/vec4 v0000000002ed0bb0_0;
    %jmp/0 T_141.3, 9;
 ; End of false expr.
    %blend;
T_141.3;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0000000002ed0bb0_0, 0, 1;
    %jmp T_141;
    .thread T_141;
    .scope S_0000000002ec0740;
T_142 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ecfe90_0;
    %flag_set/vec4 8;
    %jmp/0 T_142.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_142.1, 8;
T_142.0 ; End of true expr.
    %load/vec4 v0000000002ed1010_0;
    %flag_set/vec4 9;
    %jmp/0 T_142.2, 9;
    %load/vec4 v0000000002ed1a10_0;
    %jmp/1 T_142.3, 9;
T_142.2 ; End of true expr.
    %load/vec4 v0000000002ed1510_0;
    %jmp/0 T_142.3, 9;
 ; End of false expr.
    %blend;
T_142.3;
    %jmp/0 T_142.1, 8;
 ; End of false expr.
    %blend;
T_142.1;
    %store/vec4 v0000000002ed1510_0, 0, 1;
    %jmp T_142;
    .thread T_142;
    .scope S_0000000002ec08c0;
T_143 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed2a50_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0000000002ed2730_0;
    %flag_set/vec4 9;
    %jmp/0 T_143.2, 9;
    %load/vec4 v0000000002ed33b0_0;
    %jmp/1 T_143.3, 9;
T_143.2 ; End of true expr.
    %load/vec4 v0000000002ed3450_0;
    %jmp/0 T_143.3, 9;
 ; End of false expr.
    %blend;
T_143.3;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0000000002ed3450_0, 0, 1;
    %jmp T_143;
    .thread T_143;
    .scope S_0000000002ec3bc0;
T_144 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ed9f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_144.1, 8;
T_144.0 ; End of true expr.
    %load/vec4 v0000000002edb1f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_144.2, 9;
    %load/vec4 v0000000002eda610_0;
    %jmp/1 T_144.3, 9;
T_144.2 ; End of true expr.
    %load/vec4 v0000000002edb3d0_0;
    %jmp/0 T_144.3, 9;
 ; End of false expr.
    %blend;
T_144.3;
    %jmp/0 T_144.1, 8;
 ; End of false expr.
    %blend;
T_144.1;
    %store/vec4 v0000000002edb3d0_0, 0, 1;
    %jmp T_144;
    .thread T_144;
    .scope S_0000000002ec1dc0;
T_145 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eda110_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v0000000002eda390_0;
    %flag_set/vec4 9;
    %jmp/0 T_145.2, 9;
    %load/vec4 v0000000002edaf70_0;
    %jmp/1 T_145.3, 9;
T_145.2 ; End of true expr.
    %load/vec4 v0000000002eda890_0;
    %jmp/0 T_145.3, 9;
 ; End of false expr.
    %blend;
T_145.3;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0000000002eda890_0, 0, 1;
    %jmp T_145;
    .thread T_145;
    .scope S_0000000002ec6140;
T_146 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002edf570_0;
    %flag_set/vec4 8;
    %jmp/0 T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_146.1, 8;
T_146.0 ; End of true expr.
    %load/vec4 v0000000002edf250_0;
    %flag_set/vec4 9;
    %jmp/0 T_146.2, 9;
    %load/vec4 v0000000002edff70_0;
    %jmp/1 T_146.3, 9;
T_146.2 ; End of true expr.
    %load/vec4 v0000000002edfe30_0;
    %jmp/0 T_146.3, 9;
 ; End of false expr.
    %blend;
T_146.3;
    %jmp/0 T_146.1, 8;
 ; End of false expr.
    %blend;
T_146.1;
    %store/vec4 v0000000002edfe30_0, 0, 1;
    %jmp T_146;
    .thread T_146;
    .scope S_0000000002ec7940;
T_147 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ee33f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_147.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_147.1, 8;
T_147.0 ; End of true expr.
    %load/vec4 v0000000002ee2db0_0;
    %flag_set/vec4 9;
    %jmp/0 T_147.2, 9;
    %load/vec4 v0000000002ee23b0_0;
    %jmp/1 T_147.3, 9;
T_147.2 ; End of true expr.
    %load/vec4 v0000000002ee2a90_0;
    %jmp/0 T_147.3, 9;
 ; End of false expr.
    %blend;
T_147.3;
    %jmp/0 T_147.1, 8;
 ; End of false expr.
    %blend;
T_147.1;
    %store/vec4 v0000000002ee2a90_0, 0, 1;
    %jmp T_147;
    .thread T_147;
    .scope S_0000000002ec77c0;
T_148 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ee1e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_148.1, 8;
T_148.0 ; End of true expr.
    %load/vec4 v0000000002ee1550_0;
    %flag_set/vec4 9;
    %jmp/0 T_148.2, 9;
    %load/vec4 v0000000002ee1870_0;
    %jmp/1 T_148.3, 9;
T_148.2 ; End of true expr.
    %load/vec4 v0000000002ee19b0_0;
    %jmp/0 T_148.3, 9;
 ; End of false expr.
    %blend;
T_148.3;
    %jmp/0 T_148.1, 8;
 ; End of false expr.
    %blend;
T_148.1;
    %store/vec4 v0000000002ee19b0_0, 0, 1;
    %jmp T_148;
    .thread T_148;
    .scope S_0000000002ec62c0;
T_149 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ee2770_0;
    %flag_set/vec4 8;
    %jmp/0 T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_149.1, 8;
T_149.0 ; End of true expr.
    %load/vec4 v0000000002ee3030_0;
    %flag_set/vec4 9;
    %jmp/0 T_149.2, 9;
    %load/vec4 v0000000002ee2ef0_0;
    %jmp/1 T_149.3, 9;
T_149.2 ; End of true expr.
    %load/vec4 v0000000002ee2950_0;
    %jmp/0 T_149.3, 9;
 ; End of false expr.
    %blend;
T_149.3;
    %jmp/0 T_149.1, 8;
 ; End of false expr.
    %blend;
T_149.1;
    %store/vec4 v0000000002ee2950_0, 0, 1;
    %jmp T_149;
    .thread T_149;
    .scope S_0000000002ec7ac0;
T_150 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ee3c10_0;
    %flag_set/vec4 8;
    %jmp/0 T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_150.1, 8;
T_150.0 ; End of true expr.
    %load/vec4 v0000000002ee4bb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_150.2, 9;
    %load/vec4 v0000000002ee4ed0_0;
    %jmp/1 T_150.3, 9;
T_150.2 ; End of true expr.
    %load/vec4 v0000000002ee51f0_0;
    %jmp/0 T_150.3, 9;
 ; End of false expr.
    %blend;
T_150.3;
    %jmp/0 T_150.1, 8;
 ; End of false expr.
    %blend;
T_150.1;
    %store/vec4 v0000000002ee51f0_0, 0, 1;
    %jmp T_150;
    .thread T_150;
    .scope S_0000000002ec5e40;
T_151 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ee4cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_151.1, 8;
T_151.0 ; End of true expr.
    %load/vec4 v0000000002ee41b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_151.2, 9;
    %load/vec4 v0000000002ee3d50_0;
    %jmp/1 T_151.3, 9;
T_151.2 ; End of true expr.
    %load/vec4 v0000000002ee3b70_0;
    %jmp/0 T_151.3, 9;
 ; End of false expr.
    %blend;
T_151.3;
    %jmp/0 T_151.1, 8;
 ; End of false expr.
    %blend;
T_151.1;
    %store/vec4 v0000000002ee3b70_0, 0, 1;
    %jmp T_151;
    .thread T_151;
    .scope S_0000000002ec7340;
T_152 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ee4610_0;
    %flag_set/vec4 8;
    %jmp/0 T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_152.1, 8;
T_152.0 ; End of true expr.
    %load/vec4 v0000000002ee5c90_0;
    %flag_set/vec4 9;
    %jmp/0 T_152.2, 9;
    %load/vec4 v0000000002ee4570_0;
    %jmp/1 T_152.3, 9;
T_152.2 ; End of true expr.
    %load/vec4 v0000000002ee3530_0;
    %jmp/0 T_152.3, 9;
 ; End of false expr.
    %blend;
T_152.3;
    %jmp/0 T_152.1, 8;
 ; End of false expr.
    %blend;
T_152.1;
    %store/vec4 v0000000002ee3530_0, 0, 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0000000002ec6740;
T_153 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ee5d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_153.1, 8;
T_153.0 ; End of true expr.
    %load/vec4 v0000000002ee79f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_153.2, 9;
    %load/vec4 v0000000002ee78b0_0;
    %jmp/1 T_153.3, 9;
T_153.2 ; End of true expr.
    %load/vec4 v0000000002ee6ff0_0;
    %jmp/0 T_153.3, 9;
 ; End of false expr.
    %blend;
T_153.3;
    %jmp/0 T_153.1, 8;
 ; End of false expr.
    %blend;
T_153.1;
    %store/vec4 v0000000002ee6ff0_0, 0, 1;
    %jmp T_153;
    .thread T_153;
    .scope S_0000000002ec23c0;
T_154 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eda930_0;
    %flag_set/vec4 8;
    %jmp/0 T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0000000002eda9d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_154.2, 9;
    %load/vec4 v0000000002edbbf0_0;
    %jmp/1 T_154.3, 9;
T_154.2 ; End of true expr.
    %load/vec4 v0000000002ed97b0_0;
    %jmp/0 T_154.3, 9;
 ; End of false expr.
    %blend;
T_154.3;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %store/vec4 v0000000002ed97b0_0, 0, 1;
    %jmp T_154;
    .thread T_154;
    .scope S_0000000002ec2540;
T_155 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002edddb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_155.1, 8;
T_155.0 ; End of true expr.
    %load/vec4 v0000000002edc2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_155.2, 9;
    %load/vec4 v0000000002edc410_0;
    %jmp/1 T_155.3, 9;
T_155.2 ; End of true expr.
    %load/vec4 v0000000002edd770_0;
    %jmp/0 T_155.3, 9;
 ; End of false expr.
    %blend;
T_155.3;
    %jmp/0 T_155.1, 8;
 ; End of false expr.
    %blend;
T_155.1;
    %store/vec4 v0000000002edd770_0, 0, 1;
    %jmp T_155;
    .thread T_155;
    .scope S_0000000002ec3d40;
T_156 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002edd1d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_156.1, 8;
T_156.0 ; End of true expr.
    %load/vec4 v0000000002eddb30_0;
    %flag_set/vec4 9;
    %jmp/0 T_156.2, 9;
    %load/vec4 v0000000002edd4f0_0;
    %jmp/1 T_156.3, 9;
T_156.2 ; End of true expr.
    %load/vec4 v0000000002edc370_0;
    %jmp/0 T_156.3, 9;
 ; End of false expr.
    %blend;
T_156.3;
    %jmp/0 T_156.1, 8;
 ; End of false expr.
    %blend;
T_156.1;
    %store/vec4 v0000000002edc370_0, 0, 1;
    %jmp T_156;
    .thread T_156;
    .scope S_0000000002ec5540;
T_157 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002eddc70_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_157.1, 8;
T_157.0 ; End of true expr.
    %load/vec4 v0000000002ede490_0;
    %flag_set/vec4 9;
    %jmp/0 T_157.2, 9;
    %load/vec4 v0000000002eddef0_0;
    %jmp/1 T_157.3, 9;
T_157.2 ; End of true expr.
    %load/vec4 v0000000002edbf10_0;
    %jmp/0 T_157.3, 9;
 ; End of false expr.
    %blend;
T_157.3;
    %jmp/0 T_157.1, 8;
 ; End of false expr.
    %blend;
T_157.1;
    %store/vec4 v0000000002edbf10_0, 0, 1;
    %jmp T_157;
    .thread T_157;
    .scope S_0000000002ec2840;
T_158 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002edeb70_0;
    %flag_set/vec4 8;
    %jmp/0 T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_158.1, 8;
T_158.0 ; End of true expr.
    %load/vec4 v0000000002edf610_0;
    %flag_set/vec4 9;
    %jmp/0 T_158.2, 9;
    %load/vec4 v0000000002edf890_0;
    %jmp/1 T_158.3, 9;
T_158.2 ; End of true expr.
    %load/vec4 v0000000002ede670_0;
    %jmp/0 T_158.3, 9;
 ; End of false expr.
    %blend;
T_158.3;
    %jmp/0 T_158.1, 8;
 ; End of false expr.
    %blend;
T_158.1;
    %store/vec4 v0000000002ede670_0, 0, 1;
    %jmp T_158;
    .thread T_158;
    .scope S_0000000002ec5fc0;
T_159 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ede5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %load/vec4 v0000000002ee0b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_159.2, 9;
    %load/vec4 v0000000002edf4d0_0;
    %jmp/1 T_159.3, 9;
T_159.2 ; End of true expr.
    %load/vec4 v0000000002ede8f0_0;
    %jmp/0 T_159.3, 9;
 ; End of false expr.
    %blend;
T_159.3;
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0000000002ede8f0_0, 0, 1;
    %jmp T_159;
    .thread T_159;
    .scope S_0000000002d37f20;
T_160 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002c65a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_160.1, 8;
T_160.0 ; End of true expr.
    %load/vec4 v0000000002c66bb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_160.2, 9;
    %load/vec4 v0000000002c658f0_0;
    %jmp/1 T_160.3, 9;
T_160.2 ; End of true expr.
    %load/vec4 v0000000002c65b70_0;
    %jmp/0 T_160.3, 9;
 ; End of false expr.
    %blend;
T_160.3;
    %jmp/0 T_160.1, 8;
 ; End of false expr.
    %blend;
T_160.1;
    %store/vec4 v0000000002c65b70_0, 0, 1;
    %jmp T_160;
    .thread T_160;
    .scope S_0000000002d38220;
T_161 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002bc6500_0;
    %flag_set/vec4 8;
    %jmp/0 T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_161.1, 8;
T_161.0 ; End of true expr.
    %load/vec4 v0000000002bc5880_0;
    %flag_set/vec4 9;
    %jmp/0 T_161.2, 9;
    %load/vec4 v0000000002bc57e0_0;
    %jmp/1 T_161.3, 9;
T_161.2 ; End of true expr.
    %load/vec4 v0000000002bc5ec0_0;
    %jmp/0 T_161.3, 9;
 ; End of false expr.
    %blend;
T_161.3;
    %jmp/0 T_161.1, 8;
 ; End of false expr.
    %blend;
T_161.1;
    %store/vec4 v0000000002bc5ec0_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_0000000002d389a0;
T_162 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002bcfd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %load/vec4 v0000000002bcf4c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_162.2, 9;
    %load/vec4 v0000000002bcf1a0_0;
    %jmp/1 T_162.3, 9;
T_162.2 ; End of true expr.
    %load/vec4 v0000000002bcede0_0;
    %jmp/0 T_162.3, 9;
 ; End of false expr.
    %blend;
T_162.3;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %store/vec4 v0000000002bcede0_0, 0, 1;
    %jmp T_162;
    .thread T_162;
    .scope S_0000000002d38ca0;
T_163 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002bd2300_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0000000002bd1f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_163.2, 9;
    %load/vec4 v0000000002bd1040_0;
    %jmp/1 T_163.3, 9;
T_163.2 ; End of true expr.
    %load/vec4 v0000000002bd19a0_0;
    %jmp/0 T_163.3, 9;
 ; End of false expr.
    %blend;
T_163.3;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0000000002bd19a0_0, 0, 1;
    %jmp T_163;
    .thread T_163;
    .scope S_0000000002d39720;
T_164 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002bd3200_0;
    %flag_set/vec4 8;
    %jmp/0 T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_164.1, 8;
T_164.0 ; End of true expr.
    %load/vec4 v0000000002bd3700_0;
    %flag_set/vec4 9;
    %jmp/0 T_164.2, 9;
    %load/vec4 v0000000002bd3660_0;
    %jmp/1 T_164.3, 9;
T_164.2 ; End of true expr.
    %load/vec4 v0000000002bd3520_0;
    %jmp/0 T_164.3, 9;
 ; End of false expr.
    %blend;
T_164.3;
    %jmp/0 T_164.1, 8;
 ; End of false expr.
    %blend;
T_164.1;
    %store/vec4 v0000000002bd3520_0, 0, 1;
    %jmp T_164;
    .thread T_164;
    .scope S_0000000002d3a830;
T_165 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002a85650_0;
    %flag_set/vec4 8;
    %jmp/0 T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_165.1, 8;
T_165.0 ; End of true expr.
    %load/vec4 v0000000002a83ad0_0;
    %flag_set/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0000000002a83c10_0;
    %jmp/1 T_165.3, 9;
T_165.2 ; End of true expr.
    %load/vec4 v0000000002a85150_0;
    %jmp/0 T_165.3, 9;
 ; End of false expr.
    %blend;
T_165.3;
    %jmp/0 T_165.1, 8;
 ; End of false expr.
    %blend;
T_165.1;
    %store/vec4 v0000000002a85150_0, 0, 1;
    %jmp T_165;
    .thread T_165;
    .scope S_0000000002d3a3b0;
T_166 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002a85fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_166.1, 8;
T_166.0 ; End of true expr.
    %load/vec4 v0000000002a86230_0;
    %flag_set/vec4 9;
    %jmp/0 T_166.2, 9;
    %load/vec4 v0000000002a87310_0;
    %jmp/1 T_166.3, 9;
T_166.2 ; End of true expr.
    %load/vec4 v0000000002a87b30_0;
    %jmp/0 T_166.3, 9;
 ; End of false expr.
    %blend;
T_166.3;
    %jmp/0 T_166.1, 8;
 ; End of false expr.
    %blend;
T_166.1;
    %store/vec4 v0000000002a87b30_0, 0, 1;
    %jmp T_166;
    .thread T_166;
    .scope S_0000000002d3ab30;
T_167 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002a87f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_167.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %load/vec4 v0000000002a87e50_0;
    %flag_set/vec4 9;
    %jmp/0 T_167.2, 9;
    %load/vec4 v0000000002a87630_0;
    %jmp/1 T_167.3, 9;
T_167.2 ; End of true expr.
    %load/vec4 v0000000002a876d0_0;
    %jmp/0 T_167.3, 9;
 ; End of false expr.
    %blend;
T_167.3;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %store/vec4 v0000000002a876d0_0, 0, 1;
    %jmp T_167;
    .thread T_167;
    .scope S_0000000002d3ae30;
T_168 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002a896b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_168.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_168.1, 8;
T_168.0 ; End of true expr.
    %load/vec4 v0000000002a89070_0;
    %flag_set/vec4 9;
    %jmp/0 T_168.2, 9;
    %load/vec4 v0000000002a885d0_0;
    %jmp/1 T_168.3, 9;
T_168.2 ; End of true expr.
    %load/vec4 v0000000002a89750_0;
    %jmp/0 T_168.3, 9;
 ; End of false expr.
    %blend;
T_168.3;
    %jmp/0 T_168.1, 8;
 ; End of false expr.
    %blend;
T_168.1;
    %store/vec4 v0000000002a89750_0, 0, 1;
    %jmp T_168;
    .thread T_168;
    .scope S_0000000002d3a9b0;
T_169 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002a8b190_0;
    %flag_set/vec4 8;
    %jmp/0 T_169.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_169.1, 8;
T_169.0 ; End of true expr.
    %load/vec4 v0000000002a8b2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_169.2, 9;
    %load/vec4 v0000000002a8add0_0;
    %jmp/1 T_169.3, 9;
T_169.2 ; End of true expr.
    %load/vec4 v0000000002a8b230_0;
    %jmp/0 T_169.3, 9;
 ; End of false expr.
    %blend;
T_169.3;
    %jmp/0 T_169.1, 8;
 ; End of false expr.
    %blend;
T_169.1;
    %store/vec4 v0000000002a8b230_0, 0, 1;
    %jmp T_169;
    .thread T_169;
    .scope S_0000000002d37c20;
T_170 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002bc59c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0000000002bc4de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_170.2, 9;
    %load/vec4 v0000000002bc42a0_0;
    %jmp/1 T_170.3, 9;
T_170.2 ; End of true expr.
    %load/vec4 v0000000002bc5f60_0;
    %jmp/0 T_170.3, 9;
 ; End of false expr.
    %blend;
T_170.3;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0000000002bc5f60_0, 0, 1;
    %jmp T_170;
    .thread T_170;
    .scope S_0000000002d38e20;
T_171 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002bc8ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0000000002bc7ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_171.2, 9;
    %load/vec4 v0000000002bc6be0_0;
    %jmp/1 T_171.3, 9;
T_171.2 ; End of true expr.
    %load/vec4 v0000000002bc6d20_0;
    %jmp/0 T_171.3, 9;
 ; End of false expr.
    %blend;
T_171.3;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %store/vec4 v0000000002bc6d20_0, 0, 1;
    %jmp T_171;
    .thread T_171;
    .scope S_0000000002d38b20;
T_172 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002bc9ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_172.1, 8;
T_172.0 ; End of true expr.
    %load/vec4 v0000000002bc9700_0;
    %flag_set/vec4 9;
    %jmp/0 T_172.2, 9;
    %load/vec4 v0000000002bcb140_0;
    %jmp/1 T_172.3, 9;
T_172.2 ; End of true expr.
    %load/vec4 v0000000002bc9ca0_0;
    %jmp/0 T_172.3, 9;
 ; End of false expr.
    %blend;
T_172.3;
    %jmp/0 T_172.1, 8;
 ; End of false expr.
    %blend;
T_172.1;
    %store/vec4 v0000000002bc9ca0_0, 0, 1;
    %jmp T_172;
    .thread T_172;
    .scope S_0000000002d386a0;
T_173 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002bcb5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0000000002bc9520_0;
    %flag_set/vec4 9;
    %jmp/0 T_173.2, 9;
    %load/vec4 v0000000002bcb3c0_0;
    %jmp/1 T_173.3, 9;
T_173.2 ; End of true expr.
    %load/vec4 v0000000002bcb640_0;
    %jmp/0 T_173.3, 9;
 ; End of false expr.
    %blend;
T_173.3;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v0000000002bcb640_0, 0, 1;
    %jmp T_173;
    .thread T_173;
    .scope S_0000000002d38820;
T_174 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002bcdf80_0;
    %flag_set/vec4 8;
    %jmp/0 T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_174.1, 8;
T_174.0 ; End of true expr.
    %load/vec4 v0000000002bccf40_0;
    %flag_set/vec4 9;
    %jmp/0 T_174.2, 9;
    %load/vec4 v0000000002bccd60_0;
    %jmp/1 T_174.3, 9;
T_174.2 ; End of true expr.
    %load/vec4 v0000000002bcd620_0;
    %jmp/0 T_174.3, 9;
 ; End of false expr.
    %blend;
T_174.3;
    %jmp/0 T_174.1, 8;
 ; End of false expr.
    %blend;
T_174.1;
    %store/vec4 v0000000002bcd620_0, 0, 1;
    %jmp T_174;
    .thread T_174;
    .scope S_0000000002d39420;
T_175 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002bcf060_0;
    %flag_set/vec4 8;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %load/vec4 v0000000002bce840_0;
    %flag_set/vec4 9;
    %jmp/0 T_175.2, 9;
    %load/vec4 v0000000002bcf240_0;
    %jmp/1 T_175.3, 9;
T_175.2 ; End of true expr.
    %load/vec4 v0000000002bceca0_0;
    %jmp/0 T_175.3, 9;
 ; End of false expr.
    %blend;
T_175.3;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %store/vec4 v0000000002bceca0_0, 0, 1;
    %jmp T_175;
    .thread T_175;
    .scope S_0000000002d3b730;
T_176 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002a53d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_176.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_176.1, 8;
T_176.0 ; End of true expr.
    %load/vec4 v0000000002a535f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0000000002a532d0_0;
    %jmp/1 T_176.3, 9;
T_176.2 ; End of true expr.
    %load/vec4 v0000000002a53370_0;
    %jmp/0 T_176.3, 9;
 ; End of false expr.
    %blend;
T_176.3;
    %jmp/0 T_176.1, 8;
 ; End of false expr.
    %blend;
T_176.1;
    %store/vec4 v0000000002a53370_0, 0, 1;
    %jmp T_176;
    .thread T_176;
    .scope S_0000000002d3b130;
T_177 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002a546d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_177.1, 8;
T_177.0 ; End of true expr.
    %load/vec4 v0000000002a55d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_177.2, 9;
    %load/vec4 v0000000002a54630_0;
    %jmp/1 T_177.3, 9;
T_177.2 ; End of true expr.
    %load/vec4 v0000000002a55030_0;
    %jmp/0 T_177.3, 9;
 ; End of false expr.
    %blend;
T_177.3;
    %jmp/0 T_177.1, 8;
 ; End of false expr.
    %blend;
T_177.1;
    %store/vec4 v0000000002a55030_0, 0, 1;
    %jmp T_177;
    .thread T_177;
    .scope S_0000000002d3cb40;
T_178 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ae5a10_0;
    %flag_set/vec4 8;
    %jmp/0 T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_178.1, 8;
T_178.0 ; End of true expr.
    %load/vec4 v0000000002ae4570_0;
    %flag_set/vec4 9;
    %jmp/0 T_178.2, 9;
    %load/vec4 v0000000002ae5150_0;
    %jmp/1 T_178.3, 9;
T_178.2 ; End of true expr.
    %load/vec4 v0000000002ae5b50_0;
    %jmp/0 T_178.3, 9;
 ; End of false expr.
    %blend;
T_178.3;
    %jmp/0 T_178.1, 8;
 ; End of false expr.
    %blend;
T_178.1;
    %store/vec4 v0000000002ae5b50_0, 0, 1;
    %jmp T_178;
    .thread T_178;
    .scope S_0000000002d3cfc0;
T_179 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002aaae50_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0000000002aaaa90_0;
    %flag_set/vec4 9;
    %jmp/0 T_179.2, 9;
    %load/vec4 v0000000002aaa590_0;
    %jmp/1 T_179.3, 9;
T_179.2 ; End of true expr.
    %load/vec4 v0000000002aaac70_0;
    %jmp/0 T_179.3, 9;
 ; End of false expr.
    %blend;
T_179.3;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0000000002aaac70_0, 0, 1;
    %jmp T_179;
    .thread T_179;
    .scope S_0000000002d3c240;
T_180 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002aad5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_180.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_180.1, 8;
T_180.0 ; End of true expr.
    %load/vec4 v0000000002aae410_0;
    %flag_set/vec4 9;
    %jmp/0 T_180.2, 9;
    %load/vec4 v0000000002aac1b0_0;
    %jmp/1 T_180.3, 9;
T_180.2 ; End of true expr.
    %load/vec4 v0000000002aad6f0_0;
    %jmp/0 T_180.3, 9;
 ; End of false expr.
    %blend;
T_180.3;
    %jmp/0 T_180.1, 8;
 ; End of false expr.
    %blend;
T_180.1;
    %store/vec4 v0000000002aad6f0_0, 0, 1;
    %jmp T_180;
    .thread T_180;
    .scope S_0000000002d3c9c0;
T_181 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002aac9d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0000000002aacb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_181.2, 9;
    %load/vec4 v0000000002aac4d0_0;
    %jmp/1 T_181.3, 9;
T_181.2 ; End of true expr.
    %load/vec4 v0000000002aaca70_0;
    %jmp/0 T_181.3, 9;
 ; End of false expr.
    %blend;
T_181.3;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %store/vec4 v0000000002aaca70_0, 0, 1;
    %jmp T_181;
    .thread T_181;
    .scope S_0000000002d3d440;
T_182 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002aa7cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_182.1, 8;
T_182.0 ; End of true expr.
    %load/vec4 v0000000002aa92d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_182.2, 9;
    %load/vec4 v0000000002aa8650_0;
    %jmp/1 T_182.3, 9;
T_182.2 ; End of true expr.
    %load/vec4 v0000000002aa88d0_0;
    %jmp/0 T_182.3, 9;
 ; End of false expr.
    %blend;
T_182.3;
    %jmp/0 T_182.1, 8;
 ; End of false expr.
    %blend;
T_182.1;
    %store/vec4 v0000000002aa88d0_0, 0, 1;
    %jmp T_182;
    .thread T_182;
    .scope S_0000000002d3d140;
T_183 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002aa97d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_183.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_183.1, 8;
T_183.0 ; End of true expr.
    %load/vec4 v00000000029d0650_0;
    %flag_set/vec4 9;
    %jmp/0 T_183.2, 9;
    %load/vec4 v0000000002aa9050_0;
    %jmp/1 T_183.3, 9;
T_183.2 ; End of true expr.
    %load/vec4 v00000000029d19b0_0;
    %jmp/0 T_183.3, 9;
 ; End of false expr.
    %blend;
T_183.3;
    %jmp/0 T_183.1, 8;
 ; End of false expr.
    %blend;
T_183.1;
    %store/vec4 v00000000029d19b0_0, 0, 1;
    %jmp T_183;
    .thread T_183;
    .scope S_0000000002d3d8c0;
T_184 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v00000000029cdd10_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_184.1, 8;
T_184.0 ; End of true expr.
    %load/vec4 v00000000029cf750_0;
    %flag_set/vec4 9;
    %jmp/0 T_184.2, 9;
    %load/vec4 v00000000029cdc70_0;
    %jmp/1 T_184.3, 9;
T_184.2 ; End of true expr.
    %load/vec4 v00000000029cdb30_0;
    %jmp/0 T_184.3, 9;
 ; End of false expr.
    %blend;
T_184.3;
    %jmp/0 T_184.1, 8;
 ; End of false expr.
    %blend;
T_184.1;
    %store/vec4 v00000000029cdb30_0, 0, 1;
    %jmp T_184;
    .thread T_184;
    .scope S_0000000002d937f0;
T_185 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v00000000029cf390_0;
    %flag_set/vec4 8;
    %jmp/0 T_185.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_185.1, 8;
T_185.0 ; End of true expr.
    %load/vec4 v00000000029cfc50_0;
    %flag_set/vec4 9;
    %jmp/0 T_185.2, 9;
    %load/vec4 v00000000029d0150_0;
    %jmp/1 T_185.3, 9;
T_185.2 ; End of true expr.
    %load/vec4 v00000000029cf4d0_0;
    %jmp/0 T_185.3, 9;
 ; End of false expr.
    %blend;
T_185.3;
    %jmp/0 T_185.1, 8;
 ; End of false expr.
    %blend;
T_185.1;
    %store/vec4 v00000000029cf4d0_0, 0, 1;
    %jmp T_185;
    .thread T_185;
    .scope S_0000000002d39db0;
T_186 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002a56d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v0000000002a4f770_0;
    %flag_set/vec4 9;
    %jmp/0 T_186.2, 9;
    %load/vec4 v0000000002a56cf0_0;
    %jmp/1 T_186.3, 9;
T_186.2 ; End of true expr.
    %load/vec4 v0000000002a56890_0;
    %jmp/0 T_186.3, 9;
 ; End of false expr.
    %blend;
T_186.3;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v0000000002a56890_0, 0, 1;
    %jmp T_186;
    .thread T_186;
    .scope S_0000000002d3a230;
T_187 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002a507b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_187.1, 8;
T_187.0 ; End of true expr.
    %load/vec4 v0000000002a4f810_0;
    %flag_set/vec4 9;
    %jmp/0 T_187.2, 9;
    %load/vec4 v0000000002a514d0_0;
    %jmp/1 T_187.3, 9;
T_187.2 ; End of true expr.
    %load/vec4 v0000000002a4fdb0_0;
    %jmp/0 T_187.3, 9;
 ; End of false expr.
    %blend;
T_187.3;
    %jmp/0 T_187.1, 8;
 ; End of false expr.
    %blend;
T_187.1;
    %store/vec4 v0000000002a4fdb0_0, 0, 1;
    %jmp T_187;
    .thread T_187;
    .scope S_0000000002d3a530;
T_188 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002adf390_0;
    %flag_set/vec4 8;
    %jmp/0 T_188.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_188.1, 8;
T_188.0 ; End of true expr.
    %load/vec4 v0000000002ae01f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_188.2, 9;
    %load/vec4 v0000000002ae0e70_0;
    %jmp/1 T_188.3, 9;
T_188.2 ; End of true expr.
    %load/vec4 v0000000002ae0010_0;
    %jmp/0 T_188.3, 9;
 ; End of false expr.
    %blend;
T_188.3;
    %jmp/0 T_188.1, 8;
 ; End of false expr.
    %blend;
T_188.1;
    %store/vec4 v0000000002ae0010_0, 0, 1;
    %jmp T_188;
    .thread T_188;
    .scope S_0000000002d3bdc0;
T_189 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ae0b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_189.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %load/vec4 v0000000002ae1550_0;
    %flag_set/vec4 9;
    %jmp/0 T_189.2, 9;
    %load/vec4 v0000000002adfed0_0;
    %jmp/1 T_189.3, 9;
T_189.2 ; End of true expr.
    %load/vec4 v0000000002ae0fb0_0;
    %jmp/0 T_189.3, 9;
 ; End of false expr.
    %blend;
T_189.3;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %store/vec4 v0000000002ae0fb0_0, 0, 1;
    %jmp T_189;
    .thread T_189;
    .scope S_0000000002d3ce40;
T_190 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ae23b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0000000002ae28b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_190.2, 9;
    %load/vec4 v0000000002ae32b0_0;
    %jmp/1 T_190.3, 9;
T_190.2 ; End of true expr.
    %load/vec4 v0000000002ae3d50_0;
    %jmp/0 T_190.3, 9;
 ; End of false expr.
    %blend;
T_190.3;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0000000002ae3d50_0, 0, 1;
    %jmp T_190;
    .thread T_190;
    .scope S_0000000002d3c840;
T_191 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ae6050_0;
    %flag_set/vec4 8;
    %jmp/0 T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_191.1, 8;
T_191.0 ; End of true expr.
    %load/vec4 v0000000002ae5830_0;
    %flag_set/vec4 9;
    %jmp/0 T_191.2, 9;
    %load/vec4 v0000000002ae56f0_0;
    %jmp/1 T_191.3, 9;
T_191.2 ; End of true expr.
    %load/vec4 v0000000002ae4430_0;
    %jmp/0 T_191.3, 9;
 ; End of false expr.
    %blend;
T_191.3;
    %jmp/0 T_191.1, 8;
 ; End of false expr.
    %blend;
T_191.1;
    %store/vec4 v0000000002ae4430_0, 0, 1;
    %jmp T_191;
    .thread T_191;
    .scope S_0000000002d94570;
T_192 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v00000000029f2170_0;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %load/vec4 v00000000029f45b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_192.2, 9;
    %load/vec4 v00000000029f20d0_0;
    %jmp/1 T_192.3, 9;
T_192.2 ; End of true expr.
    %load/vec4 v00000000029f2030_0;
    %jmp/0 T_192.3, 9;
 ; End of false expr.
    %blend;
T_192.3;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v00000000029f2030_0, 0, 1;
    %jmp T_192;
    .thread T_192;
    .scope S_0000000002d946f0;
T_193 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v00000000029f5af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v00000000029f4b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_193.2, 9;
    %load/vec4 v00000000029f5190_0;
    %jmp/1 T_193.3, 9;
T_193.2 ; End of true expr.
    %load/vec4 v00000000029f4ab0_0;
    %jmp/0 T_193.3, 9;
 ; End of false expr.
    %blend;
T_193.3;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v00000000029f4ab0_0, 0, 1;
    %jmp T_193;
    .thread T_193;
    .scope S_0000000002d94e70;
T_194 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dad310_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_194.1, 8;
T_194.0 ; End of true expr.
    %load/vec4 v0000000002dadd10_0;
    %flag_set/vec4 9;
    %jmp/0 T_194.2, 9;
    %load/vec4 v0000000002dad090_0;
    %jmp/1 T_194.3, 9;
T_194.2 ; End of true expr.
    %load/vec4 v0000000002dadc70_0;
    %jmp/0 T_194.3, 9;
 ; End of false expr.
    %blend;
T_194.3;
    %jmp/0 T_194.1, 8;
 ; End of false expr.
    %blend;
T_194.1;
    %store/vec4 v0000000002dadc70_0, 0, 1;
    %jmp T_194;
    .thread T_194;
    .scope S_0000000002dbe120;
T_195 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002db0330_0;
    %flag_set/vec4 8;
    %jmp/0 T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_195.1, 8;
T_195.0 ; End of true expr.
    %load/vec4 v0000000002daff70_0;
    %flag_set/vec4 9;
    %jmp/0 T_195.2, 9;
    %load/vec4 v0000000002db0e70_0;
    %jmp/1 T_195.3, 9;
T_195.2 ; End of true expr.
    %load/vec4 v0000000002dafa70_0;
    %jmp/0 T_195.3, 9;
 ; End of false expr.
    %blend;
T_195.3;
    %jmp/0 T_195.1, 8;
 ; End of false expr.
    %blend;
T_195.1;
    %store/vec4 v0000000002dafa70_0, 0, 1;
    %jmp T_195;
    .thread T_195;
    .scope S_0000000002dbe420;
T_196 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dafed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_196.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %load/vec4 v0000000002db0290_0;
    %flag_set/vec4 9;
    %jmp/0 T_196.2, 9;
    %load/vec4 v0000000002daf570_0;
    %jmp/1 T_196.3, 9;
T_196.2 ; End of true expr.
    %load/vec4 v0000000002daf9d0_0;
    %jmp/0 T_196.3, 9;
 ; End of false expr.
    %blend;
T_196.3;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %store/vec4 v0000000002daf9d0_0, 0, 1;
    %jmp T_196;
    .thread T_196;
    .scope S_0000000002dbe720;
T_197 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002daf110_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v0000000002db1050_0;
    %flag_set/vec4 9;
    %jmp/0 T_197.2, 9;
    %load/vec4 v0000000002daf070_0;
    %jmp/1 T_197.3, 9;
T_197.2 ; End of true expr.
    %load/vec4 v0000000002db0fb0_0;
    %jmp/0 T_197.3, 9;
 ; End of false expr.
    %blend;
T_197.3;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %store/vec4 v0000000002db0fb0_0, 0, 1;
    %jmp T_197;
    .thread T_197;
    .scope S_0000000002dbde20;
T_198 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002db1ff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_198.1, 8;
T_198.0 ; End of true expr.
    %load/vec4 v0000000002db2ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_198.2, 9;
    %load/vec4 v0000000002db1690_0;
    %jmp/1 T_198.3, 9;
T_198.2 ; End of true expr.
    %load/vec4 v0000000002db35d0_0;
    %jmp/0 T_198.3, 9;
 ; End of false expr.
    %blend;
T_198.3;
    %jmp/0 T_198.1, 8;
 ; End of false expr.
    %blend;
T_198.1;
    %store/vec4 v0000000002db35d0_0, 0, 1;
    %jmp T_198;
    .thread T_198;
    .scope S_0000000002dbd3a0;
T_199 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002db1190_0;
    %flag_set/vec4 8;
    %jmp/0 T_199.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %load/vec4 v0000000002db15f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_199.2, 9;
    %load/vec4 v0000000002db1c30_0;
    %jmp/1 T_199.3, 9;
T_199.2 ; End of true expr.
    %load/vec4 v0000000002db14b0_0;
    %jmp/0 T_199.3, 9;
 ; End of false expr.
    %blend;
T_199.3;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %store/vec4 v0000000002db14b0_0, 0, 1;
    %jmp T_199;
    .thread T_199;
    .scope S_0000000002dbeba0;
T_200 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002db3490_0;
    %flag_set/vec4 8;
    %jmp/0 T_200.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_200.1, 8;
T_200.0 ; End of true expr.
    %load/vec4 v0000000002db21d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_200.2, 9;
    %load/vec4 v0000000002db37b0_0;
    %jmp/1 T_200.3, 9;
T_200.2 ; End of true expr.
    %load/vec4 v0000000002db2130_0;
    %jmp/0 T_200.3, 9;
 ; End of false expr.
    %blend;
T_200.3;
    %jmp/0 T_200.1, 8;
 ; End of false expr.
    %blend;
T_200.1;
    %store/vec4 v0000000002db2130_0, 0, 1;
    %jmp T_200;
    .thread T_200;
    .scope S_0000000002dbd820;
T_201 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002db3b70_0;
    %flag_set/vec4 8;
    %jmp/0 T_201.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0000000002db5fb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_201.2, 9;
    %load/vec4 v0000000002db4d90_0;
    %jmp/1 T_201.3, 9;
T_201.2 ; End of true expr.
    %load/vec4 v0000000002db58d0_0;
    %jmp/0 T_201.3, 9;
 ; End of false expr.
    %blend;
T_201.3;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %store/vec4 v0000000002db58d0_0, 0, 1;
    %jmp T_201;
    .thread T_201;
    .scope S_0000000002d943f0;
T_202 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v00000000029be510_0;
    %flag_set/vec4 8;
    %jmp/0 T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_202.1, 8;
T_202.0 ; End of true expr.
    %load/vec4 v00000000029befb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_202.2, 9;
    %load/vec4 v00000000029bde30_0;
    %jmp/1 T_202.3, 9;
T_202.2 ; End of true expr.
    %load/vec4 v00000000029bec90_0;
    %jmp/0 T_202.3, 9;
 ; End of false expr.
    %blend;
T_202.3;
    %jmp/0 T_202.1, 8;
 ; End of false expr.
    %blend;
T_202.1;
    %store/vec4 v00000000029bec90_0, 0, 1;
    %jmp T_202;
    .thread T_202;
    .scope S_0000000002d934f0;
T_203 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v00000000029c0450_0;
    %flag_set/vec4 8;
    %jmp/0 T_203.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_203.1, 8;
T_203.0 ; End of true expr.
    %load/vec4 v00000000029bf870_0;
    %flag_set/vec4 9;
    %jmp/0 T_203.2, 9;
    %load/vec4 v00000000029bf730_0;
    %jmp/1 T_203.3, 9;
T_203.2 ; End of true expr.
    %load/vec4 v00000000029bf410_0;
    %jmp/0 T_203.3, 9;
 ; End of false expr.
    %blend;
T_203.3;
    %jmp/0 T_203.1, 8;
 ; End of false expr.
    %blend;
T_203.1;
    %store/vec4 v00000000029bf410_0, 0, 1;
    %jmp T_203;
    .thread T_203;
    .scope S_0000000002d93970;
T_204 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v000000000299fe40_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_204.1, 8;
T_204.0 ; End of true expr.
    %load/vec4 v000000000299ff80_0;
    %flag_set/vec4 9;
    %jmp/0 T_204.2, 9;
    %load/vec4 v00000000029a0200_0;
    %jmp/1 T_204.3, 9;
T_204.2 ; End of true expr.
    %load/vec4 v00000000029a0840_0;
    %jmp/0 T_204.3, 9;
 ; End of false expr.
    %blend;
T_204.3;
    %jmp/0 T_204.1, 8;
 ; End of false expr.
    %blend;
T_204.1;
    %store/vec4 v00000000029a0840_0, 0, 1;
    %jmp T_204;
    .thread T_204;
    .scope S_0000000002d93670;
T_205 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v00000000029a1740_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_205.1, 8;
T_205.0 ; End of true expr.
    %load/vec4 v000000000293b8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_205.2, 9;
    %load/vec4 v00000000029a12e0_0;
    %jmp/1 T_205.3, 9;
T_205.2 ; End of true expr.
    %load/vec4 v00000000029a1e20_0;
    %jmp/0 T_205.3, 9;
 ; End of false expr.
    %blend;
T_205.3;
    %jmp/0 T_205.1, 8;
 ; End of false expr.
    %blend;
T_205.1;
    %store/vec4 v00000000029a1e20_0, 0, 1;
    %jmp T_205;
    .thread T_205;
    .scope S_0000000002d93af0;
T_206 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dac410_0;
    %flag_set/vec4 8;
    %jmp/0 T_206.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_206.1, 8;
T_206.0 ; End of true expr.
    %load/vec4 v0000000002dae030_0;
    %flag_set/vec4 9;
    %jmp/0 T_206.2, 9;
    %load/vec4 v0000000002dada90_0;
    %jmp/1 T_206.3, 9;
T_206.2 ; End of true expr.
    %load/vec4 v0000000002dadf90_0;
    %jmp/0 T_206.3, 9;
 ; End of false expr.
    %blend;
T_206.3;
    %jmp/0 T_206.1, 8;
 ; End of false expr.
    %blend;
T_206.1;
    %store/vec4 v0000000002dadf90_0, 0, 1;
    %jmp T_206;
    .thread T_206;
    .scope S_0000000002d949f0;
T_207 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dac230_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %load/vec4 v0000000002dac730_0;
    %flag_set/vec4 9;
    %jmp/0 T_207.2, 9;
    %load/vec4 v0000000002dac690_0;
    %jmp/1 T_207.3, 9;
T_207.2 ; End of true expr.
    %load/vec4 v0000000002dae3f0_0;
    %jmp/0 T_207.3, 9;
 ; End of false expr.
    %blend;
T_207.3;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %store/vec4 v0000000002dae3f0_0, 0, 1;
    %jmp T_207;
    .thread T_207;
    .scope S_0000000002dbd9a0;
T_208 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002db3fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_208.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_208.1, 8;
T_208.0 ; End of true expr.
    %load/vec4 v0000000002db4110_0;
    %flag_set/vec4 9;
    %jmp/0 T_208.2, 9;
    %load/vec4 v0000000002db3cb0_0;
    %jmp/1 T_208.3, 9;
T_208.2 ; End of true expr.
    %load/vec4 v0000000002db5150_0;
    %jmp/0 T_208.3, 9;
 ; End of false expr.
    %blend;
T_208.3;
    %jmp/0 T_208.1, 8;
 ; End of false expr.
    %blend;
T_208.1;
    %store/vec4 v0000000002db5150_0, 0, 1;
    %jmp T_208;
    .thread T_208;
    .scope S_0000000002dbd220;
T_209 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002db5970_0;
    %flag_set/vec4 8;
    %jmp/0 T_209.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %load/vec4 v0000000002db5ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_209.2, 9;
    %load/vec4 v0000000002db5790_0;
    %jmp/1 T_209.3, 9;
T_209.2 ; End of true expr.
    %load/vec4 v0000000002db5a10_0;
    %jmp/0 T_209.3, 9;
 ; End of false expr.
    %blend;
T_209.3;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %store/vec4 v0000000002db5a10_0, 0, 1;
    %jmp T_209;
    .thread T_209;
    .scope S_0000000002dc0130;
T_210 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dbc3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0000000002dbc450_0;
    %flag_set/vec4 9;
    %jmp/0 T_210.2, 9;
    %load/vec4 v0000000002dbbb90_0;
    %jmp/1 T_210.3, 9;
T_210.2 ; End of true expr.
    %load/vec4 v0000000002dbcbd0_0;
    %jmp/0 T_210.3, 9;
 ; End of false expr.
    %blend;
T_210.3;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v0000000002dbcbd0_0, 0, 1;
    %jmp T_210;
    .thread T_210;
    .scope S_0000000002dc0bb0;
T_211 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dbbaf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_211.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_211.1, 8;
T_211.0 ; End of true expr.
    %load/vec4 v0000000002dbb5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_211.2, 9;
    %load/vec4 v0000000002dbbf50_0;
    %jmp/1 T_211.3, 9;
T_211.2 ; End of true expr.
    %load/vec4 v0000000002dbc4f0_0;
    %jmp/0 T_211.3, 9;
 ; End of false expr.
    %blend;
T_211.3;
    %jmp/0 T_211.1, 8;
 ; End of false expr.
    %blend;
T_211.1;
    %store/vec4 v0000000002dbc4f0_0, 0, 1;
    %jmp T_211;
    .thread T_211;
    .scope S_0000000002dbf230;
T_212 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002d9d7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_212.1, 8;
T_212.0 ; End of true expr.
    %load/vec4 v0000000002d9eef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_212.2, 9;
    %load/vec4 v0000000002d9e630_0;
    %jmp/1 T_212.3, 9;
T_212.2 ; End of true expr.
    %load/vec4 v0000000002d9d410_0;
    %jmp/0 T_212.3, 9;
 ; End of false expr.
    %blend;
T_212.3;
    %jmp/0 T_212.1, 8;
 ; End of false expr.
    %blend;
T_212.1;
    %store/vec4 v0000000002d9d410_0, 0, 1;
    %jmp T_212;
    .thread T_212;
    .scope S_0000000002dc02b0;
T_213 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002d9f350_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_213.1, 8;
T_213.0 ; End of true expr.
    %load/vec4 v0000000002d9ec70_0;
    %flag_set/vec4 9;
    %jmp/0 T_213.2, 9;
    %load/vec4 v0000000002d9e810_0;
    %jmp/1 T_213.3, 9;
T_213.2 ; End of true expr.
    %load/vec4 v0000000002d9e090_0;
    %jmp/0 T_213.3, 9;
 ; End of false expr.
    %blend;
T_213.3;
    %jmp/0 T_213.1, 8;
 ; End of false expr.
    %blend;
T_213.1;
    %store/vec4 v0000000002d9e090_0, 0, 1;
    %jmp T_213;
    .thread T_213;
    .scope S_0000000002dbffb0;
T_214 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002d9f530_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_214.1, 8;
T_214.0 ; End of true expr.
    %load/vec4 v0000000002d9ed10_0;
    %flag_set/vec4 9;
    %jmp/0 T_214.2, 9;
    %load/vec4 v0000000002d9e950_0;
    %jmp/1 T_214.3, 9;
T_214.2 ; End of true expr.
    %load/vec4 v0000000002d9f670_0;
    %jmp/0 T_214.3, 9;
 ; End of false expr.
    %blend;
T_214.3;
    %jmp/0 T_214.1, 8;
 ; End of false expr.
    %blend;
T_214.1;
    %store/vec4 v0000000002d9f670_0, 0, 1;
    %jmp T_214;
    .thread T_214;
    .scope S_0000000002dbf9b0;
T_215 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002d9fdf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_215.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_215.1, 8;
T_215.0 ; End of true expr.
    %load/vec4 v0000000002d9f990_0;
    %flag_set/vec4 9;
    %jmp/0 T_215.2, 9;
    %load/vec4 v0000000002da0ed0_0;
    %jmp/1 T_215.3, 9;
T_215.2 ; End of true expr.
    %load/vec4 v0000000002da04d0_0;
    %jmp/0 T_215.3, 9;
 ; End of false expr.
    %blend;
T_215.3;
    %jmp/0 T_215.1, 8;
 ; End of false expr.
    %blend;
T_215.1;
    %store/vec4 v0000000002da04d0_0, 0, 1;
    %jmp T_215;
    .thread T_215;
    .scope S_0000000002dc2ec0;
T_216 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da1d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_216.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_216.1, 8;
T_216.0 ; End of true expr.
    %load/vec4 v0000000002da01b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_216.2, 9;
    %load/vec4 v0000000002d9fad0_0;
    %jmp/1 T_216.3, 9;
T_216.2 ; End of true expr.
    %load/vec4 v0000000002d9fb70_0;
    %jmp/0 T_216.3, 9;
 ; End of false expr.
    %blend;
T_216.3;
    %jmp/0 T_216.1, 8;
 ; End of false expr.
    %blend;
T_216.1;
    %store/vec4 v0000000002d9fb70_0, 0, 1;
    %jmp T_216;
    .thread T_216;
    .scope S_0000000002dc13c0;
T_217 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da0e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_217.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_217.1, 8;
T_217.0 ; End of true expr.
    %load/vec4 v0000000002da0f70_0;
    %flag_set/vec4 9;
    %jmp/0 T_217.2, 9;
    %load/vec4 v0000000002da0430_0;
    %jmp/1 T_217.3, 9;
T_217.2 ; End of true expr.
    %load/vec4 v0000000002da1290_0;
    %jmp/0 T_217.3, 9;
 ; End of false expr.
    %blend;
T_217.3;
    %jmp/0 T_217.1, 8;
 ; End of false expr.
    %blend;
T_217.1;
    %store/vec4 v0000000002da1290_0, 0, 1;
    %jmp T_217;
    .thread T_217;
    .scope S_0000000002dbd520;
T_218 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002db6410_0;
    %flag_set/vec4 8;
    %jmp/0 T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_218.1, 8;
T_218.0 ; End of true expr.
    %load/vec4 v0000000002db74f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_218.2, 9;
    %load/vec4 v0000000002db6190_0;
    %jmp/1 T_218.3, 9;
T_218.2 ; End of true expr.
    %load/vec4 v0000000002db6cd0_0;
    %jmp/0 T_218.3, 9;
 ; End of false expr.
    %blend;
T_218.3;
    %jmp/0 T_218.1, 8;
 ; End of false expr.
    %blend;
T_218.1;
    %store/vec4 v0000000002db6cd0_0, 0, 1;
    %jmp T_218;
    .thread T_218;
    .scope S_0000000002dc0eb0;
T_219 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002db7770_0;
    %flag_set/vec4 8;
    %jmp/0 T_219.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_219.1, 8;
T_219.0 ; End of true expr.
    %load/vec4 v0000000002db6690_0;
    %flag_set/vec4 9;
    %jmp/0 T_219.2, 9;
    %load/vec4 v0000000002db7ef0_0;
    %jmp/1 T_219.3, 9;
T_219.2 ; End of true expr.
    %load/vec4 v0000000002db80d0_0;
    %jmp/0 T_219.3, 9;
 ; End of false expr.
    %blend;
T_219.3;
    %jmp/0 T_219.1, 8;
 ; End of false expr.
    %blend;
T_219.1;
    %store/vec4 v0000000002db80d0_0, 0, 1;
    %jmp T_219;
    .thread T_219;
    .scope S_0000000002dc0730;
T_220 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002db82b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_220.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_220.1, 8;
T_220.0 ; End of true expr.
    %load/vec4 v0000000002db8350_0;
    %flag_set/vec4 9;
    %jmp/0 T_220.2, 9;
    %load/vec4 v0000000002db7bd0_0;
    %jmp/1 T_220.3, 9;
T_220.2 ; End of true expr.
    %load/vec4 v0000000002db7c70_0;
    %jmp/0 T_220.3, 9;
 ; End of false expr.
    %blend;
T_220.3;
    %jmp/0 T_220.1, 8;
 ; End of false expr.
    %blend;
T_220.1;
    %store/vec4 v0000000002db7c70_0, 0, 1;
    %jmp T_220;
    .thread T_220;
    .scope S_0000000002dc08b0;
T_221 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dba650_0;
    %flag_set/vec4 8;
    %jmp/0 T_221.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_221.1, 8;
T_221.0 ; End of true expr.
    %load/vec4 v0000000002db96b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_221.2, 9;
    %load/vec4 v0000000002dba5b0_0;
    %jmp/1 T_221.3, 9;
T_221.2 ; End of true expr.
    %load/vec4 v0000000002db8c10_0;
    %jmp/0 T_221.3, 9;
 ; End of false expr.
    %blend;
T_221.3;
    %jmp/0 T_221.1, 8;
 ; End of false expr.
    %blend;
T_221.1;
    %store/vec4 v0000000002db8c10_0, 0, 1;
    %jmp T_221;
    .thread T_221;
    .scope S_0000000002dc0430;
T_222 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002db8990_0;
    %flag_set/vec4 8;
    %jmp/0 T_222.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_222.1, 8;
T_222.0 ; End of true expr.
    %load/vec4 v0000000002db9d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_222.2, 9;
    %load/vec4 v0000000002dbab50_0;
    %jmp/1 T_222.3, 9;
T_222.2 ; End of true expr.
    %load/vec4 v0000000002dba330_0;
    %jmp/0 T_222.3, 9;
 ; End of false expr.
    %blend;
T_222.3;
    %jmp/0 T_222.1, 8;
 ; End of false expr.
    %blend;
T_222.1;
    %store/vec4 v0000000002dba330_0, 0, 1;
    %jmp T_222;
    .thread T_222;
    .scope S_0000000002dbfcb0;
T_223 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dba150_0;
    %flag_set/vec4 8;
    %jmp/0 T_223.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_223.1, 8;
T_223.0 ; End of true expr.
    %load/vec4 v0000000002dbac90_0;
    %flag_set/vec4 9;
    %jmp/0 T_223.2, 9;
    %load/vec4 v0000000002db9a70_0;
    %jmp/1 T_223.3, 9;
T_223.2 ; End of true expr.
    %load/vec4 v0000000002dba3d0_0;
    %jmp/0 T_223.3, 9;
 ; End of false expr.
    %blend;
T_223.3;
    %jmp/0 T_223.1, 8;
 ; End of false expr.
    %blend;
T_223.1;
    %store/vec4 v0000000002dba3d0_0, 0, 1;
    %jmp T_223;
    .thread T_223;
    .scope S_0000000002dc1240;
T_224 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da4530_0;
    %flag_set/vec4 8;
    %jmp/0 T_224.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_224.1, 8;
T_224.0 ; End of true expr.
    %load/vec4 v0000000002da2190_0;
    %flag_set/vec4 9;
    %jmp/0 T_224.2, 9;
    %load/vec4 v0000000002da3e50_0;
    %jmp/1 T_224.3, 9;
T_224.2 ; End of true expr.
    %load/vec4 v0000000002da22d0_0;
    %jmp/0 T_224.3, 9;
 ; End of false expr.
    %blend;
T_224.3;
    %jmp/0 T_224.1, 8;
 ; End of false expr.
    %blend;
T_224.1;
    %store/vec4 v0000000002da22d0_0, 0, 1;
    %jmp T_224;
    .thread T_224;
    .scope S_0000000002dc2a40;
T_225 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da2f50_0;
    %flag_set/vec4 8;
    %jmp/0 T_225.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_225.1, 8;
T_225.0 ; End of true expr.
    %load/vec4 v0000000002da2690_0;
    %flag_set/vec4 9;
    %jmp/0 T_225.2, 9;
    %load/vec4 v0000000002da3950_0;
    %jmp/1 T_225.3, 9;
T_225.2 ; End of true expr.
    %load/vec4 v0000000002da4170_0;
    %jmp/0 T_225.3, 9;
 ; End of false expr.
    %blend;
T_225.3;
    %jmp/0 T_225.1, 8;
 ; End of false expr.
    %blend;
T_225.1;
    %store/vec4 v0000000002da4170_0, 0, 1;
    %jmp T_225;
    .thread T_225;
    .scope S_0000000002dc3c40;
T_226 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da9670_0;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %load/vec4 v0000000002da9850_0;
    %flag_set/vec4 9;
    %jmp/0 T_226.2, 9;
    %load/vec4 v0000000002da9710_0;
    %jmp/1 T_226.3, 9;
T_226.2 ; End of true expr.
    %load/vec4 v0000000002da7eb0_0;
    %jmp/0 T_226.3, 9;
 ; End of false expr.
    %blend;
T_226.3;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %store/vec4 v0000000002da7eb0_0, 0, 1;
    %jmp T_226;
    .thread T_226;
    .scope S_0000000002dc4b40;
T_227 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002daba10_0;
    %flag_set/vec4 8;
    %jmp/0 T_227.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_227.1, 8;
T_227.0 ; End of true expr.
    %load/vec4 v0000000002dab010_0;
    %flag_set/vec4 9;
    %jmp/0 T_227.2, 9;
    %load/vec4 v0000000002da9f30_0;
    %jmp/1 T_227.3, 9;
T_227.2 ; End of true expr.
    %load/vec4 v0000000002da9d50_0;
    %jmp/0 T_227.3, 9;
 ; End of false expr.
    %blend;
T_227.3;
    %jmp/0 T_227.1, 8;
 ; End of false expr.
    %blend;
T_227.1;
    %store/vec4 v0000000002da9d50_0, 0, 1;
    %jmp T_227;
    .thread T_227;
    .scope S_0000000002dc43c0;
T_228 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da9e90_0;
    %flag_set/vec4 8;
    %jmp/0 T_228.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_228.1, 8;
T_228.0 ; End of true expr.
    %load/vec4 v0000000002dab510_0;
    %flag_set/vec4 9;
    %jmp/0 T_228.2, 9;
    %load/vec4 v0000000002dab3d0_0;
    %jmp/1 T_228.3, 9;
T_228.2 ; End of true expr.
    %load/vec4 v0000000002da9b70_0;
    %jmp/0 T_228.3, 9;
 ; End of false expr.
    %blend;
T_228.3;
    %jmp/0 T_228.1, 8;
 ; End of false expr.
    %blend;
T_228.1;
    %store/vec4 v0000000002da9b70_0, 0, 1;
    %jmp T_228;
    .thread T_228;
    .scope S_0000000002dc25c0;
T_229 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002daa750_0;
    %flag_set/vec4 8;
    %jmp/0 T_229.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_229.1, 8;
T_229.0 ; End of true expr.
    %load/vec4 v0000000002da9990_0;
    %flag_set/vec4 9;
    %jmp/0 T_229.2, 9;
    %load/vec4 v0000000002dabfb0_0;
    %jmp/1 T_229.3, 9;
T_229.2 ; End of true expr.
    %load/vec4 v0000000002dac050_0;
    %jmp/0 T_229.3, 9;
 ; End of false expr.
    %blend;
T_229.3;
    %jmp/0 T_229.1, 8;
 ; End of false expr.
    %blend;
T_229.1;
    %store/vec4 v0000000002dac050_0, 0, 1;
    %jmp T_229;
    .thread T_229;
    .scope S_0000000002dc4e40;
T_230 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dec840_0;
    %flag_set/vec4 8;
    %jmp/0 T_230.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_230.1, 8;
T_230.0 ; End of true expr.
    %load/vec4 v0000000002dec200_0;
    %flag_set/vec4 9;
    %jmp/0 T_230.2, 9;
    %load/vec4 v0000000002ded9c0_0;
    %jmp/1 T_230.3, 9;
T_230.2 ; End of true expr.
    %load/vec4 v0000000002dec3e0_0;
    %jmp/0 T_230.3, 9;
 ; End of false expr.
    %blend;
T_230.3;
    %jmp/0 T_230.1, 8;
 ; End of false expr.
    %blend;
T_230.1;
    %store/vec4 v0000000002dec3e0_0, 0, 1;
    %jmp T_230;
    .thread T_230;
    .scope S_0000000002dc2740;
T_231 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dec520_0;
    %flag_set/vec4 8;
    %jmp/0 T_231.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_231.1, 8;
T_231.0 ; End of true expr.
    %load/vec4 v0000000002deba80_0;
    %flag_set/vec4 9;
    %jmp/0 T_231.2, 9;
    %load/vec4 v0000000002debc60_0;
    %jmp/1 T_231.3, 9;
T_231.2 ; End of true expr.
    %load/vec4 v0000000002dec5c0_0;
    %jmp/0 T_231.3, 9;
 ; End of false expr.
    %blend;
T_231.3;
    %jmp/0 T_231.1, 8;
 ; End of false expr.
    %blend;
T_231.1;
    %store/vec4 v0000000002dec5c0_0, 0, 1;
    %jmp T_231;
    .thread T_231;
    .scope S_0000000002dc2d40;
T_232 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dec700_0;
    %flag_set/vec4 8;
    %jmp/0 T_232.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_232.1, 8;
T_232.0 ; End of true expr.
    %load/vec4 v0000000002dedce0_0;
    %flag_set/vec4 9;
    %jmp/0 T_232.2, 9;
    %load/vec4 v0000000002dedb00_0;
    %jmp/1 T_232.3, 9;
T_232.2 ; End of true expr.
    %load/vec4 v0000000002dec7a0_0;
    %jmp/0 T_232.3, 9;
 ; End of false expr.
    %blend;
T_232.3;
    %jmp/0 T_232.1, 8;
 ; End of false expr.
    %blend;
T_232.1;
    %store/vec4 v0000000002dec7a0_0, 0, 1;
    %jmp T_232;
    .thread T_232;
    .scope S_0000000002dc31c0;
T_233 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002df0260_0;
    %flag_set/vec4 8;
    %jmp/0 T_233.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_233.1, 8;
T_233.0 ; End of true expr.
    %load/vec4 v0000000002def860_0;
    %flag_set/vec4 9;
    %jmp/0 T_233.2, 9;
    %load/vec4 v0000000002dee780_0;
    %jmp/1 T_233.3, 9;
T_233.2 ; End of true expr.
    %load/vec4 v0000000002dee5a0_0;
    %jmp/0 T_233.3, 9;
 ; End of false expr.
    %blend;
T_233.3;
    %jmp/0 T_233.1, 8;
 ; End of false expr.
    %blend;
T_233.1;
    %store/vec4 v0000000002dee5a0_0, 0, 1;
    %jmp T_233;
    .thread T_233;
    .scope S_0000000002dc3040;
T_234 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da42b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_234.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_234.1, 8;
T_234.0 ; End of true expr.
    %load/vec4 v0000000002da40d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_234.2, 9;
    %load/vec4 v0000000002da3b30_0;
    %jmp/1 T_234.3, 9;
T_234.2 ; End of true expr.
    %load/vec4 v0000000002da4710_0;
    %jmp/0 T_234.3, 9;
 ; End of false expr.
    %blend;
T_234.3;
    %jmp/0 T_234.1, 8;
 ; End of false expr.
    %blend;
T_234.1;
    %store/vec4 v0000000002da4710_0, 0, 1;
    %jmp T_234;
    .thread T_234;
    .scope S_0000000002dc3340;
T_235 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da5890_0;
    %flag_set/vec4 8;
    %jmp/0 T_235.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_235.1, 8;
T_235.0 ; End of true expr.
    %load/vec4 v0000000002da4e90_0;
    %flag_set/vec4 9;
    %jmp/0 T_235.2, 9;
    %load/vec4 v0000000002da6150_0;
    %jmp/1 T_235.3, 9;
T_235.2 ; End of true expr.
    %load/vec4 v0000000002da6ab0_0;
    %jmp/0 T_235.3, 9;
 ; End of false expr.
    %blend;
T_235.3;
    %jmp/0 T_235.1, 8;
 ; End of false expr.
    %blend;
T_235.1;
    %store/vec4 v0000000002da6ab0_0, 0, 1;
    %jmp T_235;
    .thread T_235;
    .scope S_0000000002dc1fc0;
T_236 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da56b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_236.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_236.1, 8;
T_236.0 ; End of true expr.
    %load/vec4 v0000000002da6dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_236.2, 9;
    %load/vec4 v0000000002da4f30_0;
    %jmp/1 T_236.3, 9;
T_236.2 ; End of true expr.
    %load/vec4 v0000000002da5110_0;
    %jmp/0 T_236.3, 9;
 ; End of false expr.
    %blend;
T_236.3;
    %jmp/0 T_236.1, 8;
 ; End of false expr.
    %blend;
T_236.1;
    %store/vec4 v0000000002da5110_0, 0, 1;
    %jmp T_236;
    .thread T_236;
    .scope S_0000000002dc3dc0;
T_237 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da5d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_237.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_237.1, 8;
T_237.0 ; End of true expr.
    %load/vec4 v0000000002da5e30_0;
    %flag_set/vec4 9;
    %jmp/0 T_237.2, 9;
    %load/vec4 v0000000002da54d0_0;
    %jmp/1 T_237.3, 9;
T_237.2 ; End of true expr.
    %load/vec4 v0000000002da5610_0;
    %jmp/0 T_237.3, 9;
 ; End of false expr.
    %blend;
T_237.3;
    %jmp/0 T_237.1, 8;
 ; End of false expr.
    %blend;
T_237.1;
    %store/vec4 v0000000002da5610_0, 0, 1;
    %jmp T_237;
    .thread T_237;
    .scope S_0000000002dc34c0;
T_238 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da7230_0;
    %flag_set/vec4 8;
    %jmp/0 T_238.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_238.1, 8;
T_238.0 ; End of true expr.
    %load/vec4 v0000000002da7870_0;
    %flag_set/vec4 9;
    %jmp/0 T_238.2, 9;
    %load/vec4 v0000000002da9030_0;
    %jmp/1 T_238.3, 9;
T_238.2 ; End of true expr.
    %load/vec4 v0000000002da8e50_0;
    %jmp/0 T_238.3, 9;
 ; End of false expr.
    %blend;
T_238.3;
    %jmp/0 T_238.1, 8;
 ; End of false expr.
    %blend;
T_238.1;
    %store/vec4 v0000000002da8e50_0, 0, 1;
    %jmp T_238;
    .thread T_238;
    .scope S_0000000002dc1540;
T_239 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002da8770_0;
    %flag_set/vec4 8;
    %jmp/0 T_239.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_239.1, 8;
T_239.0 ; End of true expr.
    %load/vec4 v0000000002da7690_0;
    %flag_set/vec4 9;
    %jmp/0 T_239.2, 9;
    %load/vec4 v0000000002da8810_0;
    %jmp/1 T_239.3, 9;
T_239.2 ; End of true expr.
    %load/vec4 v0000000002da7ff0_0;
    %jmp/0 T_239.3, 9;
 ; End of false expr.
    %blend;
T_239.3;
    %jmp/0 T_239.1, 8;
 ; End of false expr.
    %blend;
T_239.1;
    %store/vec4 v0000000002da7ff0_0, 0, 1;
    %jmp T_239;
    .thread T_239;
    .scope S_0000000002dc4540;
T_240 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002defd60_0;
    %flag_set/vec4 8;
    %jmp/0 T_240.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_240.1, 8;
T_240.0 ; End of true expr.
    %load/vec4 v0000000002def900_0;
    %flag_set/vec4 9;
    %jmp/0 T_240.2, 9;
    %load/vec4 v0000000002df0620_0;
    %jmp/1 T_240.3, 9;
T_240.2 ; End of true expr.
    %load/vec4 v0000000002def2c0_0;
    %jmp/0 T_240.3, 9;
 ; End of false expr.
    %blend;
T_240.3;
    %jmp/0 T_240.1, 8;
 ; End of false expr.
    %blend;
T_240.1;
    %store/vec4 v0000000002def2c0_0, 0, 1;
    %jmp T_240;
    .thread T_240;
    .scope S_0000000002dc4cc0;
T_241 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002def220_0;
    %flag_set/vec4 8;
    %jmp/0 T_241.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_241.1, 8;
T_241.0 ; End of true expr.
    %load/vec4 v0000000002def400_0;
    %flag_set/vec4 9;
    %jmp/0 T_241.2, 9;
    %load/vec4 v0000000002df0800_0;
    %jmp/1 T_241.3, 9;
T_241.2 ; End of true expr.
    %load/vec4 v0000000002def360_0;
    %jmp/0 T_241.3, 9;
 ; End of false expr.
    %blend;
T_241.3;
    %jmp/0 T_241.1, 8;
 ; End of false expr.
    %blend;
T_241.1;
    %store/vec4 v0000000002def360_0, 0, 1;
    %jmp T_241;
    .thread T_241;
    .scope S_0000000002dffc80;
T_242 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dd69a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_242.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_242.1, 8;
T_242.0 ; End of true expr.
    %load/vec4 v0000000002dd5d20_0;
    %flag_set/vec4 9;
    %jmp/0 T_242.2, 9;
    %load/vec4 v0000000002dd7300_0;
    %jmp/1 T_242.3, 9;
T_242.2 ; End of true expr.
    %load/vec4 v0000000002dd5aa0_0;
    %jmp/0 T_242.3, 9;
 ; End of false expr.
    %blend;
T_242.3;
    %jmp/0 T_242.1, 8;
 ; End of false expr.
    %blend;
T_242.1;
    %store/vec4 v0000000002dd5aa0_0, 0, 1;
    %jmp T_242;
    .thread T_242;
    .scope S_0000000002dff380;
T_243 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dd7800_0;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %load/vec4 v0000000002dd6cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0000000002dd6860_0;
    %jmp/1 T_243.3, 9;
T_243.2 ; End of true expr.
    %load/vec4 v0000000002dd6040_0;
    %jmp/0 T_243.3, 9;
 ; End of false expr.
    %blend;
T_243.3;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %store/vec4 v0000000002dd6040_0, 0, 1;
    %jmp T_243;
    .thread T_243;
    .scope S_0000000002dfe180;
T_244 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dda000_0;
    %flag_set/vec4 8;
    %jmp/0 T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_244.1, 8;
T_244.0 ; End of true expr.
    %load/vec4 v0000000002dd7f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_244.2, 9;
    %load/vec4 v0000000002dd9f60_0;
    %jmp/1 T_244.3, 9;
T_244.2 ; End of true expr.
    %load/vec4 v0000000002dd9740_0;
    %jmp/0 T_244.3, 9;
 ; End of false expr.
    %blend;
T_244.3;
    %jmp/0 T_244.1, 8;
 ; End of false expr.
    %blend;
T_244.1;
    %store/vec4 v0000000002dd9740_0, 0, 1;
    %jmp T_244;
    .thread T_244;
    .scope S_0000000002dfec00;
T_245 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dd9ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_245.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_245.1, 8;
T_245.0 ; End of true expr.
    %load/vec4 v0000000002dd9240_0;
    %flag_set/vec4 9;
    %jmp/0 T_245.2, 9;
    %load/vec4 v0000000002dd9b00_0;
    %jmp/1 T_245.3, 9;
T_245.2 ; End of true expr.
    %load/vec4 v0000000002dd96a0_0;
    %jmp/0 T_245.3, 9;
 ; End of false expr.
    %blend;
T_245.3;
    %jmp/0 T_245.1, 8;
 ; End of false expr.
    %blend;
T_245.1;
    %store/vec4 v0000000002dd96a0_0, 0, 1;
    %jmp T_245;
    .thread T_245;
    .scope S_0000000002e00d00;
T_246 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dd7e40_0;
    %flag_set/vec4 8;
    %jmp/0 T_246.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_246.1, 8;
T_246.0 ; End of true expr.
    %load/vec4 v0000000002dd8520_0;
    %flag_set/vec4 9;
    %jmp/0 T_246.2, 9;
    %load/vec4 v0000000002dd7d00_0;
    %jmp/1 T_246.3, 9;
T_246.2 ; End of true expr.
    %load/vec4 v0000000002dd7ee0_0;
    %jmp/0 T_246.3, 9;
 ; End of false expr.
    %blend;
T_246.3;
    %jmp/0 T_246.1, 8;
 ; End of false expr.
    %blend;
T_246.1;
    %store/vec4 v0000000002dd7ee0_0, 0, 1;
    %jmp T_246;
    .thread T_246;
    .scope S_0000000002dfdb80;
T_247 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dda1e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_247.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_247.1, 8;
T_247.0 ; End of true expr.
    %load/vec4 v0000000002ddb220_0;
    %flag_set/vec4 9;
    %jmp/0 T_247.2, 9;
    %load/vec4 v0000000002ddb180_0;
    %jmp/1 T_247.3, 9;
T_247.2 ; End of true expr.
    %load/vec4 v0000000002ddbd60_0;
    %jmp/0 T_247.3, 9;
 ; End of false expr.
    %blend;
T_247.3;
    %jmp/0 T_247.1, 8;
 ; End of false expr.
    %blend;
T_247.1;
    %store/vec4 v0000000002ddbd60_0, 0, 1;
    %jmp T_247;
    .thread T_247;
    .scope S_0000000002dfe900;
T_248 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ddbf40_0;
    %flag_set/vec4 8;
    %jmp/0 T_248.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_248.1, 8;
T_248.0 ; End of true expr.
    %load/vec4 v0000000002ddc080_0;
    %flag_set/vec4 9;
    %jmp/0 T_248.2, 9;
    %load/vec4 v0000000002ddc4e0_0;
    %jmp/1 T_248.3, 9;
T_248.2 ; End of true expr.
    %load/vec4 v0000000002ddbb80_0;
    %jmp/0 T_248.3, 9;
 ; End of false expr.
    %blend;
T_248.3;
    %jmp/0 T_248.1, 8;
 ; End of false expr.
    %blend;
T_248.1;
    %store/vec4 v0000000002ddbb80_0, 0, 1;
    %jmp T_248;
    .thread T_248;
    .scope S_0000000002dff800;
T_249 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002ddc6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_249.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_249.1, 8;
T_249.0 ; End of true expr.
    %load/vec4 v0000000002ddc760_0;
    %flag_set/vec4 9;
    %jmp/0 T_249.2, 9;
    %load/vec4 v0000000002ddae60_0;
    %jmp/1 T_249.3, 9;
T_249.2 ; End of true expr.
    %load/vec4 v0000000002dda960_0;
    %jmp/0 T_249.3, 9;
 ; End of false expr.
    %blend;
T_249.3;
    %jmp/0 T_249.1, 8;
 ; End of false expr.
    %blend;
T_249.1;
    %store/vec4 v0000000002dda960_0, 0, 1;
    %jmp T_249;
    .thread T_249;
    .scope S_0000000002dfe000;
T_250 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002df1e80_0;
    %flag_set/vec4 8;
    %jmp/0 T_250.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_250.1, 8;
T_250.0 ; End of true expr.
    %load/vec4 v0000000002df1c00_0;
    %flag_set/vec4 9;
    %jmp/0 T_250.2, 9;
    %load/vec4 v0000000002df0c60_0;
    %jmp/1 T_250.3, 9;
T_250.2 ; End of true expr.
    %load/vec4 v0000000002df27e0_0;
    %jmp/0 T_250.3, 9;
 ; End of false expr.
    %blend;
T_250.3;
    %jmp/0 T_250.1, 8;
 ; End of false expr.
    %blend;
T_250.1;
    %store/vec4 v0000000002df27e0_0, 0, 1;
    %jmp T_250;
    .thread T_250;
    .scope S_0000000002dfff80;
T_251 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002df10c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_251.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_251.1, 8;
T_251.0 ; End of true expr.
    %load/vec4 v0000000002df0da0_0;
    %flag_set/vec4 9;
    %jmp/0 T_251.2, 9;
    %load/vec4 v0000000002df15c0_0;
    %jmp/1 T_251.3, 9;
T_251.2 ; End of true expr.
    %load/vec4 v0000000002df1980_0;
    %jmp/0 T_251.3, 9;
 ; End of false expr.
    %blend;
T_251.3;
    %jmp/0 T_251.1, 8;
 ; End of false expr.
    %blend;
T_251.1;
    %store/vec4 v0000000002df1980_0, 0, 1;
    %jmp T_251;
    .thread T_251;
    .scope S_0000000002dffb00;
T_252 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002df1a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_252.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_252.1, 8;
T_252.0 ; End of true expr.
    %load/vec4 v0000000002df1d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_252.2, 9;
    %load/vec4 v0000000002df1840_0;
    %jmp/1 T_252.3, 9;
T_252.2 ; End of true expr.
    %load/vec4 v0000000002df21a0_0;
    %jmp/0 T_252.3, 9;
 ; End of false expr.
    %blend;
T_252.3;
    %jmp/0 T_252.1, 8;
 ; End of false expr.
    %blend;
T_252.1;
    %store/vec4 v0000000002df21a0_0, 0, 1;
    %jmp T_252;
    .thread T_252;
    .scope S_0000000002dfe600;
T_253 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002df4ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_253.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_253.1, 8;
T_253.0 ; End of true expr.
    %load/vec4 v0000000002df4c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_253.2, 9;
    %load/vec4 v0000000002df3640_0;
    %jmp/1 T_253.3, 9;
T_253.2 ; End of true expr.
    %load/vec4 v0000000002df4180_0;
    %jmp/0 T_253.3, 9;
 ; End of false expr.
    %blend;
T_253.3;
    %jmp/0 T_253.1, 8;
 ; End of false expr.
    %blend;
T_253.1;
    %store/vec4 v0000000002df4180_0, 0, 1;
    %jmp T_253;
    .thread T_253;
    .scope S_0000000002dfd400;
T_254 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002df38c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_254.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_254.1, 8;
T_254.0 ; End of true expr.
    %load/vec4 v0000000002df4a40_0;
    %flag_set/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0000000002df3c80_0;
    %jmp/1 T_254.3, 9;
T_254.2 ; End of true expr.
    %load/vec4 v0000000002df4540_0;
    %jmp/0 T_254.3, 9;
 ; End of false expr.
    %blend;
T_254.3;
    %jmp/0 T_254.1, 8;
 ; End of false expr.
    %blend;
T_254.1;
    %store/vec4 v0000000002df4540_0, 0, 1;
    %jmp T_254;
    .thread T_254;
    .scope S_0000000002dfe300;
T_255 ;
    %wait E_0000000002ce8c80;
    %load/vec4 v0000000002dd5460_0;
    %flag_set/vec4 8;
    %jmp/0 T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_255.1, 8;
T_255.0 ; End of true expr.
    %load/vec4 v0000000002dd65e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_255.2, 9;
    %load/vec4 v0000000002dd71c0_0;
    %jmp/1 T_255.3, 9;
T_255.2 ; End of true expr.
    %load/vec4 v0000000002dd5b40_0;
    %jmp/0 T_255.3, 9;
 ; End of false expr.
    %blend;
T_255.3;
    %jmp/0 T_255.1, 8;
 ; End of false expr.
    %blend;
T_255.1;
    %store/vec4 v0000000002dd5b40_0, 0, 1;
    %jmp T_255;
    .thread T_255;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./src/RegisterFile.v";
    "./src/Register.v";
    "./src/BitCell.v";
    "./src/D-Flip-Flop.v";
    "./src/ReadDecoder_4_16.v";
    "./src/WriteDecoder_4_16.v";
