// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
main

// interation

input in;
output out;

plug out from in;
endmodule
