// Seed: 1563808495
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output supply1 id_2;
  inout wire id_1;
  assign id_2 = -1 || id_4 + id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_3,
      id_3,
      id_3
  );
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1[1] = {1, -1, id_6};
endmodule
