INFO-FLOW: Workspace /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj/myproject_prj/solution1 opened at Fri Apr 05 15:54:08 UTC 2024
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 6.14 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 6.65 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj/myproject_prj/solution1 opened at Fri Apr 05 15:55:24 UTC 2024
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 1.74 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.21 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 2.08 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.33 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.38 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     cleanup_all 
INFO-FLOW: Workspace /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj/myproject_prj/solution1 opened at Tue Apr 09 20:00:52 UTC 2024
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.27 sec.
Command       ap_source done; 0.28 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 3.93 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.21 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 4.27 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 4.72 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.36 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     cleanup_all 
