Release 12.4 - par M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Fri Dec 12 18:35:59 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   la_maquina/el_z80/TheCPU/u0/Regs/Mram_RegsH11_RAMD_D1_O
   la_maquina/el_z80/TheCPU/u0/Regs/Mram_RegsL11_RAMD_D1_O
   la_maquina/la_ula/palette/Mram_lut11_RAMD_O
   la_maquina/la_ula/palette/Mram_lut12_RAMD_O


