<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.5">
  <compounddef id="arc__udma_8h" kind="file">
    <compoundname>arc_udma.h</compoundname>
    <includes local="no">stdint.h</includes>
    <includes local="no">stddef.h</includes>
    <includes local="no">string.h</includes>
    <includes refid="arc__builtin_8h" local="yes">arc/arc_builtin.h</includes>
    <includes refid="arc__cache_8h" local="yes">arc/arc_cache.h</includes>
    <incdepgraph>
      <node id="4214">
        <label>stdbool.h</label>
      </node>
      <node id="4215">
        <label>arc/arc.h</label>
        <link refid="arc_8h"/>
        <childnode refid="4216" relation="include">
        </childnode>
      </node>
      <node id="4211">
        <label>arc/arc_builtin.h</label>
        <link refid="arc__builtin_8h"/>
        <childnode refid="4212" relation="include">
        </childnode>
        <childnode refid="4215" relation="include">
        </childnode>
      </node>
      <node id="4217">
        <label>arc/arc_cache.h</label>
        <link refid="arc__cache_8h"/>
        <childnode refid="4212" relation="include">
        </childnode>
        <childnode refid="4215" relation="include">
        </childnode>
        <childnode refid="4211" relation="include">
        </childnode>
        <childnode refid="4218" relation="include">
        </childnode>
      </node>
      <node id="4208">
        <label>stdint.h</label>
      </node>
      <node id="4207">
        <label>/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h</label>
        <link refid="arc_udma.h"/>
        <childnode refid="4208" relation="include">
        </childnode>
        <childnode refid="4209" relation="include">
        </childnode>
        <childnode refid="4210" relation="include">
        </childnode>
        <childnode refid="4211" relation="include">
        </childnode>
        <childnode refid="4217" relation="include">
        </childnode>
      </node>
      <node id="4209">
        <label>stddef.h</label>
      </node>
      <node id="4212">
        <label>embARC_toolchain.h</label>
        <link refid="embARC__toolchain_8h"/>
        <childnode refid="4208" relation="include">
        </childnode>
        <childnode refid="4213" relation="include">
        </childnode>
        <childnode refid="4209" relation="include">
        </childnode>
        <childnode refid="4214" relation="include">
        </childnode>
      </node>
      <node id="4213">
        <label>limits.h</label>
      </node>
      <node id="4210">
        <label>string.h</label>
      </node>
      <node id="4218">
        <label>arc/arc_exception.h</label>
        <link refid="arc__exception_8h"/>
        <childnode refid="4212" relation="include">
        </childnode>
        <childnode refid="4215" relation="include">
        </childnode>
        <childnode refid="4211" relation="include">
        </childnode>
      </node>
      <node id="4216">
        <label>arc/arc_feature_config.h</label>
        <link refid="arc__feature__config_8h"/>
      </node>
    </incdepgraph>
    <innerclass refid="struct__dma__ctrl__field" prot="public">_dma_ctrl_field</innerclass>
    <innerclass refid="union__dma__ctrl" prot="public">_dma_ctrl</innerclass>
    <innerclass refid="struct__dma__desc" prot="public">_dma_desc</innerclass>
    <innerclass refid="struct__dma__channel" prot="public">_dma_channel</innerclass>
    <innerclass refid="struct__dma__state" prot="public">_dma_state</innerclass>
      <sectiondef kind="define">
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gae6d576ffb70ae165ab3cf26f1a5c24b0_1gae6d576ffb70ae165ab3cf26f1a5c24b0" prot="public" static="no">
        <name>CORE_DMAC_INTERNAL_VERSION</name>
        <initializer>2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Version of the DMA controller </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="61" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="61" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gaf6e87d0c5d43b4f136169f619243fe5a_1gaf6e87d0c5d43b4f136169f619243fe5a" prot="public" static="no">
        <name>DMA_MULTI_IRQ</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Multiple interrupts for DMA </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="66" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="66" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gaf16c6e745771a011277aabd659759eed_1gaf16c6e745771a011277aabd659759eed" prot="public" static="no">
        <name>DMA_IRQ_PRIO</name>
        <initializer>(<ref refid="group__ARC__HAL__EXCEPTION__INTERRUPT_gaabc533409696b211335240a4140ae844_1gaabc533409696b211335240a4140ae844" kindref="member">INT_PRI_MIN</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA IRQ priority </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="71" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="71" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga8e05b31d51dbe30264e2467c9d1650c9_1ga8e05b31d51dbe30264e2467c9d1650c9" prot="public" static="no">
        <name>DMA_IRQ_NUM_START</name>
        <initializer>20</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA IRQ start vector Number of all DMA channels </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="76" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="76" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga33e5192848954a63f872b0c7df80367a_1ga33e5192848954a63f872b0c7df80367a" prot="public" static="no">
        <name>DMA_ALL_CHANNEL_NUM</name>
        <initializer>2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Number of all aux-register based DMA channels </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="84" column="10" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga662e5971b9271b6855045bb9dbf1a654_1ga662e5971b9271b6855045bb9dbf1a654" prot="public" static="no">
        <name>DMA_REGISTER_CHANNEL_NUM</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Mask of all DMA channels at the most </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="93" column="10" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="93" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga1e656f95a8cb87b02d8a79853210ee0a_1ga1e656f95a8cb87b02d8a79853210ee0a" prot="public" static="no">
        <name>DMA_ALL_CHANNEL_MASK</name>
        <initializer>0xFFFF</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="98" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="98" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga3b5573ef57629c751ae39c5f12de6f7d_1ga3b5573ef57629c751ae39c5f12de6f7d" prot="public" static="no">
        <name>DMACTRLx_OP_OFS</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field offset: bit 0,1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="100" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga2899e234bca37fbfcff7beb307416e80_1ga2899e234bca37fbfcff7beb307416e80" prot="public" static="no">
        <name>DMACTRLx_R_OFS</name>
        <initializer>(2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field offset: bit 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="101" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga086b211216c85d46ca879d01a4ed1e98_1ga086b211216c85d46ca879d01a4ed1e98" prot="public" static="no">
        <name>DMACTRLx_DTT_OFS</name>
        <initializer>(3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field offset: bit 3,4 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="102" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="102" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gad49f849bd52d48d3f2b53ea5130251c2_1gad49f849bd52d48d3f2b53ea5130251c2" prot="public" static="no">
        <name>DMACTRLx_DWINC_OFS</name>
        <initializer>(5)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field offset: bit 5,6,7 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="103" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="103" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga93a80795d8f15775272ce151207655a8_1ga93a80795d8f15775272ce151207655a8" prot="public" static="no">
        <name>DMACTRLx_SIZE_OFS</name>
        <initializer>(8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field offset: bit 8..20 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="104" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="104" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga8c0257c0859578c2754b424f9ed6561c_1ga8c0257c0859578c2754b424f9ed6561c" prot="public" static="no">
        <name>DMACTRLx_ARB_OFS</name>
        <initializer>(21)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field offset: bit 21..28 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="105" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga31a279ac20de678a5d95139520d61482_1ga31a279ac20de678a5d95139520d61482" prot="public" static="no">
        <name>DMACTRLx_INT_OFS</name>
        <initializer>(29)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field offset: bit 29 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="106" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="106" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gade1850d1b521cc9dd20a7aaf0bb9c1fb_1gade1850d1b521cc9dd20a7aaf0bb9c1fb" prot="public" static="no">
        <name>DMACTRLx_AM_OFS</name>
        <initializer>(30)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field offset: bit 30,31 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="107" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga41d979f2c6d3f1b38eb1b9e06702d6b3_1ga41d979f2c6d3f1b38eb1b9e06702d6b3" prot="public" static="no">
        <name>DMACTRLx_OP</name>
        <param><defname>x</defname></param>
        <initializer>((x) &lt;&lt; <ref refid="group__ARC__HAL__MISC__UDMA_ga3b5573ef57629c751ae39c5f12de6f7d_1ga3b5573ef57629c751ae39c5f12de6f7d" kindref="member">DMACTRLx_OP_OFS</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field value: bit 0,1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="109" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="109" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga52e6e61880941be08bfbb3de211e0229_1ga52e6e61880941be08bfbb3de211e0229" prot="public" static="no">
        <name>DMACTRLx_R</name>
        <param><defname>x</defname></param>
        <initializer>((x) &lt;&lt; <ref refid="group__ARC__HAL__MISC__UDMA_ga2899e234bca37fbfcff7beb307416e80_1ga2899e234bca37fbfcff7beb307416e80" kindref="member">DMACTRLx_R_OFS</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field value: bit 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="110" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="110" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gacf6a1f73d4a4ecff800fa48f715f9cbc_1gacf6a1f73d4a4ecff800fa48f715f9cbc" prot="public" static="no">
        <name>DMACTRLx_DTT</name>
        <param><defname>x</defname></param>
        <initializer>((x) &lt;&lt; <ref refid="group__ARC__HAL__MISC__UDMA_ga086b211216c85d46ca879d01a4ed1e98_1ga086b211216c85d46ca879d01a4ed1e98" kindref="member">DMACTRLx_DTT_OFS</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field value: bit 3,4 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="111" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="111" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga37fcc916a26f83883a7fee1caaa0cde0_1ga37fcc916a26f83883a7fee1caaa0cde0" prot="public" static="no">
        <name>DMACTRLx_DWINC</name>
        <param><defname>x</defname></param>
        <initializer>((x) &lt;&lt; <ref refid="group__ARC__HAL__MISC__UDMA_gad49f849bd52d48d3f2b53ea5130251c2_1gad49f849bd52d48d3f2b53ea5130251c2" kindref="member">DMACTRLx_DWINC_OFS</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field value: bit 5,6,7 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="112" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="112" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gac2f590aac7504e3960cf3607c973f664_1gac2f590aac7504e3960cf3607c973f664" prot="public" static="no">
        <name>DMACTRLx_SIZE</name>
        <param><defname>x</defname></param>
        <initializer>((x) &lt;&lt; <ref refid="group__ARC__HAL__MISC__UDMA_ga93a80795d8f15775272ce151207655a8_1ga93a80795d8f15775272ce151207655a8" kindref="member">DMACTRLx_SIZE_OFS</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field value: bit 8..20 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="113" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="113" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga46a9c1990f09d7b7640534e5b396575a_1ga46a9c1990f09d7b7640534e5b396575a" prot="public" static="no">
        <name>DMACTRLx_ARB</name>
        <param><defname>x</defname></param>
        <initializer>((x) &lt;&lt; <ref refid="group__ARC__HAL__MISC__UDMA_ga8c0257c0859578c2754b424f9ed6561c_1ga8c0257c0859578c2754b424f9ed6561c" kindref="member">DMACTRLx_ARB_OFS</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field value: bit 21..28 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="114" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="114" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gad7b8fd9be8515f3be65b4809b66235f3_1gad7b8fd9be8515f3be65b4809b66235f3" prot="public" static="no">
        <name>DMACTRLx_INT</name>
        <param><defname>x</defname></param>
        <initializer>((x) &lt;&lt; <ref refid="group__ARC__HAL__MISC__UDMA_ga31a279ac20de678a5d95139520d61482_1ga31a279ac20de678a5d95139520d61482" kindref="member">DMACTRLx_INT_OFS</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field value: bit 29 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="115" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="115" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga6f6826c4c867b294c7744ae7ca10e1e0_1ga6f6826c4c867b294c7744ae7ca10e1e0" prot="public" static="no">
        <name>DMACTRLx_AM</name>
        <param><defname>x</defname></param>
        <initializer>((x) &lt;&lt; <ref refid="group__ARC__HAL__MISC__UDMA_gade1850d1b521cc9dd20a7aaf0bb9c1fb_1gade1850d1b521cc9dd20a7aaf0bb9c1fb" kindref="member">DMACTRLx_AM_OFS</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field value: bit 30,31 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="116" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="116" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gae24b57a3add49e83da7ca8726b611ab4_1gae24b57a3add49e83da7ca8726b611ab4" prot="public" static="no">
        <name>DMACTRLx_OP_MASK</name>
        <initializer><ref refid="group__ARC__HAL__MISC__UDMA_ga41d979f2c6d3f1b38eb1b9e06702d6b3_1ga41d979f2c6d3f1b38eb1b9e06702d6b3" kindref="member">DMACTRLx_OP</ref>(0x3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field mask: bit 0,1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="118" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="118" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gab75c4448785d187e51cffe9fe3348f12_1gab75c4448785d187e51cffe9fe3348f12" prot="public" static="no">
        <name>DMACTRLx_R_MASK</name>
        <initializer><ref refid="group__ARC__HAL__MISC__UDMA_ga52e6e61880941be08bfbb3de211e0229_1ga52e6e61880941be08bfbb3de211e0229" kindref="member">DMACTRLx_R</ref>(0x1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field mask: bit 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="119" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gad31a9e4496940638ae397b4e98eb524b_1gad31a9e4496940638ae397b4e98eb524b" prot="public" static="no">
        <name>DMACTRLx_DTT_MASK</name>
        <initializer><ref refid="group__ARC__HAL__MISC__UDMA_gacf6a1f73d4a4ecff800fa48f715f9cbc_1gacf6a1f73d4a4ecff800fa48f715f9cbc" kindref="member">DMACTRLx_DTT</ref>(0x3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field mask: bit 3,4 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="120" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gaaae12efddb5d280847bfe8cec54dce80_1gaaae12efddb5d280847bfe8cec54dce80" prot="public" static="no">
        <name>DMACTRLx_DWINC_MASK</name>
        <initializer><ref refid="group__ARC__HAL__MISC__UDMA_ga37fcc916a26f83883a7fee1caaa0cde0_1ga37fcc916a26f83883a7fee1caaa0cde0" kindref="member">DMACTRLx_DWINC</ref>(0x7)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field mask: bit 5,6,7 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="121" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gaf0b85ea535b49f78caedc2c15c1bb743_1gaf0b85ea535b49f78caedc2c15c1bb743" prot="public" static="no">
        <name>DMACTRLx_SIZE_MASK</name>
        <initializer><ref refid="group__ARC__HAL__MISC__UDMA_gac2f590aac7504e3960cf3607c973f664_1gac2f590aac7504e3960cf3607c973f664" kindref="member">DMACTRLx_SIZE</ref>(0x1FFF)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field mask: bit 8..20 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="122" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gaea8174d2d67026a0e77aa8b6b00cd5f2_1gaea8174d2d67026a0e77aa8b6b00cd5f2" prot="public" static="no">
        <name>DMACTRLx_ARB_MASK</name>
        <initializer><ref refid="group__ARC__HAL__MISC__UDMA_ga46a9c1990f09d7b7640534e5b396575a_1ga46a9c1990f09d7b7640534e5b396575a" kindref="member">DMACTRLx_ARB</ref>(0xFF)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field mask: bit 21..28 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="123" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga53d0a9711055e401c57d3d654b020879_1ga53d0a9711055e401c57d3d654b020879" prot="public" static="no">
        <name>DMACTRLx_INT_MASK</name>
        <initializer><ref refid="group__ARC__HAL__MISC__UDMA_gad7b8fd9be8515f3be65b4809b66235f3_1gad7b8fd9be8515f3be65b4809b66235f3" kindref="member">DMACTRLx_INT</ref>(0x1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field mask: bit 29 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="124" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gaf58c8da68a90d064668776f6c5cb7347_1gaf58c8da68a90d064668776f6c5cb7347" prot="public" static="no">
        <name>DMACTRLx_AM_MASK</name>
        <initializer><ref refid="group__ARC__HAL__MISC__UDMA_ga6f6826c4c867b294c7744ae7ca10e1e0_1ga6f6826c4c867b294c7744ae7ca10e1e0" kindref="member">DMACTRLx_AM</ref>(0x3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>bit field mask: bit 30,31 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="125" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="125" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga1ec5fe68d27f31d10ef534096fd08145_1ga1ec5fe68d27f31d10ef534096fd08145" prot="public" static="no">
        <name>DMACHANNEL</name>
        <param><defname>x</defname></param>
        <initializer>(0x1 &lt;&lt; (x))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Channel number to Bit </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="127" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga5bfc90842e558ba607b22779febaa55e_1ga5bfc90842e558ba607b22779febaa55e" prot="public" static="no">
        <name>DMA_MEMORY_CHANNEL_NUM</name>
        <initializer>((<ref refid="group__ARC__HAL__MISC__UDMA_ga33e5192848954a63f872b0c7df80367a_1ga33e5192848954a63f872b0c7df80367a" kindref="member">DMA_ALL_CHANNEL_NUM</ref>) -(<ref refid="group__ARC__HAL__MISC__UDMA_ga662e5971b9271b6855045bb9dbf1a654_1ga662e5971b9271b6855045bb9dbf1a654" kindref="member">DMA_REGISTER_CHANNEL_NUM</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Number of Memory based DMA Channel </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="243" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="243" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gaa05397c67f1ca927f140e195108d7334_1gaa05397c67f1ca927f140e195108d7334" prot="public" static="no">
        <name>DMA_CHECK_REGISTER</name>
        <param><defname>channel</defname></param>
        <initializer>(channel &gt;= (<ref refid="group__ARC__HAL__MISC__UDMA_ga5bfc90842e558ba607b22779febaa55e_1ga5bfc90842e558ba607b22779febaa55e" kindref="member">DMA_MEMORY_CHANNEL_NUM</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Check whether channel have register interface </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="253" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="253" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga953064c2f0d009a5077daa2433a639e3_1ga953064c2f0d009a5077daa2433a639e3" prot="public" static="no">
        <name>DMA_CTRL_SET_OP</name>
        <param><defname>ctrl</defname></param>
        <param><defname>val</defname></param>
        <initializer>(ctrl)-&gt;bits.op = val;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set dma_ctrl_t structure ctrl bit field - OP</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>ctrl</parametername>
</parameternamelist>
<parameterdescription>
<para>This should be dma_ctrl_t structure, and not NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>val</parametername>
</parameternamelist>
<parameterdescription>
<para>set value </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="295" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="295" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gae16af2522ce8a6ecba90d692fcf0af91_1gae16af2522ce8a6ecba90d692fcf0af91" prot="public" static="no">
        <name>DMA_CTRL_SET_RT</name>
        <param><defname>ctrl</defname></param>
        <param><defname>val</defname></param>
        <initializer>(ctrl)-&gt;bits.rt = val;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set dma_ctrl_t structure ctrl bit field - RT</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>ctrl</parametername>
</parameternamelist>
<parameterdescription>
<para>This should be dma_ctrl_t structure, and not NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>val</parametername>
</parameternamelist>
<parameterdescription>
<para>set value </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="301" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="301" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga27adf242d61f7b91b638bbc4ad95fd7e_1ga27adf242d61f7b91b638bbc4ad95fd7e" prot="public" static="no">
        <name>DMA_CTRL_SET_DTT</name>
        <param><defname>ctrl</defname></param>
        <param><defname>val</defname></param>
        <initializer>(ctrl)-&gt;bits.dtt = val;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set dma_ctrl_t structure ctrl bit field - DTT</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>ctrl</parametername>
</parameternamelist>
<parameterdescription>
<para>This should be dma_ctrl_t structure, and not NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>val</parametername>
</parameternamelist>
<parameterdescription>
<para>set value </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="307" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="307" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga4a69004fd86b7cb4f58337bf9b946989_1ga4a69004fd86b7cb4f58337bf9b946989" prot="public" static="no">
        <name>DMA_CTRL_SET_DWINC</name>
        <param><defname>ctrl</defname></param>
        <param><defname>val</defname></param>
        <initializer>(ctrl)-&gt;bits.dwinc = val;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set dma_ctrl_t structure ctrl bit field - DW/INC</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>ctrl</parametername>
</parameternamelist>
<parameterdescription>
<para>This should be dma_ctrl_t structure, and not NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>val</parametername>
</parameternamelist>
<parameterdescription>
<para>set value </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="313" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="313" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga40c309561706031ad808577793a4fdd7_1ga40c309561706031ad808577793a4fdd7" prot="public" static="no">
        <name>DMA_CTRL_BLKSZ</name>
        <param><defname>x</defname></param>
        <initializer>(x - 1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Calculate right size</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>x</parametername>
</parameternamelist>
<parameterdescription>
<para>transfer size </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>(x-1)</parametername>
</parameternamelist>
<parameterdescription>
<para>value after calculation </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="319" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="319" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga32ba6fdd3f7b0d710ac4f8453bf0a186_1ga32ba6fdd3f7b0d710ac4f8453bf0a186" prot="public" static="no">
        <name>DMA_CTRL_SET_BLKSZ</name>
        <param><defname>ctrl</defname></param>
        <param><defname>val</defname></param>
        <initializer>(ctrl)-&gt;bits.blksz = val;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set dma_ctrl_t structure ctrl bit field - BLOCKSIZE</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>ctrl</parametername>
</parameternamelist>
<parameterdescription>
<para>This should be dma_ctrl_t structure, and not NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>val</parametername>
</parameternamelist>
<parameterdescription>
<para>set value </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="325" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="325" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga37aa2e14b2c8884f4b81d76c301e7c04_1ga37aa2e14b2c8884f4b81d76c301e7c04" prot="public" static="no">
        <name>DMA_CTRL_SET_ARB</name>
        <param><defname>ctrl</defname></param>
        <param><defname>val</defname></param>
        <initializer>(ctrl)-&gt;bits.arb = val;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set dma_ctrl_t structure ctrl bit field - ARB</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>ctrl</parametername>
</parameternamelist>
<parameterdescription>
<para>This should be dma_ctrl_t structure, and not NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>val</parametername>
</parameternamelist>
<parameterdescription>
<para>set value </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="331" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="331" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_gade35d9b6153a6be05277b5d13841c91e_1gade35d9b6153a6be05277b5d13841c91e" prot="public" static="no">
        <name>DMA_CTRL_SET_INT</name>
        <param><defname>ctrl</defname></param>
        <param><defname>val</defname></param>
        <initializer>(ctrl)-&gt;bits.intm = val;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set dma_ctrl_t structure ctrl bit field - I</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>ctrl</parametername>
</parameternamelist>
<parameterdescription>
<para>This should be dma_ctrl_t structure, and not NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>val</parametername>
</parameternamelist>
<parameterdescription>
<para>set value </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="337" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="337" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga3149b76bdf33d26240875f72a7954182_1ga3149b76bdf33d26240875f72a7954182" prot="public" static="no">
        <name>DMA_CTRL_SET_AM</name>
        <param><defname>ctrl</defname></param>
        <param><defname>val</defname></param>
        <initializer>(ctrl)-&gt;bits.am = val;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set dma_ctrl_t structure ctrl bit field - AM</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>ctrl</parametername>
</parameternamelist>
<parameterdescription>
<para>This should be dma_ctrl_t structure, and not NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>val</parametername>
</parameternamelist>
<parameterdescription>
<para>set value </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="343" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="343" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__UDMA_ga3d1ae1072b84f3974de1105e8b03fdbb_1ga3d1ae1072b84f3974de1105e8b03fdbb" prot="public" static="no">
        <name>DMA_CTRL_SET_VALUE</name>
        <param><defname>ctrl</defname></param>
        <param><defname>val</defname></param>
        <initializer>(ctrl)-&gt;value = val;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set dma_ctrl_t structure ctrl value</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>ctrl</parametername>
</parameternamelist>
<parameterdescription>
<para>This should be dma_ctrl_t structure, and not NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>val</parametername>
</parameternamelist>
<parameterdescription>
<para>set value </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="350" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="350" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="enum">
      <memberdef kind="enum" id="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1ga276d4cc1d756d731dfb6ff5af7553056" prot="public" static="no">
        <name>_dma_status</name>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a5082e131014907719b0264eb16203d9c" prot="public">
          <name>DMA_IDLE</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Current DMA status is IDLE </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a864f3936f41533a2fef44a17fa1acaa2" prot="public">
          <name>DMA_BUSY</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Current DMA status is busy, in transfer </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a84120fbc33c1119fb0eedb999cf7b44d" prot="public">
          <name>DMA_ERROR</name>
          <initializer>= 2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Current DMA status is error, in transfer error </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a0361aca9c7e29d7ac9c9966d7eb54610" prot="public">
          <name>DMA_STOP</name>
          <initializer>= 3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Current DMA is stop by user </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA working status enumeration </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="150" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="150" bodyend="155"/>
      </memberdef>
      <memberdef kind="enum" id="group__ARC__HAL__MISC__UDMA_ga498dee7f1d3792d2ddd59a0ab1a4931f_1ga498dee7f1d3792d2ddd59a0ab1a4931f" prot="public" static="no">
        <name>_dma_channel_type</name>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga498dee7f1d3792d2ddd59a0ab1a4931f_1gga498dee7f1d3792d2ddd59a0ab1a4931faddf5388cd546689a825b0194475f4ecc" prot="public">
          <name>DMA_CHN_ANY</name>
          <initializer>= -1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Any channel, request one </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga498dee7f1d3792d2ddd59a0ab1a4931f_1gga498dee7f1d3792d2ddd59a0ab1a4931fa08d397f51a21ff82f2bffdba52e5ba66" prot="public">
          <name>DMA_CHN_INVALID</name>
          <initializer>= -2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Invalid channel </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel type enumeration </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="158" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="158" bodyend="161"/>
      </memberdef>
      <memberdef kind="enum" id="group__ARC__HAL__MISC__UDMA_gafd16b7227cfdebb996c941d293ddd600_1gafd16b7227cfdebb996c941d293ddd600" prot="public" static="no">
        <name>_dma_request_source</name>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gafd16b7227cfdebb996c941d293ddd600_1ggafd16b7227cfdebb996c941d293ddd600ac98b4dde779ecc897d800db2889a56b0" prot="public">
          <name>DMA_REQ_SOFT</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Software trigger </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gafd16b7227cfdebb996c941d293ddd600_1ggafd16b7227cfdebb996c941d293ddd600a0c2c7554242837a2803f9dc357ba1110" prot="public">
          <name>DMA_REQ_PERIPHERAL</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Peripheral trigger </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel request or trigger source enumeration </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="164" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="164" bodyend="167"/>
      </memberdef>
      <memberdef kind="enum" id="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1gad971167f35029882a24e9f29bed2e522" prot="public" static="no">
        <name>_dma_ctrl_op</name>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522a28add57512b5213c49f615f66a5ba357" prot="public">
          <name>DMA_INVALID_TRANSFER</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Invalid channel </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522ae0b2ace77cc98900e9a40c0e35722f21" prot="public">
          <name>DMA_SINGLE_TRANSFER</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Single Block </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522a409e96a3476db327e7b6fb46ee1eb77c" prot="public">
          <name>DMA_AUTO_LINKED_TRANSFER</name>
          <initializer>= 2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Link-List (Auto-Request) </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522a7e0d2f434646943029bc014d0ad470c1" prot="public">
          <name>DMA_MANUAL_LINKED_TRANSFER</name>
          <initializer>= 3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Link-List (Manual-Request) </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - DMA Operation (OP) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="189" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="189" bodyend="194"/>
      </memberdef>
      <memberdef kind="enum" id="group__ARC__HAL__MISC__UDMA_gaae2ba81fe06b6e3c25a58309fe2cfb91_1gaae2ba81fe06b6e3c25a58309fe2cfb91" prot="public" static="no">
        <name>_dma_ctrl_rt</name>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gaae2ba81fe06b6e3c25a58309fe2cfb91_1ggaae2ba81fe06b6e3c25a58309fe2cfb91a0ed188477aa87eae06f62eea636f1462" prot="public">
          <name>DMA_AUTO_REQUEST</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Auto-request following channel arbitration </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gaae2ba81fe06b6e3c25a58309fe2cfb91_1ggaae2ba81fe06b6e3c25a58309fe2cfb91ad082880c165df9bebb9e859191f98c10" prot="public">
          <name>DMA_MANUAL_REQUEST</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Manual-request following channel arbitration </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - Request Type (RT) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="197" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="197" bodyend="200"/>
      </memberdef>
      <memberdef kind="enum" id="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1gadadfb0518af231314689edd493b4f841" prot="public" static="no">
        <name>_dma_ctrl_dtt</name>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841a339b6191c55ddcc8418b38aa0ede78e2" prot="public">
          <name>DMA_MEM2MEM</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Memory to Memory </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841af46701d8d98bd89d65fb424a029955b4" prot="public">
          <name>DMA_MEM2AUX</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Memory to Auxiliary </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841a817545529fce53aa86be1c111bd9a5c9" prot="public">
          <name>DMA_AUX2MEM</name>
          <initializer>= 2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Auxiliary to Memory </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841a8c288da8f29320b08126d930189aa805" prot="public">
          <name>DMA_AUX2AUX</name>
          <initializer>= 3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Auxiliary to Auxiliary </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - Data Transfer Type (DTT) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="203" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="203" bodyend="208"/>
      </memberdef>
      <memberdef kind="enum" id="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1ga1f177e8a3c0fc8a0e765bb0c687655a9" prot="public" static="no">
        <name>_dma_ctrl_dwinc</name>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9af6038ac5cdc71c7759b6ac662b00224a" prot="public">
          <name>DMA_DW1INC1</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>dw=byte, inc=byte </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a8a182a05b5fc4a2ae46a2d94b88f77f1" prot="public">
          <name>DMA_DW1INC2</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>dw=byte, inc=half-word </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a9b4f3f2211ecbee3f4db62862c04f151" prot="public">
          <name>DMA_DW1INC4</name>
          <initializer>= 2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>dw=byte, inc=word </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a69a4b89f42c2827718124f837da37612" prot="public">
          <name>DMA_DW2INC2</name>
          <initializer>= 3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>dw=half-word, inc=half-word </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9acd4d2086fb027c440338f90b4e633e7c" prot="public">
          <name>DMA_DW2INC4</name>
          <initializer>= 4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>dw=half-word, inc=word </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a37db937d2a65fcd583ea608a9b41c680" prot="public">
          <name>DMA_DW4INC4</name>
          <initializer>= 5</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>dw=word, inc=word </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9ad82e3d41f288677a2ef645f7ae3f0e8c" prot="public">
          <name>DMA_DWINC_CLR</name>
          <initializer>= 6</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>clear mode (dw=word, inc=word) </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9ae13ed33e6357aa0b91c311537df60831" prot="public">
          <name>DMA_DW8INC8</name>
          <initializer>= 7</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>dw=double-word, inc=double-word(Only supported in HS) </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - Data Width/Increment (DW/INC) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="211" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="211" bodyend="220"/>
      </memberdef>
      <memberdef kind="enum" id="group__ARC__HAL__MISC__UDMA_gafdab70dc8716fc49745f38ddfc1df066_1gafdab70dc8716fc49745f38ddfc1df066" prot="public" static="no">
        <name>_dma_ctrl_int</name>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gafdab70dc8716fc49745f38ddfc1df066_1ggafdab70dc8716fc49745f38ddfc1df066ab4cd86155031538e4c2e855e99e67b6e" prot="public">
          <name>DMA_INT_DISABLE</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Interrupt disabled, no interrupt raised is on completion of a data transfer </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gafdab70dc8716fc49745f38ddfc1df066_1ggafdab70dc8716fc49745f38ddfc1df066a5eba5fdaf8dc6d06a0f39c7f26f5edf0" prot="public">
          <name>DMA_INT_ENABLE</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Interrupt enabled, a level interrupt raised on completion of a data transfer </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - Internal/External Interrupt enable (INT) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="223" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="223" bodyend="226"/>
      </memberdef>
      <memberdef kind="enum" id="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1gab14325a2538ebe990ccdde4c92e586d3" prot="public" static="no">
        <name>_dma_ctrl_am</name>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3abbbb6c231515dec2aa566f5806bfc265" prot="public">
          <name>DMA_AM_SRCNOT_DSTNOT</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>No Source or Destination Address increment </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3a607efac1f9e60075c29e336e0a3c7446" prot="public">
          <name>DMA_AM_SRCINC_DSTNOT</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Source Address incremented, Destination Address not incremented </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3a69584af0032ea042fdd8cb255c661584" prot="public">
          <name>DMA_AM_SRCNOT_DSTINC</name>
          <initializer>= 2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Source Address not incremented, Destination Address incremented </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3a22d76671c5f492fa9350378691cf0ca3" prot="public">
          <name>DMA_AM_SRCINC_DSTINC</name>
          <initializer>= 3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Source Address and Destination Address incremented </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - Address update Mode (AM) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="229" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="229" bodyend="234"/>
      </memberdef>
      <memberdef kind="enum" id="group__ARC__HAL__MISC__UDMA_ga71b0bab3c4b4272add6ba11dd273d05b_1ga71b0bab3c4b4272add6ba11dd273d05b" prot="public" static="no">
        <name>_dma_chn_prio</name>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga71b0bab3c4b4272add6ba11dd273d05b_1gga71b0bab3c4b4272add6ba11dd273d05ba43a0de233e024dfe63e1708455c892c7" prot="public">
          <name>DMA_CHN_NORM_PRIO</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Normal priority </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__ARC__HAL__MISC__UDMA_ga71b0bab3c4b4272add6ba11dd273d05b_1gga71b0bab3c4b4272add6ba11dd273d05baa7f4c1c5da47ceff1443afebf43c9b9b" prot="public">
          <name>DMA_CHN_HIGH_PRIO</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>High priority </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel priority enumeration </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="237" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="237" bodyend="240"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga67d148aa2be7a7fe322355a6474aa91e_1ga67d148aa2be7a7fe322355a6474aa91e" prot="public" static="no">
        <type>void(*</type>
        <definition>typedef void(* dma_callback_t)(void *param)</definition>
        <argsstring>)(void *param)</argsstring>
        <name>dma_callback_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>callback function for dma transfer, param should be current dma channel transfer structure dma_channel_t </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="130" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" bodystart="130" bodyend="-1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_gae9f686f29367668129d1562f3fea0a8b_1gae9f686f29367668129d1562f3fea0a8b" prot="public" static="no">
        <type>struct <ref refid="struct__dma__ctrl__field" kindref="compound">_dma_ctrl_field</ref></type>
        <definition>typedef struct _dma_ctrl_field  dma_ctrl_field_t</definition>
        <argsstring></argsstring>
        <name>dma_ctrl_field_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="141" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga32ace06fabbad31be8e5248550434dbf_1ga32ace06fabbad31be8e5248550434dbf" prot="public" static="no">
        <type>union <ref refid="union__dma__ctrl" kindref="compound">_dma_ctrl</ref></type>
        <definition>typedef union _dma_ctrl  dma_ctrl_t</definition>
        <argsstring></argsstring>
        <name>dma_ctrl_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control register union </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="147" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_gae2b60a27d68acd095c27cab358a2ce9d_1gae2b60a27d68acd095c27cab358a2ce9d" prot="public" static="no">
        <type>enum <ref refid="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1ga276d4cc1d756d731dfb6ff5af7553056" kindref="member">_dma_status</ref></type>
        <definition>typedef enum _dma_status  dma_status_t</definition>
        <argsstring></argsstring>
        <name>dma_status_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA working status enumeration </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="155" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga4ab1406bf196a260bfc24ec6f004eb38_1ga4ab1406bf196a260bfc24ec6f004eb38" prot="public" static="no">
        <type>enum <ref refid="group__ARC__HAL__MISC__UDMA_ga498dee7f1d3792d2ddd59a0ab1a4931f_1ga498dee7f1d3792d2ddd59a0ab1a4931f" kindref="member">_dma_channel_type</ref></type>
        <definition>typedef enum _dma_channel_type  dma_channel_type_t</definition>
        <argsstring></argsstring>
        <name>dma_channel_type_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel type enumeration </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="161" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga87fac76863c6c941e6363236dde6f58e_1ga87fac76863c6c941e6363236dde6f58e" prot="public" static="no">
        <type>enum <ref refid="group__ARC__HAL__MISC__UDMA_gafd16b7227cfdebb996c941d293ddd600_1gafd16b7227cfdebb996c941d293ddd600" kindref="member">_dma_request_source</ref></type>
        <definition>typedef enum _dma_request_source  dma_request_source_t</definition>
        <argsstring></argsstring>
        <name>dma_request_source_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel request or trigger source enumeration </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="167" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga70e62b9d60cf124ecc6427a59cf5e43a_1ga70e62b9d60cf124ecc6427a59cf5e43a" prot="public" static="no">
        <type>struct <ref refid="struct__dma__desc" kindref="compound">_dma_desc</ref></type>
        <definition>typedef struct _dma_desc  dma_desc_t</definition>
        <argsstring></argsstring>
        <name>dma_desc_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA descriptor (DMA channel registers) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="175" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga0d1854ef6ca92f26e35a4e869f8a157f_1ga0d1854ef6ca92f26e35a4e869f8a157f" prot="public" static="no">
        <type>struct <ref refid="struct__dma__channel" kindref="compound">_dma_channel</ref></type>
        <definition>typedef struct _dma_channel  dma_channel_t</definition>
        <argsstring></argsstring>
        <name>dma_channel_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA Channel transfer structure </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="186" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga8430596640eb5771ef5a44e913a65420_1ga8430596640eb5771ef5a44e913a65420" prot="public" static="no">
        <type>enum <ref refid="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1gad971167f35029882a24e9f29bed2e522" kindref="member">_dma_ctrl_op</ref></type>
        <definition>typedef enum _dma_ctrl_op  dma_ctrl_op_t</definition>
        <argsstring></argsstring>
        <name>dma_ctrl_op_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - DMA Operation (OP) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="194" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_gaeb82abb7da6ae9e38c45c19287b40616_1gaeb82abb7da6ae9e38c45c19287b40616" prot="public" static="no">
        <type>enum <ref refid="group__ARC__HAL__MISC__UDMA_gaae2ba81fe06b6e3c25a58309fe2cfb91_1gaae2ba81fe06b6e3c25a58309fe2cfb91" kindref="member">_dma_ctrl_rt</ref></type>
        <definition>typedef enum _dma_ctrl_rt  dma_ctrl_rt_t</definition>
        <argsstring></argsstring>
        <name>dma_ctrl_rt_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - Request Type (RT) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="200" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga29d38d8f435f4344d564522569e531b8_1ga29d38d8f435f4344d564522569e531b8" prot="public" static="no">
        <type>enum <ref refid="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1gadadfb0518af231314689edd493b4f841" kindref="member">_dma_ctrl_dtt</ref></type>
        <definition>typedef enum _dma_ctrl_dtt  dma_ctrl_dtt_t</definition>
        <argsstring></argsstring>
        <name>dma_ctrl_dtt_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - Data Transfer Type (DTT) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="208" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga9148d68057bfa06c9e32c1f17c651e68_1ga9148d68057bfa06c9e32c1f17c651e68" prot="public" static="no">
        <type>enum <ref refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1ga1f177e8a3c0fc8a0e765bb0c687655a9" kindref="member">_dma_ctrl_dwinc</ref></type>
        <definition>typedef enum _dma_ctrl_dwinc  dma_ctrl_dwinc_t</definition>
        <argsstring></argsstring>
        <name>dma_ctrl_dwinc_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - Data Width/Increment (DW/INC) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="220" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga12b792a0d4ebffe66828afe49993541b_1ga12b792a0d4ebffe66828afe49993541b" prot="public" static="no">
        <type>enum <ref refid="group__ARC__HAL__MISC__UDMA_gafdab70dc8716fc49745f38ddfc1df066_1gafdab70dc8716fc49745f38ddfc1df066" kindref="member">_dma_ctrl_int</ref></type>
        <definition>typedef enum _dma_ctrl_int  dma_ctrl_int_t</definition>
        <argsstring></argsstring>
        <name>dma_ctrl_int_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - Internal/External Interrupt enable (INT) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="226" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga0fbf02a7ca3a2839df910e6599700085_1ga0fbf02a7ca3a2839df910e6599700085" prot="public" static="no">
        <type>enum <ref refid="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1gab14325a2538ebe990ccdde4c92e586d3" kindref="member">_dma_ctrl_am</ref></type>
        <definition>typedef enum _dma_ctrl_am  dma_ctrl_am_t</definition>
        <argsstring></argsstring>
        <name>dma_ctrl_am_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel control bit field enumeration - Address update Mode (AM) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="234" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_ga810d6c59a45aa2f16572989a2a13a82b_1ga810d6c59a45aa2f16572989a2a13a82b" prot="public" static="no">
        <type>enum <ref refid="group__ARC__HAL__MISC__UDMA_ga71b0bab3c4b4272add6ba11dd273d05b_1ga71b0bab3c4b4272add6ba11dd273d05b" kindref="member">_dma_chn_prio</ref></type>
        <definition>typedef enum _dma_chn_prio  dma_chn_prio_t</definition>
        <argsstring></argsstring>
        <name>dma_chn_prio_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA channel priority enumeration </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="240" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__ARC__HAL__MISC__UDMA_gaf5a20874bcce56e9dfa0554ffa808322_1gaf5a20874bcce56e9dfa0554ffa808322" prot="public" static="no">
        <type>struct <ref refid="struct__dma__state" kindref="compound">_dma_state</ref></type>
        <definition>typedef struct _dma_state  dma_state_t</definition>
        <argsstring></argsstring>
        <name>dma_state_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA state to maintain uDMA resources </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="270" column="1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_gae06eefba765e595748af588b8d4a0fef_1gae06eefba765e595748af588b8d4a0fef" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_init</definition>
        <argsstring>(dma_state_t *state)</argsstring>
        <name>dmac_init</name>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_gaf5a20874bcce56e9dfa0554ffa808322_1gaf5a20874bcce56e9dfa0554ffa808322" kindref="member">dma_state_t</ref> *</type>
          <declname>state</declname>
        </param>
        <briefdescription>
<para>Init uDMA controller with a valid dma_state_t structure. </para>        </briefdescription>
        <detaileddescription>
<para>If you want to use this uDMA driver, you need to call the dmac_init function with a valid state, dmac will init the valid state. If initialized successfully, you can use the other uDMA APIs.</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>state</parametername>
</parameternamelist>
<parameterdescription>
<para>DMA state structure, this should not be NULL</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>-1</parametername>
</parameternamelist>
<parameterdescription>
<para>state is NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>0</parametername>
</parameternamelist>
<parameterdescription>
<para>Init successfully </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="284" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_gaa077df81d09f99dc06f9f09746bee81a_1gaa077df81d09f99dc06f9f09746bee81a" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void dmac_close</definition>
        <argsstring>(void)</argsstring>
        <name>dmac_close</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>De-init uDMA controller. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="288" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_ga8e2f3e09ce52ab0b4491dcc7dbfc354a_1ga8e2f3e09ce52ab0b4491dcc7dbfc354a" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_config_desc</definition>
        <argsstring>(dma_desc_t *desc, void *src, void *dst, uint32_t size, dma_ctrl_t *ctrl)</argsstring>
        <name>dmac_config_desc</name>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga70e62b9d60cf124ecc6427a59cf5e43a_1ga70e62b9d60cf124ecc6427a59cf5e43a" kindref="member">dma_desc_t</ref> *</type>
          <declname>desc</declname>
        </param>
        <param>
          <type>void *</type>
          <declname>src</declname>
        </param>
        <param>
          <type>void *</type>
          <declname>dst</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga32ace06fabbad31be8e5248550434dbf_1ga32ace06fabbad31be8e5248550434dbf" kindref="member">dma_ctrl_t</ref> *</type>
          <declname>ctrl</declname>
        </param>
        <briefdescription>
<para>Configure uDMA descriptor with source/destination address, transfer size in bytes and ctrl mode. </para>        </briefdescription>
        <detaileddescription>
<para>Note: The DMALLPx of desc will be set to NULL in this function, and DMACTRLx of desc will be set with right transfer size</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>desc</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA descriptor, this should not be NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>src</parametername>
</parameternamelist>
<parameterdescription>
<para>source address </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>dst</parametername>
</parameternamelist>
<parameterdescription>
<para>destination address </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">size</parametername>
</parameternamelist>
<parameterdescription>
<para>actual transfer size in bytes </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>ctrl</parametername>
</parameternamelist>
<parameterdescription>
<para>DMA channel control value</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>-1</parametername>
</parameternamelist>
<parameterdescription>
<para>desc is NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>0</parametername>
</parameternamelist>
<parameterdescription>
<para>OK </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="368" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_ga51f97eff40bff94fd6643a90b6b9d73e_1ga51f97eff40bff94fd6643a90b6b9d73e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_desc_add_linked</definition>
        <argsstring>(dma_desc_t *head, dma_desc_t *next)</argsstring>
        <name>dmac_desc_add_linked</name>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga70e62b9d60cf124ecc6427a59cf5e43a_1ga70e62b9d60cf124ecc6427a59cf5e43a" kindref="member">dma_desc_t</ref> *</type>
          <declname>head</declname>
        </param>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga70e62b9d60cf124ecc6427a59cf5e43a_1ga70e62b9d60cf124ecc6427a59cf5e43a" kindref="member">dma_desc_t</ref> *</type>
          <declname>next</declname>
        </param>
        <briefdescription>
<para>Add linked descriptor for uDMA, head -&gt; next. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>head</parametername>
</parameternamelist>
<parameterdescription>
<para>head uDMA descriptor, should not be NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>next</parametername>
</parameternamelist>
<parameterdescription>
<para>next uDMA descriptor, could be NULL</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>-1</parametername>
</parameternamelist>
<parameterdescription>
<para>head is NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>0</parametername>
</parameternamelist>
<parameterdescription>
<para>OK </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="378" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_gaa984f158247d9697415e110803b88d89_1gaa984f158247d9697415e110803b88d89" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_init_channel</definition>
        <argsstring>(dma_channel_t *dma_chn)</argsstring>
        <name>dmac_init_channel</name>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga0d1854ef6ca92f26e35a4e869f8a157f_1ga0d1854ef6ca92f26e35a4e869f8a157f" kindref="member">dma_channel_t</ref> *</type>
          <declname>dma_chn</declname>
        </param>
        <briefdescription>
<para>Init a dma_channel_t structure - dma_chn with initial value. </para>        </briefdescription>
        <detaileddescription>
<para>Note: Channel will be set to DMA_CHN_INVALID</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>dma_chn</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA channel structure, should not be NULL</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>-1</parametername>
</parameternamelist>
<parameterdescription>
<para>dma_chn is NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>0</parametername>
</parameternamelist>
<parameterdescription>
<para>OK </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="389" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_ga6f154bbe1f60e53ef950cfd83463bfd6_1ga6f154bbe1f60e53ef950cfd83463bfd6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_config_channel</definition>
        <argsstring>(dma_channel_t *dma_chn, dma_desc_t *desc)</argsstring>
        <name>dmac_config_channel</name>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga0d1854ef6ca92f26e35a4e869f8a157f_1ga0d1854ef6ca92f26e35a4e869f8a157f" kindref="member">dma_channel_t</ref> *</type>
          <declname>dma_chn</declname>
        </param>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga70e62b9d60cf124ecc6427a59cf5e43a_1ga70e62b9d60cf124ecc6427a59cf5e43a" kindref="member">dma_desc_t</ref> *</type>
          <declname>desc</declname>
        </param>
        <briefdescription>
<para>Configure uDMA channel with uDMA descriptor. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>dma_chn</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA channel structure, should not be NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>desc</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA descriptor</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>-1</parametername>
</parameternamelist>
<parameterdescription>
<para>dma_chn is NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>0</parametername>
</parameternamelist>
<parameterdescription>
<para>OK </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="399" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_gaaff2446b924c369ec11cd71a6aa0f185_1gaaff2446b924c369ec11cd71a6aa0f185" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_reserve_channel</definition>
        <argsstring>(int32_t channel, dma_channel_t *dma_chn, dma_request_source_t source)</argsstring>
        <name>dmac_reserve_channel</name>
        <param>
          <type>int32_t</type>
          <declname>channel</declname>
        </param>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga0d1854ef6ca92f26e35a4e869f8a157f_1ga0d1854ef6ca92f26e35a4e869f8a157f" kindref="member">dma_channel_t</ref> *</type>
          <declname>dma_chn</declname>
        </param>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga87fac76863c6c941e6363236dde6f58e_1ga87fac76863c6c941e6363236dde6f58e" kindref="member">dma_request_source_t</ref></type>
          <declname>source</declname>
        </param>
        <briefdescription>
<para>Reserve a DMA channel, and bind it with dma_chn, and set the dma trigger source. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">channel</parametername>
</parameternamelist>
<parameterdescription>
<para>This can be DMA_CHN_ANY or any valid channel id. For DMA_CHN_ANY, it will try to peek an available channel. For any valid channel id, it will try to reserve that channel. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>dma_chn</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA channel structure, should not be NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">source</parametername>
</parameternamelist>
<parameterdescription>
<para>DMA trigger source, this can be any value in dma_request_source_t enum</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>DMA_CHN_INVALID</parametername>
</parameternamelist>
<parameterdescription>
<para>dma_chn is NULL, or channel is not a valid one, or there is no channel available now </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>0-DMA_ALL_CHANNEL_NUM</parametername>
</parameternamelist>
<parameterdescription>
<para>the channel id that reserved </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="419" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_gaa8def3178273523539defa6f8b832b1a_1gaa8def3178273523539defa6f8b832b1a" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_start_channel</definition>
        <argsstring>(dma_channel_t *dma_chn, dma_callback_t callback, uint32_t priority)</argsstring>
        <name>dmac_start_channel</name>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga0d1854ef6ca92f26e35a4e869f8a157f_1ga0d1854ef6ca92f26e35a4e869f8a157f" kindref="member">dma_channel_t</ref> *</type>
          <declname>dma_chn</declname>
        </param>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga67d148aa2be7a7fe322355a6474aa91e_1ga67d148aa2be7a7fe322355a6474aa91e" kindref="member">dma_callback_t</ref></type>
          <declname>callback</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>priority</declname>
        </param>
        <briefdescription>
<para>Start uDMA transfer for dma_chn, and set callback and transfer priority. </para>        </briefdescription>
        <detaileddescription>
<para>Note: When callback is NULL, then all INT field in DMA descriptor will be set to interrupt disable, otherwise it will be set to interrupt enable.</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>dma_chn</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA channel structure, should not be NULL </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">callback</parametername>
</parameternamelist>
<parameterdescription>
<para>callback function, when DMA transfer is done, it will be called with parameter which value is dma_chn </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">priority</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA transfer priority</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>-1</parametername>
</parameternamelist>
<parameterdescription>
<para>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one or dma_chn is still in transfer </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>-2</parametername>
</parameternamelist>
<parameterdescription>
<para>When channel is a aux-based channel, the dma descriptor should not be a linked list. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>0</parametername>
</parameternamelist>
<parameterdescription>
<para>OK </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="439" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_ga327765a1898fb1689b29cfb206aabba9_1ga327765a1898fb1689b29cfb206aabba9" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_stop_channel</definition>
        <argsstring>(dma_channel_t *dma_chn)</argsstring>
        <name>dmac_stop_channel</name>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga0d1854ef6ca92f26e35a4e869f8a157f_1ga0d1854ef6ca92f26e35a4e869f8a157f" kindref="member">dma_channel_t</ref> *</type>
          <declname>dma_chn</declname>
        </param>
        <briefdescription>
<para>Stop uDMA transfer for dma_chn. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>dma_chn</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA channel structure, should not be NULL</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>-1</parametername>
</parameternamelist>
<parameterdescription>
<para>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>0</parametername>
</parameternamelist>
<parameterdescription>
<para>OK </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="450" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_ga2daa51afce8f5eefce45288a8181672b_1ga2daa51afce8f5eefce45288a8181672b" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_release_channel</definition>
        <argsstring>(dma_channel_t *dma_chn)</argsstring>
        <name>dmac_release_channel</name>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga0d1854ef6ca92f26e35a4e869f8a157f_1ga0d1854ef6ca92f26e35a4e869f8a157f" kindref="member">dma_channel_t</ref> *</type>
          <declname>dma_chn</declname>
        </param>
        <briefdescription>
<para>Release the channel used by dma_chn. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>dma_chn</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA channel structure, should not be NULL</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>-1</parametername>
</parameternamelist>
<parameterdescription>
<para>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>0</parametername>
</parameternamelist>
<parameterdescription>
<para>OK </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="460" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_ga2ee0fc0dcd0134c3243918961b6b1684_1ga2ee0fc0dcd0134c3243918961b6b1684" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_wait_channel</definition>
        <argsstring>(dma_channel_t *dma_chn)</argsstring>
        <name>dmac_wait_channel</name>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga0d1854ef6ca92f26e35a4e869f8a157f_1ga0d1854ef6ca92f26e35a4e869f8a157f" kindref="member">dma_channel_t</ref> *</type>
          <declname>dma_chn</declname>
        </param>
        <briefdescription>
<para>Wait until channel transfer is done. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>dma_chn</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA channel structure, should not be NULL</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>-1</parametername>
</parameternamelist>
<parameterdescription>
<para>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>DMA_IDLE</parametername>
</parameternamelist>
<parameterdescription>
<para>Transfer is done without error </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>DMA_ERROR</parametername>
</parameternamelist>
<parameterdescription>
<para>Transfer is done with error </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="471" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_ga5cdbefc94c44553c2e42d016d6cfb54f_1ga5cdbefc94c44553c2e42d016d6cfb54f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_check_channel</definition>
        <argsstring>(dma_channel_t *dma_chn)</argsstring>
        <name>dmac_check_channel</name>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga0d1854ef6ca92f26e35a4e869f8a157f_1ga0d1854ef6ca92f26e35a4e869f8a157f" kindref="member">dma_channel_t</ref> *</type>
          <declname>dma_chn</declname>
        </param>
        <briefdescription>
<para>Check channel transfer status. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>dma_chn</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA channel structure, should not be NULL</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>-1</parametername>
</parameternamelist>
<parameterdescription>
<para>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>DMA_BUSY</parametername>
</parameternamelist>
<parameterdescription>
<para>Still in transfer state </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>DMA_IDLE</parametername>
</parameternamelist>
<parameterdescription>
<para>Transfer is done without error </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>DMA_ERROR</parametername>
</parameternamelist>
<parameterdescription>
<para>Transfer is done with error </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="483" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__UDMA_gafb0b911e1d6f13309597253cdd6e07d6_1gafb0b911e1d6f13309597253cdd6e07d6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dmac_clear_channel</definition>
        <argsstring>(dma_channel_t *dma_chn)</argsstring>
        <name>dmac_clear_channel</name>
        <param>
          <type><ref refid="group__ARC__HAL__MISC__UDMA_ga0d1854ef6ca92f26e35a4e869f8a157f_1ga0d1854ef6ca92f26e35a4e869f8a157f" kindref="member">dma_channel_t</ref> *</type>
          <declname>dma_chn</declname>
        </param>
        <briefdescription>
<para>Clear channel transfer status and set it to DMA_IDLE. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>dma_chn</parametername>
</parameternamelist>
<parameterdescription>
<para>uDMA channel structure, should not be NULL</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>-1</parametername>
</parameternamelist>
<parameterdescription>
<para>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>0</parametername>
</parameternamelist>
<parameterdescription>
<para>OK </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h" line="493" column="1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>header file of ARC uDMA driver </para>    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment"><sp/><sp/><sp/>---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="preprocessor">#ifndef<sp/>_ARC_UDMA_H_</highlight></codeline>
<codeline lineno="42"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>_ARC_UDMA_H_</highlight></codeline>
<codeline lineno="43"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;stdint.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;stddef.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;string.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc__builtin_8h" kindref="compound">arc/arc_builtin.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc__cache_8h" kindref="compound">arc/arc_cache.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49"><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>OS_FREERTOS</highlight></codeline>
<codeline lineno="51"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="os__hal__inc_8h" kindref="compound">os_hal_inc.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="53"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>__ASSEMBLY__</highlight></codeline>
<codeline lineno="55"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight></codeline>
<codeline lineno="56"><highlight class="preprocessor"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="57"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="58"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="59"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>CORE_DMAC_INTERNAL_VERSION</highlight></codeline>
<codeline lineno="60"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="61" refid="group__ARC__HAL__MISC__UDMA_gae6d576ffb70ae165ab3cf26f1a5c24b0_1gae6d576ffb70ae165ab3cf26f1a5c24b0" refkind="member"><highlight class="preprocessor">#define<sp/>CORE_DMAC_INTERNAL_VERSION<sp/><sp/><sp/><sp/><sp/><sp/>2</highlight></codeline>
<codeline lineno="62"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="63"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>DMA_MULTI_IRQ</highlight></codeline>
<codeline lineno="65"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="66" refid="group__ARC__HAL__MISC__UDMA_gaf6e87d0c5d43b4f136169f619243fe5a_1gaf6e87d0c5d43b4f136169f619243fe5a" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_MULTI_IRQ<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight></codeline>
<codeline lineno="67"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="68"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>DMA_IRQ_PRIO</highlight></codeline>
<codeline lineno="70"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="71" refid="group__ARC__HAL__MISC__UDMA_gaf16c6e745771a011277aabd659759eed_1gaf16c6e745771a011277aabd659759eed" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_IRQ_PRIO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(INT_PRI_MIN)</highlight></codeline>
<codeline lineno="72"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="73"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>DMA_IRQ_NUM_START</highlight></codeline>
<codeline lineno="75"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="76" refid="group__ARC__HAL__MISC__UDMA_ga8e05b31d51dbe30264e2467c9d1650c9_1ga8e05b31d51dbe30264e2467c9d1650c9" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_IRQ_NUM_START<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>20</highlight></codeline>
<codeline lineno="77"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="78"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>DMA_ALL_CHANNEL_NUM</highlight></codeline>
<codeline lineno="80"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="81"><highlight class="preprocessor">#ifdef<sp/><sp/>CORE_DMAC_CHANNELS</highlight></codeline>
<codeline lineno="82"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DMA_ALL_CHANNEL_NUM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CORE_DMAC_CHANNELS</highlight></codeline>
<codeline lineno="83"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#else</highlight></codeline>
<codeline lineno="84" refid="group__ARC__HAL__MISC__UDMA_ga33e5192848954a63f872b0c7df80367a_1ga33e5192848954a63f872b0c7df80367a" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DMA_ALL_CHANNEL_NUM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2</highlight></codeline>
<codeline lineno="85"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="86"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="87"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>DMA_REGISTER_CHANNEL_NUM</highlight></codeline>
<codeline lineno="89"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="90"><highlight class="preprocessor">#ifdef<sp/><sp/>CORE_DMAC_REGISTERS</highlight></codeline>
<codeline lineno="91"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DMA_REGISTER_CHANNEL_NUM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CORE_DMAC_REGISTERS</highlight></codeline>
<codeline lineno="92"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#else</highlight></codeline>
<codeline lineno="93" refid="group__ARC__HAL__MISC__UDMA_ga662e5971b9271b6855045bb9dbf1a654_1ga662e5971b9271b6855045bb9dbf1a654" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DMA_REGISTER_CHANNEL_NUM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight></codeline>
<codeline lineno="94"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="95"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="96"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="98" refid="group__ARC__HAL__MISC__UDMA_ga1e656f95a8cb87b02d8a79853210ee0a_1ga1e656f95a8cb87b02d8a79853210ee0a" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_ALL_CHANNEL_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0xFFFF</highlight></codeline>
<codeline lineno="99"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100" refid="group__ARC__HAL__MISC__UDMA_ga3b5573ef57629c751ae39c5f12de6f7d_1ga3b5573ef57629c751ae39c5f12de6f7d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMACTRLx_OP_OFS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="101" refid="group__ARC__HAL__MISC__UDMA_ga2899e234bca37fbfcff7beb307416e80_1ga2899e234bca37fbfcff7beb307416e80" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_R_OFS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(2)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="102" refid="group__ARC__HAL__MISC__UDMA_ga086b211216c85d46ca879d01a4ed1e98_1ga086b211216c85d46ca879d01a4ed1e98" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_DTT_OFS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="103" refid="group__ARC__HAL__MISC__UDMA_gad49f849bd52d48d3f2b53ea5130251c2_1gad49f849bd52d48d3f2b53ea5130251c2" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_DWINC_OFS<sp/><sp/><sp/><sp/><sp/><sp/>(5)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="104" refid="group__ARC__HAL__MISC__UDMA_ga93a80795d8f15775272ce151207655a8_1ga93a80795d8f15775272ce151207655a8" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_SIZE_OFS<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(8)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="105" refid="group__ARC__HAL__MISC__UDMA_ga8c0257c0859578c2754b424f9ed6561c_1ga8c0257c0859578c2754b424f9ed6561c" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_ARB_OFS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(21)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="106" refid="group__ARC__HAL__MISC__UDMA_ga31a279ac20de678a5d95139520d61482_1ga31a279ac20de678a5d95139520d61482" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_INT_OFS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(29)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="107" refid="group__ARC__HAL__MISC__UDMA_gade1850d1b521cc9dd20a7aaf0bb9c1fb_1gade1850d1b521cc9dd20a7aaf0bb9c1fb" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_AM_OFS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(30)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="109" refid="group__ARC__HAL__MISC__UDMA_ga41d979f2c6d3f1b38eb1b9e06702d6b3_1ga41d979f2c6d3f1b38eb1b9e06702d6b3" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_OP(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((x)<sp/>&lt;&lt;<sp/>DMACTRLx_OP_OFS)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="110" refid="group__ARC__HAL__MISC__UDMA_ga52e6e61880941be08bfbb3de211e0229_1ga52e6e61880941be08bfbb3de211e0229" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_R(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((x)<sp/>&lt;&lt;<sp/>DMACTRLx_R_OFS)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="111" refid="group__ARC__HAL__MISC__UDMA_gacf6a1f73d4a4ecff800fa48f715f9cbc_1gacf6a1f73d4a4ecff800fa48f715f9cbc" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_DTT(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((x)<sp/>&lt;&lt;<sp/>DMACTRLx_DTT_OFS)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="112" refid="group__ARC__HAL__MISC__UDMA_ga37fcc916a26f83883a7fee1caaa0cde0_1ga37fcc916a26f83883a7fee1caaa0cde0" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_DWINC(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((x)<sp/>&lt;&lt;<sp/>DMACTRLx_DWINC_OFS)<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="113" refid="group__ARC__HAL__MISC__UDMA_gac2f590aac7504e3960cf3607c973f664_1gac2f590aac7504e3960cf3607c973f664" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_SIZE(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((x)<sp/>&lt;&lt;<sp/>DMACTRLx_SIZE_OFS)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="114" refid="group__ARC__HAL__MISC__UDMA_ga46a9c1990f09d7b7640534e5b396575a_1ga46a9c1990f09d7b7640534e5b396575a" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_ARB(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((x)<sp/>&lt;&lt;<sp/>DMACTRLx_ARB_OFS)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="115" refid="group__ARC__HAL__MISC__UDMA_gad7b8fd9be8515f3be65b4809b66235f3_1gad7b8fd9be8515f3be65b4809b66235f3" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_INT(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((x)<sp/>&lt;&lt;<sp/>DMACTRLx_INT_OFS)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="116" refid="group__ARC__HAL__MISC__UDMA_ga6f6826c4c867b294c7744ae7ca10e1e0_1ga6f6826c4c867b294c7744ae7ca10e1e0" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_AM(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((x)<sp/>&lt;&lt;<sp/>DMACTRLx_AM_OFS)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="118" refid="group__ARC__HAL__MISC__UDMA_gae24b57a3add49e83da7ca8726b611ab4_1gae24b57a3add49e83da7ca8726b611ab4" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_OP_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DMACTRLx_OP(0x3)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="119" refid="group__ARC__HAL__MISC__UDMA_gab75c4448785d187e51cffe9fe3348f12_1gab75c4448785d187e51cffe9fe3348f12" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_R_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DMACTRLx_R(0x1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="120" refid="group__ARC__HAL__MISC__UDMA_gad31a9e4496940638ae397b4e98eb524b_1gad31a9e4496940638ae397b4e98eb524b" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_DTT_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/>DMACTRLx_DTT(0x3)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="121" refid="group__ARC__HAL__MISC__UDMA_gaaae12efddb5d280847bfe8cec54dce80_1gaaae12efddb5d280847bfe8cec54dce80" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_DWINC_MASK<sp/><sp/><sp/><sp/><sp/>DMACTRLx_DWINC(0x7)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="122" refid="group__ARC__HAL__MISC__UDMA_gaf0b85ea535b49f78caedc2c15c1bb743_1gaf0b85ea535b49f78caedc2c15c1bb743" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_SIZE_MASK<sp/><sp/><sp/><sp/><sp/><sp/>DMACTRLx_SIZE(0x1FFF)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="123" refid="group__ARC__HAL__MISC__UDMA_gaea8174d2d67026a0e77aa8b6b00cd5f2_1gaea8174d2d67026a0e77aa8b6b00cd5f2" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_ARB_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/>DMACTRLx_ARB(0xFF)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="124" refid="group__ARC__HAL__MISC__UDMA_ga53d0a9711055e401c57d3d654b020879_1ga53d0a9711055e401c57d3d654b020879" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_INT_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/>DMACTRLx_INT(0x1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="125" refid="group__ARC__HAL__MISC__UDMA_gaf58c8da68a90d064668776f6c5cb7347_1gaf58c8da68a90d064668776f6c5cb7347" refkind="member"><highlight class="preprocessor">#define<sp/>DMACTRLx_AM_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DMACTRLx_AM(0x3)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="127" refid="group__ARC__HAL__MISC__UDMA_ga1ec5fe68d27f31d10ef534096fd08145_1ga1ec5fe68d27f31d10ef534096fd08145" refkind="member"><highlight class="preprocessor">#define<sp/>DMACHANNEL(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1<sp/>&lt;&lt;<sp/>(x))<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="130" refid="group__ARC__HAL__MISC__UDMA_ga67d148aa2be7a7fe322355a6474aa91e_1ga67d148aa2be7a7fe322355a6474aa91e" refkind="member"><highlight class="preprocessor">typedef<sp/>void<sp/>(*dma_callback_t)<sp/>(void<sp/>*param);</highlight></codeline>
<codeline lineno="131"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="132" refid="struct__dma__ctrl__field" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="struct__dma__ctrl__field" kindref="compound">_dma_ctrl_field</ref><sp/>{</highlight></codeline>
<codeline lineno="133" refid="struct__dma__ctrl__field_a4ad189cf64f5a1eceaeaf77e2d721c4b_1a4ad189cf64f5a1eceaeaf77e2d721c4b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__ctrl__field_a4ad189cf64f5a1eceaeaf77e2d721c4b_1a4ad189cf64f5a1eceaeaf77e2d721c4b" kindref="member">op</ref><sp/><sp/><sp/><sp/>:<sp/>2;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="134" refid="struct__dma__ctrl__field_ac22c2e1bf4943aceb69fe59428a85213_1ac22c2e1bf4943aceb69fe59428a85213" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__ctrl__field_ac22c2e1bf4943aceb69fe59428a85213_1ac22c2e1bf4943aceb69fe59428a85213" kindref="member">rt</ref><sp/><sp/><sp/><sp/>:<sp/>1;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="135" refid="struct__dma__ctrl__field_ad977ffa3ad510db567b7dbe0d3eeda53_1ad977ffa3ad510db567b7dbe0d3eeda53" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__ctrl__field_ad977ffa3ad510db567b7dbe0d3eeda53_1ad977ffa3ad510db567b7dbe0d3eeda53" kindref="member">dtt</ref><sp/><sp/><sp/>:<sp/>2;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="136" refid="struct__dma__ctrl__field_a6d60860fc8a55afb30c11ec3fed5de4a_1a6d60860fc8a55afb30c11ec3fed5de4a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__ctrl__field_a6d60860fc8a55afb30c11ec3fed5de4a_1a6d60860fc8a55afb30c11ec3fed5de4a" kindref="member">dwinc</ref><sp/>:<sp/>3;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="137" refid="struct__dma__ctrl__field_a4dd2892eb63fb14df9d934f88436b3e9_1a4dd2892eb63fb14df9d934f88436b3e9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__ctrl__field_a4dd2892eb63fb14df9d934f88436b3e9_1a4dd2892eb63fb14df9d934f88436b3e9" kindref="member">blksz</ref><sp/>:<sp/>13;<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="138" refid="struct__dma__ctrl__field_a5e815ebda1e4e09c57c6fe4d4d215ade_1a5e815ebda1e4e09c57c6fe4d4d215ade" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__ctrl__field_a5e815ebda1e4e09c57c6fe4d4d215ade_1a5e815ebda1e4e09c57c6fe4d4d215ade" kindref="member">arb</ref><sp/><sp/><sp/>:<sp/>8;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="139" refid="struct__dma__ctrl__field_ac4785e8104f00583dc9d6893bc44a207_1ac4785e8104f00583dc9d6893bc44a207" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__ctrl__field_ac4785e8104f00583dc9d6893bc44a207_1ac4785e8104f00583dc9d6893bc44a207" kindref="member">intm</ref><sp/><sp/>:<sp/>1;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="140" refid="struct__dma__ctrl__field_af9b8075715fad1e75ed2aa0702b1551f_1af9b8075715fad1e75ed2aa0702b1551f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__ctrl__field_af9b8075715fad1e75ed2aa0702b1551f_1af9b8075715fad1e75ed2aa0702b1551f" kindref="member">am</ref><sp/><sp/><sp/><sp/>:<sp/>2;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="141"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_gae9f686f29367668129d1562f3fea0a8b_1gae9f686f29367668129d1562f3fea0a8b" kindref="member">dma_ctrl_field_t</ref>;</highlight></codeline>
<codeline lineno="142"><highlight class="normal"></highlight></codeline>
<codeline lineno="144" refid="union__dma__ctrl" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">union<sp/></highlight><highlight class="normal"><ref refid="union__dma__ctrl" kindref="compound">_dma_ctrl</ref><sp/>{</highlight></codeline>
<codeline lineno="145" refid="union__dma__ctrl_a3935a488705887e8d090e9c0397c7f48_1a3935a488705887e8d090e9c0397c7f48" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="struct__dma__ctrl__field" kindref="compound">dma_ctrl_field_t</ref><sp/><ref refid="union__dma__ctrl_a3935a488705887e8d090e9c0397c7f48_1a3935a488705887e8d090e9c0397c7f48" kindref="member">bits</ref>;<sp/><sp/></highlight></codeline>
<codeline lineno="146" refid="union__dma__ctrl_a6c274621c4d7d5f6d7fbcd99b7056d23_1a6c274621c4d7d5f6d7fbcd99b7056d23" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="union__dma__ctrl_a6c274621c4d7d5f6d7fbcd99b7056d23_1a6c274621c4d7d5f6d7fbcd99b7056d23" kindref="member">value</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="147"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga32ace06fabbad31be8e5248550434dbf_1ga32ace06fabbad31be8e5248550434dbf" kindref="member">dma_ctrl_t</ref>;</highlight></codeline>
<codeline lineno="148"><highlight class="normal"></highlight></codeline>
<codeline lineno="150" refid="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1ga276d4cc1d756d731dfb6ff5af7553056" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1ga276d4cc1d756d731dfb6ff5af7553056" kindref="member">_dma_status</ref><sp/>{</highlight></codeline>
<codeline lineno="151" refid="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a5082e131014907719b0264eb16203d9c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a5082e131014907719b0264eb16203d9c" kindref="member">DMA_IDLE</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>0,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="152" refid="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a864f3936f41533a2fef44a17fa1acaa2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a864f3936f41533a2fef44a17fa1acaa2" kindref="member">DMA_BUSY</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>1,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="153" refid="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a84120fbc33c1119fb0eedb999cf7b44d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a84120fbc33c1119fb0eedb999cf7b44d" kindref="member">DMA_ERROR</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>2,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="154" refid="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a0361aca9c7e29d7ac9c9966d7eb54610" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga276d4cc1d756d731dfb6ff5af7553056_1gga276d4cc1d756d731dfb6ff5af7553056a0361aca9c7e29d7ac9c9966d7eb54610" kindref="member">DMA_STOP</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>3<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="155"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_gae2b60a27d68acd095c27cab358a2ce9d_1gae2b60a27d68acd095c27cab358a2ce9d" kindref="member">dma_status_t</ref>;</highlight></codeline>
<codeline lineno="156"><highlight class="normal"></highlight></codeline>
<codeline lineno="158" refid="group__ARC__HAL__MISC__UDMA_ga498dee7f1d3792d2ddd59a0ab1a4931f_1ga498dee7f1d3792d2ddd59a0ab1a4931f" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga498dee7f1d3792d2ddd59a0ab1a4931f_1ga498dee7f1d3792d2ddd59a0ab1a4931f" kindref="member">_dma_channel_type</ref><sp/>{</highlight></codeline>
<codeline lineno="159" refid="group__ARC__HAL__MISC__UDMA_ga498dee7f1d3792d2ddd59a0ab1a4931f_1gga498dee7f1d3792d2ddd59a0ab1a4931faddf5388cd546689a825b0194475f4ecc" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga498dee7f1d3792d2ddd59a0ab1a4931f_1gga498dee7f1d3792d2ddd59a0ab1a4931faddf5388cd546689a825b0194475f4ecc" kindref="member">DMA_CHN_ANY</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>-1,<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="160" refid="group__ARC__HAL__MISC__UDMA_ga498dee7f1d3792d2ddd59a0ab1a4931f_1gga498dee7f1d3792d2ddd59a0ab1a4931fa08d397f51a21ff82f2bffdba52e5ba66" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga498dee7f1d3792d2ddd59a0ab1a4931f_1gga498dee7f1d3792d2ddd59a0ab1a4931fa08d397f51a21ff82f2bffdba52e5ba66" kindref="member">DMA_CHN_INVALID</ref><sp/>=<sp/>-2<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="161"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga4ab1406bf196a260bfc24ec6f004eb38_1ga4ab1406bf196a260bfc24ec6f004eb38" kindref="member">dma_channel_type_t</ref>;</highlight></codeline>
<codeline lineno="162"><highlight class="normal"></highlight></codeline>
<codeline lineno="164" refid="group__ARC__HAL__MISC__UDMA_gafd16b7227cfdebb996c941d293ddd600_1gafd16b7227cfdebb996c941d293ddd600" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gafd16b7227cfdebb996c941d293ddd600_1gafd16b7227cfdebb996c941d293ddd600" kindref="member">_dma_request_source</ref><sp/>{</highlight></codeline>
<codeline lineno="165" refid="group__ARC__HAL__MISC__UDMA_gafd16b7227cfdebb996c941d293ddd600_1ggafd16b7227cfdebb996c941d293ddd600ac98b4dde779ecc897d800db2889a56b0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gafd16b7227cfdebb996c941d293ddd600_1ggafd16b7227cfdebb996c941d293ddd600ac98b4dde779ecc897d800db2889a56b0" kindref="member">DMA_REQ_SOFT</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>0,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="166" refid="group__ARC__HAL__MISC__UDMA_gafd16b7227cfdebb996c941d293ddd600_1ggafd16b7227cfdebb996c941d293ddd600a0c2c7554242837a2803f9dc357ba1110" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gafd16b7227cfdebb996c941d293ddd600_1ggafd16b7227cfdebb996c941d293ddd600a0c2c7554242837a2803f9dc357ba1110" kindref="member">DMA_REQ_PERIPHERAL</ref><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>1<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="167"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga87fac76863c6c941e6363236dde6f58e_1ga87fac76863c6c941e6363236dde6f58e" kindref="member">dma_request_source_t</ref>;</highlight></codeline>
<codeline lineno="168"><highlight class="normal"></highlight></codeline>
<codeline lineno="170" refid="struct__dma__desc" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="struct__dma__desc" kindref="compound">_dma_desc</ref><sp/>{</highlight></codeline>
<codeline lineno="171" refid="struct__dma__desc_a898b97bcd1d5d4a378e8d496347f2ffd_1a898b97bcd1d5d4a378e8d496347f2ffd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__desc_a898b97bcd1d5d4a378e8d496347f2ffd_1a898b97bcd1d5d4a378e8d496347f2ffd" kindref="member">DMACTRLx</ref>;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="172" refid="struct__dma__desc_a5b19414cce5a065824026f6614160b42_1a5b19414cce5a065824026f6614160b42" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__desc_a5b19414cce5a065824026f6614160b42_1a5b19414cce5a065824026f6614160b42" kindref="member">DMASARx</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="173" refid="struct__dma__desc_a682ace52688f8a2091503012e50509de_1a682ace52688f8a2091503012e50509de" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__desc_a682ace52688f8a2091503012e50509de_1a682ace52688f8a2091503012e50509de" kindref="member">DMADARx</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="174" refid="struct__dma__desc_a3e783899fc429d24c481c3e6868c6f1f_1a3e783899fc429d24c481c3e6868c6f1f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct__dma__desc_a3e783899fc429d24c481c3e6868c6f1f_1a3e783899fc429d24c481c3e6868c6f1f" kindref="member">DMALLPx</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="175"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga70e62b9d60cf124ecc6427a59cf5e43a_1ga70e62b9d60cf124ecc6427a59cf5e43a" kindref="member">dma_desc_t</ref>;</highlight></codeline>
<codeline lineno="176"><highlight class="normal"></highlight></codeline>
<codeline lineno="178" refid="struct__dma__channel" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="struct__dma__channel" kindref="compound">_dma_channel</ref><sp/>{</highlight></codeline>
<codeline lineno="179" refid="struct__dma__channel_a338a87a56ac20b3fb6eb55d0fbc8bd31_1a338a87a56ac20b3fb6eb55d0fbc8bd31" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>int32_t<sp/><ref refid="struct__dma__channel_a338a87a56ac20b3fb6eb55d0fbc8bd31_1a338a87a56ac20b3fb6eb55d0fbc8bd31" kindref="member">channel</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="180" refid="struct__dma__channel_a688a9c3b711eb4369ff862a047da14a4_1a688a9c3b711eb4369ff862a047da14a4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>int16_t<sp/><ref refid="struct__dma__channel_a688a9c3b711eb4369ff862a047da14a4_1a688a9c3b711eb4369ff862a047da14a4" kindref="member">priority</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="181" refid="struct__dma__channel_aa7d6086ff0e7edaf006d0f8b6d6310f1_1aa7d6086ff0e7edaf006d0f8b6d6310f1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>int16_t<sp/><ref refid="struct__dma__channel_aa7d6086ff0e7edaf006d0f8b6d6310f1_1aa7d6086ff0e7edaf006d0f8b6d6310f1" kindref="member">int_enable</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="182" refid="struct__dma__channel_a54a126800987121aef7c38a0b04434d6_1a54a126800987121aef7c38a0b04434d6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga87fac76863c6c941e6363236dde6f58e_1ga87fac76863c6c941e6363236dde6f58e" kindref="member">dma_request_source_t</ref><sp/><ref refid="struct__dma__channel_a54a126800987121aef7c38a0b04434d6_1a54a126800987121aef7c38a0b04434d6" kindref="member">source</ref>;<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="183" refid="struct__dma__channel_afacb52388c1247e781414892c1751d7f_1afacb52388c1247e781414892c1751d7f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="struct__dma__desc" kindref="compound">dma_desc_t</ref><sp/>*<ref refid="struct__dma__channel_afacb52388c1247e781414892c1751d7f_1afacb52388c1247e781414892c1751d7f" kindref="member">desc</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="184" refid="struct__dma__channel_a4a272ca9971c523015ed6751e7cb9c4c_1a4a272ca9971c523015ed6751e7cb9c4c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">volatile</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gae2b60a27d68acd095c27cab358a2ce9d_1gae2b60a27d68acd095c27cab358a2ce9d" kindref="member">dma_status_t</ref><sp/><ref refid="struct__dma__channel_a4a272ca9971c523015ed6751e7cb9c4c_1a4a272ca9971c523015ed6751e7cb9c4c" kindref="member">status</ref>;<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="185" refid="struct__dma__channel_a565ea94beec1957ba58e486d05d95f8a_1a565ea94beec1957ba58e486d05d95f8a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga67d148aa2be7a7fe322355a6474aa91e_1ga67d148aa2be7a7fe322355a6474aa91e" kindref="member">dma_callback_t</ref><sp/><ref refid="struct__dma__channel_a565ea94beec1957ba58e486d05d95f8a_1a565ea94beec1957ba58e486d05d95f8a" kindref="member">callback</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="186"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga0d1854ef6ca92f26e35a4e869f8a157f_1ga0d1854ef6ca92f26e35a4e869f8a157f" kindref="member">dma_channel_t</ref>;</highlight></codeline>
<codeline lineno="187"><highlight class="normal"></highlight></codeline>
<codeline lineno="189" refid="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1gad971167f35029882a24e9f29bed2e522" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1gad971167f35029882a24e9f29bed2e522" kindref="member">_dma_ctrl_op</ref><sp/>{</highlight></codeline>
<codeline lineno="190" refid="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522a28add57512b5213c49f615f66a5ba357" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522a28add57512b5213c49f615f66a5ba357" kindref="member">DMA_INVALID_TRANSFER</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>0,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="191" refid="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522ae0b2ace77cc98900e9a40c0e35722f21" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522ae0b2ace77cc98900e9a40c0e35722f21" kindref="member">DMA_SINGLE_TRANSFER</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>1,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="192" refid="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522a409e96a3476db327e7b6fb46ee1eb77c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522a409e96a3476db327e7b6fb46ee1eb77c" kindref="member">DMA_AUTO_LINKED_TRANSFER</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>2,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="193" refid="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522a7e0d2f434646943029bc014d0ad470c1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gad971167f35029882a24e9f29bed2e522_1ggad971167f35029882a24e9f29bed2e522a7e0d2f434646943029bc014d0ad470c1" kindref="member">DMA_MANUAL_LINKED_TRANSFER</ref><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>3<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="194"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga8430596640eb5771ef5a44e913a65420_1ga8430596640eb5771ef5a44e913a65420" kindref="member">dma_ctrl_op_t</ref>;</highlight></codeline>
<codeline lineno="195"><highlight class="normal"></highlight></codeline>
<codeline lineno="197" refid="group__ARC__HAL__MISC__UDMA_gaae2ba81fe06b6e3c25a58309fe2cfb91_1gaae2ba81fe06b6e3c25a58309fe2cfb91" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gaae2ba81fe06b6e3c25a58309fe2cfb91_1gaae2ba81fe06b6e3c25a58309fe2cfb91" kindref="member">_dma_ctrl_rt</ref><sp/>{</highlight></codeline>
<codeline lineno="198" refid="group__ARC__HAL__MISC__UDMA_gaae2ba81fe06b6e3c25a58309fe2cfb91_1ggaae2ba81fe06b6e3c25a58309fe2cfb91a0ed188477aa87eae06f62eea636f1462" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gaae2ba81fe06b6e3c25a58309fe2cfb91_1ggaae2ba81fe06b6e3c25a58309fe2cfb91a0ed188477aa87eae06f62eea636f1462" kindref="member">DMA_AUTO_REQUEST</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>0,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="199" refid="group__ARC__HAL__MISC__UDMA_gaae2ba81fe06b6e3c25a58309fe2cfb91_1ggaae2ba81fe06b6e3c25a58309fe2cfb91ad082880c165df9bebb9e859191f98c10" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gaae2ba81fe06b6e3c25a58309fe2cfb91_1ggaae2ba81fe06b6e3c25a58309fe2cfb91ad082880c165df9bebb9e859191f98c10" kindref="member">DMA_MANUAL_REQUEST</ref><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>1<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="200"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_gaeb82abb7da6ae9e38c45c19287b40616_1gaeb82abb7da6ae9e38c45c19287b40616" kindref="member">dma_ctrl_rt_t</ref>;</highlight></codeline>
<codeline lineno="201"><highlight class="normal"></highlight></codeline>
<codeline lineno="203" refid="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1gadadfb0518af231314689edd493b4f841" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1gadadfb0518af231314689edd493b4f841" kindref="member">_dma_ctrl_dtt</ref><sp/>{</highlight></codeline>
<codeline lineno="204" refid="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841a339b6191c55ddcc8418b38aa0ede78e2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841a339b6191c55ddcc8418b38aa0ede78e2" kindref="member">DMA_MEM2MEM</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>0,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="205" refid="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841af46701d8d98bd89d65fb424a029955b4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841af46701d8d98bd89d65fb424a029955b4" kindref="member">DMA_MEM2AUX</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>1,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="206" refid="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841a817545529fce53aa86be1c111bd9a5c9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841a817545529fce53aa86be1c111bd9a5c9" kindref="member">DMA_AUX2MEM</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>2,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="207" refid="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841a8c288da8f29320b08126d930189aa805" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gadadfb0518af231314689edd493b4f841_1ggadadfb0518af231314689edd493b4f841a8c288da8f29320b08126d930189aa805" kindref="member">DMA_AUX2AUX</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>3<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="208"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga29d38d8f435f4344d564522569e531b8_1ga29d38d8f435f4344d564522569e531b8" kindref="member">dma_ctrl_dtt_t</ref>;</highlight></codeline>
<codeline lineno="209"><highlight class="normal"></highlight></codeline>
<codeline lineno="211" refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1ga1f177e8a3c0fc8a0e765bb0c687655a9" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1ga1f177e8a3c0fc8a0e765bb0c687655a9" kindref="member">_dma_ctrl_dwinc</ref><sp/>{</highlight></codeline>
<codeline lineno="212" refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9af6038ac5cdc71c7759b6ac662b00224a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9af6038ac5cdc71c7759b6ac662b00224a" kindref="member">DMA_DW1INC1</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>0,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="213" refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a8a182a05b5fc4a2ae46a2d94b88f77f1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a8a182a05b5fc4a2ae46a2d94b88f77f1" kindref="member">DMA_DW1INC2</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>1,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="214" refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a9b4f3f2211ecbee3f4db62862c04f151" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a9b4f3f2211ecbee3f4db62862c04f151" kindref="member">DMA_DW1INC4</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>2,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="215" refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a69a4b89f42c2827718124f837da37612" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a69a4b89f42c2827718124f837da37612" kindref="member">DMA_DW2INC2</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>3,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="216" refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9acd4d2086fb027c440338f90b4e633e7c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9acd4d2086fb027c440338f90b4e633e7c" kindref="member">DMA_DW2INC4</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>4,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="217" refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a37db937d2a65fcd583ea608a9b41c680" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9a37db937d2a65fcd583ea608a9b41c680" kindref="member">DMA_DW4INC4</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>5,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="218" refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9ad82e3d41f288677a2ef645f7ae3f0e8c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9ad82e3d41f288677a2ef645f7ae3f0e8c" kindref="member">DMA_DWINC_CLR</ref><sp/><sp/><sp/>=<sp/>6,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="219" refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9ae13ed33e6357aa0b91c311537df60831" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga1f177e8a3c0fc8a0e765bb0c687655a9_1gga1f177e8a3c0fc8a0e765bb0c687655a9ae13ed33e6357aa0b91c311537df60831" kindref="member">DMA_DW8INC8</ref><sp/><sp/><sp/><sp/><sp/>=<sp/>7<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="220"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga9148d68057bfa06c9e32c1f17c651e68_1ga9148d68057bfa06c9e32c1f17c651e68" kindref="member">dma_ctrl_dwinc_t</ref>;</highlight></codeline>
<codeline lineno="221"><highlight class="normal"></highlight></codeline>
<codeline lineno="223" refid="group__ARC__HAL__MISC__UDMA_gafdab70dc8716fc49745f38ddfc1df066_1gafdab70dc8716fc49745f38ddfc1df066" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gafdab70dc8716fc49745f38ddfc1df066_1gafdab70dc8716fc49745f38ddfc1df066" kindref="member">_dma_ctrl_int</ref><sp/>{</highlight></codeline>
<codeline lineno="224" refid="group__ARC__HAL__MISC__UDMA_gafdab70dc8716fc49745f38ddfc1df066_1ggafdab70dc8716fc49745f38ddfc1df066ab4cd86155031538e4c2e855e99e67b6e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gafdab70dc8716fc49745f38ddfc1df066_1ggafdab70dc8716fc49745f38ddfc1df066ab4cd86155031538e4c2e855e99e67b6e" kindref="member">DMA_INT_DISABLE</ref><sp/>=<sp/>0,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="225" refid="group__ARC__HAL__MISC__UDMA_gafdab70dc8716fc49745f38ddfc1df066_1ggafdab70dc8716fc49745f38ddfc1df066a5eba5fdaf8dc6d06a0f39c7f26f5edf0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gafdab70dc8716fc49745f38ddfc1df066_1ggafdab70dc8716fc49745f38ddfc1df066a5eba5fdaf8dc6d06a0f39c7f26f5edf0" kindref="member">DMA_INT_ENABLE</ref><sp/><sp/>=<sp/>1<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="226"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga12b792a0d4ebffe66828afe49993541b_1ga12b792a0d4ebffe66828afe49993541b" kindref="member">dma_ctrl_int_t</ref>;</highlight></codeline>
<codeline lineno="227"><highlight class="normal"></highlight></codeline>
<codeline lineno="229" refid="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1gab14325a2538ebe990ccdde4c92e586d3" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1gab14325a2538ebe990ccdde4c92e586d3" kindref="member">_dma_ctrl_am</ref><sp/>{</highlight></codeline>
<codeline lineno="230" refid="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3abbbb6c231515dec2aa566f5806bfc265" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3abbbb6c231515dec2aa566f5806bfc265" kindref="member">DMA_AM_SRCNOT_DSTNOT</ref><sp/><sp/><sp/><sp/>=<sp/>0,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="231" refid="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3a607efac1f9e60075c29e336e0a3c7446" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3a607efac1f9e60075c29e336e0a3c7446" kindref="member">DMA_AM_SRCINC_DSTNOT</ref><sp/><sp/><sp/><sp/>=<sp/>1,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="232" refid="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3a69584af0032ea042fdd8cb255c661584" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3a69584af0032ea042fdd8cb255c661584" kindref="member">DMA_AM_SRCNOT_DSTINC</ref><sp/><sp/><sp/><sp/>=<sp/>2,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="233" refid="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3a22d76671c5f492fa9350378691cf0ca3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gab14325a2538ebe990ccdde4c92e586d3_1ggab14325a2538ebe990ccdde4c92e586d3a22d76671c5f492fa9350378691cf0ca3" kindref="member">DMA_AM_SRCINC_DSTINC</ref><sp/><sp/><sp/><sp/>=<sp/>3<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="234"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga0fbf02a7ca3a2839df910e6599700085_1ga0fbf02a7ca3a2839df910e6599700085" kindref="member">dma_ctrl_am_t</ref>;</highlight></codeline>
<codeline lineno="235"><highlight class="normal"></highlight></codeline>
<codeline lineno="237" refid="group__ARC__HAL__MISC__UDMA_ga71b0bab3c4b4272add6ba11dd273d05b_1ga71b0bab3c4b4272add6ba11dd273d05b" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga71b0bab3c4b4272add6ba11dd273d05b_1ga71b0bab3c4b4272add6ba11dd273d05b" kindref="member">_dma_chn_prio</ref><sp/>{</highlight></codeline>
<codeline lineno="238" refid="group__ARC__HAL__MISC__UDMA_ga71b0bab3c4b4272add6ba11dd273d05b_1gga71b0bab3c4b4272add6ba11dd273d05ba43a0de233e024dfe63e1708455c892c7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga71b0bab3c4b4272add6ba11dd273d05b_1gga71b0bab3c4b4272add6ba11dd273d05ba43a0de233e024dfe63e1708455c892c7" kindref="member">DMA_CHN_NORM_PRIO</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>0,<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="239" refid="group__ARC__HAL__MISC__UDMA_ga71b0bab3c4b4272add6ba11dd273d05b_1gga71b0bab3c4b4272add6ba11dd273d05baa7f4c1c5da47ceff1443afebf43c9b9b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga71b0bab3c4b4272add6ba11dd273d05b_1gga71b0bab3c4b4272add6ba11dd273d05baa7f4c1c5da47ceff1443afebf43c9b9b" kindref="member">DMA_CHN_HIGH_PRIO</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>1<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="240"><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga810d6c59a45aa2f16572989a2a13a82b_1ga810d6c59a45aa2f16572989a2a13a82b" kindref="member">dma_chn_prio_t</ref>;</highlight></codeline>
<codeline lineno="241"><highlight class="normal"></highlight></codeline>
<codeline lineno="243" refid="group__ARC__HAL__MISC__UDMA_ga5bfc90842e558ba607b22779febaa55e_1ga5bfc90842e558ba607b22779febaa55e" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_MEMORY_CHANNEL_NUM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((DMA_ALL_CHANNEL_NUM)<sp/>-(DMA_REGISTER_CHANNEL_NUM))</highlight></codeline>
<codeline lineno="244"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="245"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>CORE_DMAC_INTERNAL_VERSION<sp/>==<sp/>1</highlight></codeline>
<codeline lineno="246"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#if<sp/>DMA_MEMORY_CHANNEL_NUM<sp/>&gt;<sp/>0</highlight></codeline>
<codeline lineno="247"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="248"><highlight class="preprocessor">#define<sp/>DMA_MEMORY_HEADER</highlight></codeline>
<codeline lineno="249"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="250"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="251"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="253" refid="group__ARC__HAL__MISC__UDMA_gaa05397c67f1ca927f140e195108d7334_1gaa05397c67f1ca927f140e195108d7334" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_CHECK_REGISTER(channel)<sp/><sp/><sp/><sp/><sp/>(channel<sp/>&gt;=<sp/>(DMA_MEMORY_CHANNEL_NUM))</highlight></codeline>
<codeline lineno="254"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="256" refid="struct__dma__state" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="struct__dma__state" kindref="compound">_dma_state</ref><sp/>{</highlight></codeline>
<codeline lineno="257"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>DMA_MEMORY_HEADER</highlight></codeline>
<codeline lineno="258"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="259"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="struct__dma__state_acf272e3994230b7f55bf950b058a9ea7_1acf272e3994230b7f55bf950b058a9ea7" kindref="member">EMBARC_ALIGNED</ref>(256)<sp/></highlight><highlight class="keyword">volatile</highlight><highlight class="normal"><sp/><ref refid="struct__dma__desc" kindref="compound">dma_desc_t</ref><sp/>mem_dma_descs[<ref refid="group__ARC__HAL__MISC__UDMA_ga5bfc90842e558ba607b22779febaa55e_1ga5bfc90842e558ba607b22779febaa55e" kindref="member">DMA_MEMORY_CHANNEL_NUM</ref>];</highlight></codeline>
<codeline lineno="260"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="261"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#if<sp/>CORE_DMAC_INTERNAL_VERSION<sp/>&gt;<sp/>1</highlight></codeline>
<codeline lineno="262"><highlight class="preprocessor"></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="struct__dma__state_acf272e3994230b7f55bf950b058a9ea7_1acf272e3994230b7f55bf950b058a9ea7" kindref="member">EMBARC_ALIGNED</ref>(32)<sp/></highlight><highlight class="keyword">volatile</highlight><highlight class="normal"><sp/>uint32_t<sp/>mem_dma_ptrs[<ref refid="group__ARC__HAL__MISC__UDMA_ga33e5192848954a63f872b0c7df80367a_1ga33e5192848954a63f872b0c7df80367a" kindref="member">DMA_ALL_CHANNEL_NUM</ref>];</highlight></codeline>
<codeline lineno="263"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="264"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="265" refid="struct__dma__state_a23e49f53a79e020c963fc3f0df72ef6b_1a23e49f53a79e020c963fc3f0df72ef6b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">volatile</highlight><highlight class="normal"><sp/><ref refid="struct__dma__channel" kindref="compound">dma_channel_t</ref><sp/>*<ref refid="struct__dma__state_a23e49f53a79e020c963fc3f0df72ef6b_1a23e49f53a79e020c963fc3f0df72ef6b" kindref="member">dma_chns</ref>[<ref refid="group__ARC__HAL__MISC__UDMA_ga33e5192848954a63f872b0c7df80367a_1ga33e5192848954a63f872b0c7df80367a" kindref="member">DMA_ALL_CHANNEL_NUM</ref>];</highlight></codeline>
<codeline lineno="266"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>OS_FREERTOS</highlight></codeline>
<codeline lineno="267"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="268"><highlight class="normal"><sp/><sp/><sp/><sp/>xSemaphoreHandle<sp/>lock;</highlight></codeline>
<codeline lineno="269"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="270"><highlight class="preprocessor"></highlight><highlight class="normal">}<sp/><ref refid="group__ARC__HAL__MISC__UDMA_gaf5a20874bcce56e9dfa0554ffa808322_1gaf5a20874bcce56e9dfa0554ffa808322" kindref="member">dma_state_t</ref>;</highlight></codeline>
<codeline lineno="271"><highlight class="normal"></highlight></codeline>
<codeline lineno="284"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_gae06eefba765e595748af588b8d4a0fef_1gae06eefba765e595748af588b8d4a0fef" kindref="member">dmac_init</ref>(<ref refid="struct__dma__state" kindref="compound">dma_state_t</ref><sp/>*state);</highlight></codeline>
<codeline lineno="288"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__UDMA_gaa077df81d09f99dc06f9f09746bee81a_1gaa077df81d09f99dc06f9f09746bee81a" kindref="member">dmac_close</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="289"><highlight class="normal"></highlight></codeline>
<codeline lineno="295" refid="group__ARC__HAL__MISC__UDMA_ga953064c2f0d009a5077daa2433a639e3_1ga953064c2f0d009a5077daa2433a639e3" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_CTRL_SET_OP(ctrl,<sp/>val)<sp/><sp/><sp/><sp/><sp/><sp/>(ctrl)-&gt;bits.op<sp/>=<sp/>val;</highlight></codeline>
<codeline lineno="296"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="301" refid="group__ARC__HAL__MISC__UDMA_gae16af2522ce8a6ecba90d692fcf0af91_1gae16af2522ce8a6ecba90d692fcf0af91" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_CTRL_SET_RT(ctrl,<sp/>val)<sp/><sp/><sp/><sp/><sp/><sp/>(ctrl)-&gt;bits.rt<sp/>=<sp/>val;</highlight></codeline>
<codeline lineno="302"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="307" refid="group__ARC__HAL__MISC__UDMA_ga27adf242d61f7b91b638bbc4ad95fd7e_1ga27adf242d61f7b91b638bbc4ad95fd7e" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_CTRL_SET_DTT(ctrl,<sp/>val)<sp/><sp/><sp/><sp/><sp/>(ctrl)-&gt;bits.dtt<sp/>=<sp/>val;</highlight></codeline>
<codeline lineno="308"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="313" refid="group__ARC__HAL__MISC__UDMA_ga4a69004fd86b7cb4f58337bf9b946989_1ga4a69004fd86b7cb4f58337bf9b946989" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_CTRL_SET_DWINC(ctrl,<sp/>val)<sp/><sp/><sp/>(ctrl)-&gt;bits.dwinc<sp/>=<sp/>val;</highlight></codeline>
<codeline lineno="314"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="319" refid="group__ARC__HAL__MISC__UDMA_ga40c309561706031ad808577793a4fdd7_1ga40c309561706031ad808577793a4fdd7" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_CTRL_BLKSZ(x)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(x<sp/>-<sp/>1)</highlight></codeline>
<codeline lineno="320"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="325" refid="group__ARC__HAL__MISC__UDMA_ga32ba6fdd3f7b0d710ac4f8453bf0a186_1ga32ba6fdd3f7b0d710ac4f8453bf0a186" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_CTRL_SET_BLKSZ(ctrl,<sp/>val)<sp/><sp/><sp/>(ctrl)-&gt;bits.blksz<sp/>=<sp/>val;</highlight></codeline>
<codeline lineno="326"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="331" refid="group__ARC__HAL__MISC__UDMA_ga37aa2e14b2c8884f4b81d76c301e7c04_1ga37aa2e14b2c8884f4b81d76c301e7c04" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_CTRL_SET_ARB(ctrl,<sp/>val)<sp/><sp/><sp/><sp/><sp/>(ctrl)-&gt;bits.arb<sp/>=<sp/>val;</highlight></codeline>
<codeline lineno="332"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="337" refid="group__ARC__HAL__MISC__UDMA_gade35d9b6153a6be05277b5d13841c91e_1gade35d9b6153a6be05277b5d13841c91e" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_CTRL_SET_INT(ctrl,<sp/>val)<sp/><sp/><sp/><sp/><sp/>(ctrl)-&gt;bits.intm<sp/>=<sp/>val;</highlight></codeline>
<codeline lineno="338"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="343" refid="group__ARC__HAL__MISC__UDMA_ga3149b76bdf33d26240875f72a7954182_1ga3149b76bdf33d26240875f72a7954182" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_CTRL_SET_AM(ctrl,<sp/>val)<sp/><sp/><sp/><sp/><sp/><sp/>(ctrl)-&gt;bits.am<sp/>=<sp/>val;</highlight></codeline>
<codeline lineno="344"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="350" refid="group__ARC__HAL__MISC__UDMA_ga3d1ae1072b84f3974de1105e8b03fdbb_1ga3d1ae1072b84f3974de1105e8b03fdbb" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_CTRL_SET_VALUE(ctrl,<sp/>val)<sp/><sp/><sp/>(ctrl)-&gt;value<sp/>=<sp/>val;</highlight></codeline>
<codeline lineno="351"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="368"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga8e2f3e09ce52ab0b4491dcc7dbfc354a_1ga8e2f3e09ce52ab0b4491dcc7dbfc354a" kindref="member">dmac_config_desc</ref>(<ref refid="struct__dma__desc" kindref="compound">dma_desc_t</ref><sp/>*desc,<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*src,<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*dst,<sp/>uint32_t<sp/>size,<sp/><ref refid="union__dma__ctrl" kindref="compound">dma_ctrl_t</ref><sp/>*ctrl);</highlight></codeline>
<codeline lineno="378"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga51f97eff40bff94fd6643a90b6b9d73e_1ga51f97eff40bff94fd6643a90b6b9d73e" kindref="member">dmac_desc_add_linked</ref>(<ref refid="struct__dma__desc" kindref="compound">dma_desc_t</ref><sp/>*head,<sp/><ref refid="struct__dma__desc" kindref="compound">dma_desc_t</ref><sp/>*next);</highlight></codeline>
<codeline lineno="389"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_gaa984f158247d9697415e110803b88d89_1gaa984f158247d9697415e110803b88d89" kindref="member">dmac_init_channel</ref>(<ref refid="struct__dma__channel" kindref="compound">dma_channel_t</ref><sp/>*dma_chn);</highlight></codeline>
<codeline lineno="399"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga6f154bbe1f60e53ef950cfd83463bfd6_1ga6f154bbe1f60e53ef950cfd83463bfd6" kindref="member">dmac_config_channel</ref>(<ref refid="struct__dma__channel" kindref="compound">dma_channel_t</ref><sp/>*dma_chn,<sp/><ref refid="struct__dma__desc" kindref="compound">dma_desc_t</ref><sp/>*desc);</highlight></codeline>
<codeline lineno="419"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_gaaff2446b924c369ec11cd71a6aa0f185_1gaaff2446b924c369ec11cd71a6aa0f185" kindref="member">dmac_reserve_channel</ref>(int32_t<sp/>channel,<sp/><ref refid="struct__dma__channel" kindref="compound">dma_channel_t</ref><sp/>*dma_chn,<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga87fac76863c6c941e6363236dde6f58e_1ga87fac76863c6c941e6363236dde6f58e" kindref="member">dma_request_source_t</ref><sp/>source);</highlight></codeline>
<codeline lineno="439"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_gaa8def3178273523539defa6f8b832b1a_1gaa8def3178273523539defa6f8b832b1a" kindref="member">dmac_start_channel</ref>(<ref refid="struct__dma__channel" kindref="compound">dma_channel_t</ref><sp/>*dma_chn,<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga67d148aa2be7a7fe322355a6474aa91e_1ga67d148aa2be7a7fe322355a6474aa91e" kindref="member">dma_callback_t</ref><sp/>callback,<sp/>uint32_t<sp/>priority);</highlight></codeline>
<codeline lineno="450"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga327765a1898fb1689b29cfb206aabba9_1ga327765a1898fb1689b29cfb206aabba9" kindref="member">dmac_stop_channel</ref>(<ref refid="struct__dma__channel" kindref="compound">dma_channel_t</ref><sp/>*dma_chn);</highlight></codeline>
<codeline lineno="460"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga2daa51afce8f5eefce45288a8181672b_1ga2daa51afce8f5eefce45288a8181672b" kindref="member">dmac_release_channel</ref>(<ref refid="struct__dma__channel" kindref="compound">dma_channel_t</ref><sp/>*dma_chn);</highlight></codeline>
<codeline lineno="471"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga2ee0fc0dcd0134c3243918961b6b1684_1ga2ee0fc0dcd0134c3243918961b6b1684" kindref="member">dmac_wait_channel</ref>(<ref refid="struct__dma__channel" kindref="compound">dma_channel_t</ref><sp/>*dma_chn);</highlight></codeline>
<codeline lineno="483"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_ga5cdbefc94c44553c2e42d016d6cfb54f_1ga5cdbefc94c44553c2e42d016d6cfb54f" kindref="member">dmac_check_channel</ref>(<ref refid="struct__dma__channel" kindref="compound">dma_channel_t</ref><sp/>*dma_chn);</highlight></codeline>
<codeline lineno="493"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__UDMA_gafb0b911e1d6f13309597253cdd6e07d6_1gafb0b911e1d6f13309597253cdd6e07d6" kindref="member">dmac_clear_channel</ref>(<ref refid="struct__dma__channel" kindref="compound">dma_channel_t</ref><sp/>*dma_chn);</highlight></codeline>
<codeline lineno="494"><highlight class="normal"></highlight></codeline>
<codeline lineno="495"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight></codeline>
<codeline lineno="496"><highlight class="preprocessor"></highlight><highlight class="normal">}</highlight></codeline>
<codeline lineno="497"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="498"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif<sp/><sp/></highlight><highlight class="comment">/*<sp/>__ASSEMBLY__<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="499"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="500"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/><sp/></highlight><highlight class="comment">/*<sp/>_ARC_UDMA_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="501"><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/arc/arc_udma.h"/>
  </compounddef>
</doxygen>
