{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544163449300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544163449308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 14:17:29 2018 " "Processing started: Fri Dec 07 14:17:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544163449308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544163449308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selecing_machine_startup_tb -c selecing_machine_startup_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off selecing_machine_startup_tb -c selecing_machine_startup_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544163449308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544163450149 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selecting_machine_startup_test_tb.v 1 1 " "Using design file selecting_machine_startup_test_tb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 selecting_machine_startup_test_tb " "Found entity 1: selecting_machine_startup_test_tb" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1544163460601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "selecting_machine_startup_test_tb " "Elaborating entity \"selecting_machine_startup_test_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544163460601 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk selecting_machine_startup_test_tb.v(21) " "Verilog HDL warning at selecting_machine_startup_test_tb.v(21): assignments to clk create a combinational loop" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 21 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1544163460602 "|selecting_machine_startup_test_tb"}
{ "Warning" "WSGN_SEARCH_FILE" "selecting_machine_startup_test.v 13 13 " "Using design file selecting_machine_startup_test.v, which is not specified as a design file for the current project, but contains definitions for 13 design units and 13 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 selecting_machine_startup_test " "Found entity 1: selecting_machine_startup_test" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "2 selecting_machine_startup " "Found entity 2: selecting_machine_startup" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode_lattice_startup " "Found entity 3: decode_lattice_startup" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "4 decode_seg_startup " "Found entity 4: decode_seg_startup" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "5 selecting_machine_test " "Found entity 5: selecting_machine_test" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "6 sequencer_eng " "Found entity 6: sequencer_eng" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "7 sequencer_num " "Found entity 7: sequencer_num" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "8 sequencer_chi " "Found entity 8: sequencer_chi" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "9 decode_seg " "Found entity 9: decode_seg" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "10 decode_lattice " "Found entity 10: decode_lattice" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "11 flag_control " "Found entity 11: flag_control" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "12 debounce " "Found entity 12: debounce" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""} { "Info" "ISGN_ENTITY_NAME" "13 frequency_divider " "Found entity 13: frequency_divider" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544163460627 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1544163460627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecting_machine_startup_test selecting_machine_startup_test:u_tb " "Elaborating entity \"selecting_machine_startup_test\" for hierarchy \"selecting_machine_startup_test:u_tb\"" {  } { { "selecting_machine_startup_test_tb.v" "u_tb" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecting_machine_startup selecting_machine_startup_test:u_tb\|selecting_machine_startup:u_startup " "Elaborating entity \"selecting_machine_startup\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_startup:u_startup\"" {  } { { "selecting_machine_startup_test.v" "u_startup" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test.v(67) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(67): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460643 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_startup:u_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup_test:u_tb\|selecting_machine_startup:u_startup\|frequency_divider:u_clk_500 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_startup:u_startup\|frequency_divider:u_clk_500\"" {  } { { "selecting_machine_startup_test.v" "u_clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(670) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(670): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460652 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_startup:u_startup|frequency_divider:u_clk_500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup_test:u_tb\|selecting_machine_startup:u_startup\|frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_startup:u_startup\|frequency_divider:u_clk_2\"" {  } { { "selecting_machine_startup_test.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(670) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(670): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460659 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_startup:u_startup|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice_startup selecting_machine_startup_test:u_tb\|selecting_machine_startup:u_startup\|decode_lattice_startup:u_decode_lattice_startup " "Elaborating entity \"decode_lattice_startup\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_startup:u_startup\|decode_lattice_startup:u_decode_lattice_startup\"" {  } { { "selecting_machine_startup_test.v" "u_decode_lattice_startup" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test.v(106) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(106): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460667 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_startup:u_startup|decode_lattice_startup:u_decode_lattice_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg_startup selecting_machine_startup_test:u_tb\|selecting_machine_startup:u_startup\|decode_seg_startup:u_decode_seg_startup " "Elaborating entity \"decode_seg_startup\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_startup:u_startup\|decode_seg_startup:u_decode_seg_startup\"" {  } { { "selecting_machine_startup_test.v" "u_decode_seg_startup" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test.v(166) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(166): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460675 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_startup:u_startup|decode_seg_startup:u_decode_seg_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecting_machine_test selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic " "Elaborating entity \"selecting_machine_test\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\"" {  } { { "selecting_machine_startup_test.v" "u_basic" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_control selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|flag_control:u_flag " "Elaborating entity \"flag_control\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|flag_control:u_flag\"" {  } { { "selecting_machine_startup_test.v" "u_flag" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|debounce:u_debounce " "Elaborating entity \"debounce\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|debounce:u_debounce\"" {  } { { "selecting_machine_startup_test.v" "u_debounce" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_5 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_5\"" {  } { { "selecting_machine_startup_test.v" "u_clk_5" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(670) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(670): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460710 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_test:u_basic|frequency_divider:u_clk_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_4\"" {  } { { "selecting_machine_startup_test.v" "u_clk_4" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(670) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(670): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460717 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_test:u_basic|frequency_divider:u_clk_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_3\"" {  } { { "selecting_machine_startup_test.v" "u_clk_3" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(670) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(670): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460725 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_test:u_basic|frequency_divider:u_clk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_2\"" {  } { { "selecting_machine_startup_test.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(670) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(670): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460733 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_test:u_basic|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_1 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_1\"" {  } { { "selecting_machine_startup_test.v" "u_clk_1" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(670) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(670): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460741 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_test:u_basic|frequency_divider:u_clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_0 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|frequency_divider:u_clk_0\"" {  } { { "selecting_machine_startup_test.v" "u_clk_0" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(670) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(670): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460748 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_test:u_basic|frequency_divider:u_clk_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_chi selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|sequencer_chi:u_sequencer_chi " "Elaborating entity \"sequencer_chi\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|sequencer_chi:u_sequencer_chi\"" {  } { { "selecting_machine_startup_test.v" "u_sequencer_chi" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_startup_test.v(385) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(385): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460756 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_test:u_basic|sequencer_chi:u_sequencer_chi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_eng selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|sequencer_eng:u_sequencer_eng " "Elaborating entity \"sequencer_eng\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|sequencer_eng:u_sequencer_eng\"" {  } { { "selecting_machine_startup_test.v" "u_sequencer_eng" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_startup_test.v(335) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(335): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460762 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_test:u_basic|sequencer_eng:u_sequencer_eng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_num selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|sequencer_num:u_sequencer_num_4 " "Elaborating entity \"sequencer_num\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|sequencer_num:u_sequencer_num_4\"" {  } { { "selecting_machine_startup_test.v" "u_sequencer_num_4" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_startup_test.v(360) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(360): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460768 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_test:u_basic|sequencer_num:u_sequencer_num_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|decode_seg:u_decode_seg " "Elaborating entity \"decode_seg\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|decode_seg:u_decode_seg\"" {  } { { "selecting_machine_startup_test.v" "u_decode_seg" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test.v(416) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(416): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460776 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_test:u_basic|decode_seg:u_decode_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|decode_lattice:u2 " "Elaborating entity \"decode_lattice\" for hierarchy \"selecting_machine_startup_test:u_tb\|selecting_machine_test:u_basic\|decode_lattice:u2\"" {  } { { "selecting_machine_startup_test.v" "u2" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544163460784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test.v(491) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(491): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544163460785 "|selecting_machine_startup_test_tb|selecting_machine_startup_test:u_tb|selecting_machine_test:u_basic|decode_lattice:u2"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "selecting_machine_startup_test_tb.v" "clk" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544163460829 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544163460829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "row\[0\] GND " "Pin \"row\[0\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[1\] GND " "Pin \"row\[1\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[2\] GND " "Pin \"row\[2\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[3\] GND " "Pin \"row\[3\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[4\] GND " "Pin \"row\[4\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[5\] GND " "Pin \"row\[5\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|row[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[6\] GND " "Pin \"row\[6\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|row[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[7\] GND " "Pin \"row\[7\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|row[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[0\] VCC " "Pin \"col\[0\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[1\] VCC " "Pin \"col\[1\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[2\] VCC " "Pin \"col\[2\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[3\] VCC " "Pin \"col\[3\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[4\] VCC " "Pin \"col\[4\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[5\] VCC " "Pin \"col\[5\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[6\] VCC " "Pin \"col\[6\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[7\] VCC " "Pin \"col\[7\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[0\] VCC " "Pin \"digit_scan\[0\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_scan[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[1\] VCC " "Pin \"digit_scan\[1\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_scan[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[2\] VCC " "Pin \"digit_scan\[2\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_scan[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[3\] VCC " "Pin \"digit_scan\[3\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_scan[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[4\] VCC " "Pin \"digit_scan\[4\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_scan[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[5\] VCC " "Pin \"digit_scan\[5\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_scan[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[6\] VCC " "Pin \"digit_scan\[6\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_scan[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[7\] VCC " "Pin \"digit_scan\[7\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_scan[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[0\] GND " "Pin \"digit_cath\[0\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_cath[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[1\] GND " "Pin \"digit_cath\[1\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_cath[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[2\] GND " "Pin \"digit_cath\[2\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_cath[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[3\] GND " "Pin \"digit_cath\[3\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_cath[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[4\] GND " "Pin \"digit_cath\[4\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_cath[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[5\] GND " "Pin \"digit_cath\[5\]\" is stuck at GND" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_cath[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[6\] VCC " "Pin \"digit_cath\[6\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_cath[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[7\] VCC " "Pin \"digit_cath\[7\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test_tb.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544163461012 "|selecting_machine_startup_test_tb|digit_cath[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544163461012 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1544163461020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544163461022 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544163461022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544163461022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544163461082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 14:17:41 2018 " "Processing ended: Fri Dec 07 14:17:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544163461082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544163461082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544163461082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544163461082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544163464002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544163464010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 14:17:43 2018 " "Processing started: Fri Dec 07 14:17:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544163464010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544163464010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off selecing_machine_startup_tb -c selecing_machine_startup_tb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off selecing_machine_startup_tb -c selecing_machine_startup_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544163464010 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544163464251 ""}
{ "Info" "0" "" "Project  = selecing_machine_startup_tb" {  } {  } 0 0 "Project  = selecing_machine_startup_tb" 0 0 "Fitter" 0 0 1544163464251 ""}
{ "Info" "0" "" "Revision = selecing_machine_startup_tb" {  } {  } 0 0 "Revision = selecing_machine_startup_tb" 0 0 "Fitter" 0 0 1544163464251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1544163464327 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "selecing_machine_startup_tb EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"selecing_machine_startup_tb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544163464330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544163464381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544163464382 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544163464418 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544163464427 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544163464749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544163464749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544163464749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544163464749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544163464749 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544163464749 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544163464766 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "selecing_machine_startup_tb.sdc " "Synopsys Design Constraints File file not found: 'selecing_machine_startup_tb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544163464788 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544163464789 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1544163464789 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1544163464790 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1544163464792 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1544163464792 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1544163464792 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1544163464792 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544163464793 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544163464793 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1544163464800 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1544163464800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1544163464801 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1544163464807 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1544163464812 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1544163464813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1544163464813 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544163464813 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1544163464814 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1544163464814 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544163464814 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 26 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544163464816 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544163464816 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544163464816 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544163464816 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1544163464816 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544163464816 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544163464825 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544163464829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544163464898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544163464911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544163464913 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544163464950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544163464950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544163464957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1544163465009 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544163465009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544163465016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1544163465017 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1544163465017 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544163465017 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544163465025 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544163465030 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1544163465051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/output_files/selecing_machine_startup_tb.fit.smsg " "Generated suppressed messages file E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/output_files/selecing_machine_startup_tb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544163465087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5500 " "Peak virtual memory: 5500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544163465130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 14:17:45 2018 " "Processing ended: Fri Dec 07 14:17:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544163465130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544163465130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544163465130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544163465130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544163467540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544163467548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 14:17:47 2018 " "Processing started: Fri Dec 07 14:17:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544163467548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544163467548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off selecing_machine_startup_tb -c selecing_machine_startup_tb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off selecing_machine_startup_tb -c selecing_machine_startup_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544163467548 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544163468040 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544163468057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544163468177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 14:17:48 2018 " "Processing ended: Fri Dec 07 14:17:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544163468177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544163468177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544163468177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544163468177 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544163468816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544163470952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544163470960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 14:17:50 2018 " "Processing started: Fri Dec 07 14:17:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544163470960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544163470960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta selecing_machine_startup_tb -c selecing_machine_startup_tb " "Command: quartus_sta selecing_machine_startup_tb -c selecing_machine_startup_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544163470960 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1544163471209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544163471573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544163471626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544163471627 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1544163471703 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1544163471725 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "selecing_machine_startup_tb.sdc " "Synopsys Design Constraints File file not found: 'selecing_machine_startup_tb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1544163471748 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544163471749 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1544163471749 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1544163471749 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1544163471750 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1544163471755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544163471760 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1544163471762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544163471765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544163471768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544163471771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544163471775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544163471777 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1544163471784 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544163471797 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544163471797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544163471835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 14:17:51 2018 " "Processing ended: Fri Dec 07 14:17:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544163471835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544163471835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544163471835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544163471835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544163474246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544163474253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 14:17:54 2018 " "Processing started: Fri Dec 07 14:17:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544163474253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544163474253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off selecing_machine_startup_tb -c selecing_machine_startup_tb " "Command: quartus_eda --read_settings_files=off --write_settings_files=off selecing_machine_startup_tb -c selecing_machine_startup_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544163474254 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "selecing_machine_startup_tb.vo selecing_machine_startup_tb_v.sdo E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/simulation/modelsim/ simulation " "Generated files \"selecing_machine_startup_tb.vo\" and \"selecing_machine_startup_tb_v.sdo\" in directory \"E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1544163475072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544163475115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 14:17:55 2018 " "Processing ended: Fri Dec 07 14:17:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544163475115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544163475115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544163475115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544163475115 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus II Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544163475756 ""}
