
*** Running vivado
    with args -log uart.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source uart.tcl -notrace
Command: synth_design -top uart -part xa7s100fgga484-2I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7s100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11280 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 563.840 ; gain = 185.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart' [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/uart.vhd:36]
	Parameter Parity bound to: Even - type: string 
	Parameter StopBits bound to: 1 - type: integer 
	Parameter FifoLength bound to: 1024 - type: integer 
	Parameter FifoAddress bound to: 10 - type: integer 
	Parameter ClockFreq bound to: 100000000 - type: integer 
	Parameter BaudRate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo' [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/Fifo.vhd:29]
	Parameter MEM_SIZE bound to: 1024 - type: integer 
	Parameter ADDR_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam' [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/DualPortRam.vhd:28]
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam' (1#1) [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/DualPortRam.vhd:28]
INFO: [Synth 8-638] synthesizing module 'HandshakeSync' [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/HandshakeSync.vhd:32]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter ADDR_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BitSync' [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/BitSync.vhd:20]
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BitSync' (2#1) [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/BitSync.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'HandshakeSync' (3#1) [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/HandshakeSync.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Fifo' (4#1) [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/Fifo.vhd:29]
INFO: [Synth 8-638] synthesizing module 'TX' [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/TX.vhd:24]
	Parameter Parity bound to: Even - type: string 
	Parameter StopBits bound to: 1 - type: integer 
	Parameter ClockFreq bound to: 100000000 - type: integer 
	Parameter BaudRate bound to: 19200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TX' (5#1) [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/TX.vhd:24]
INFO: [Synth 8-638] synthesizing module 'RX' [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/RX.vhd:24]
	Parameter Parity bound to: Even - type: string 
	Parameter StopBits bound to: 1 - type: integer 
	Parameter ClockFreq bound to: 100000000 - type: integer 
	Parameter BaudRate bound to: 19200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RX' (6#1) [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/RX.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'uart' (7#1) [E:/FPGA/cdc_uart/cdc_uart.srcs/sources_1/new/uart.vhd:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 627.734 ; gain = 249.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 627.734 ; gain = 249.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7s100fgga484-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 627.734 ; gain = 249.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7s100fgga484-2I
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'HandshakeSync'
INFO: [Synth 8-802] inferred FSM for state register 'NextState_reg' in module 'TX'
INFO: [Synth 8-802] inferred FSM for state register 'NextState_reg' in module 'RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    send |                               01 |                               01
                  finish |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'HandshakeSync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                   start |                            00010 |                              001
                    data |                            00100 |                              010
               paritygen |                            01000 |                              011
                    stop |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'NextState_reg' using encoding 'one-hot' in module 'TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                   start |                            00010 |                              001
                    data |                            00100 |                              010
             paritycheck |                            01000 |                              011
                    stop |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'NextState_reg' using encoding 'one-hot' in module 'RX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 627.734 ; gain = 249.238
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'HandshakeSync:/rs' (BitSync) to 'HandshakeSync:/rs_2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 31    
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module DualPortRam 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BitSync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module HandshakeSync 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module Fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM fifo/dpr/ram_reg to conserve power
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 772.230 ; gain = 393.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DualPortRam: | ram_reg    | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/fifo/dpr/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 780.527 ; gain = 402.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DualPortRam: | ram_reg    | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance fifo/dpr/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 780.715 ; gain = 402.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.715 ; gain = 402.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.715 ; gain = 402.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.715 ; gain = 402.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.715 ; gain = 402.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.715 ; gain = 402.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.715 ; gain = 402.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    38|
|3     |LUT1     |     6|
|4     |LUT2     |   133|
|5     |LUT3     |    19|
|6     |LUT4     |    20|
|7     |LUT5     |    25|
|8     |LUT6     |    36|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   264|
|11    |FDSE     |    14|
|12    |IBUF     |    14|
|13    |OBUF     |    12|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   584|
|2     |  BitSync_inst   |BitSync         |     3|
|3     |  BitSync_inst_2 |BitSync_0       |     3|
|4     |  RX_inst        |RX              |   213|
|5     |    Rx_Sync      |BitSync_8       |    17|
|6     |  TX_inst        |TX              |   163|
|7     |  fifo           |Fifo            |   154|
|8     |    dpr          |DualPortRam     |     2|
|9     |    hs_head      |HandshakeSync   |    40|
|10    |      rs         |BitSync_6       |     3|
|11    |      ts         |BitSync_7       |     5|
|12    |    hs_tail      |HandshakeSync_1 |    42|
|13    |      rs         |BitSync_4       |     3|
|14    |      ts         |BitSync_5       |     5|
|15    |    wc_wr        |BitSync_2       |     3|
|16    |    ws_rd        |BitSync_3       |     3|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.715 ; gain = 402.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.715 ; gain = 402.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.715 ; gain = 402.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 889.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 889.242 ; gain = 535.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 889.242 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/cdc_uart/cdc_uart.runs/synth_1/uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_utilization_synth.rpt -pb uart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 02:24:17 2024...
