

================================================================
== Vitis HLS Report for 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s'
================================================================
* Date:           Wed May 21 19:42:22 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.154 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln233 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_conv_stream.h:233]   --->   Operation 2 'specpipeline' 'specpipeline_ln233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 3 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.57ns)   --->   "%p_06_0_0_i = memshiftread i8 @_ssdm_op_MemShiftRead.[48 x i8]P0A, i8 47, i8 %p_read_9, i1 1"   --->   Operation 4 'memshiftread' 'p_06_0_0_i' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 48> <ShiftMem>
ST_1 : Operation 5 [1/1] (0.57ns)   --->   "%DataOut_V_i = memshiftread i8 @_ssdm_op_MemShiftRead.[48 x i8]P0A, i8 47, i8 %p_06_0_0_i, i1 1"   --->   Operation 5 'memshiftread' 'DataOut_V_i' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 48> <ShiftMem>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 6 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 7 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 8 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 9 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 10 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 11 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 12 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 13 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 14 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 15 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 16 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 17 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %DataOut_V_i, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 18 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %p_06_0_0_i, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 19 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %p_read_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 20 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln233 = ret" [firmware/nnet_utils/nnet_conv_stream.h:233]   --->   Operation 21 'ret' 'ret_ln233' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.15ns
The critical path consists of the following:
	wire read operation ('p_read_9') on port 'p_read' [12]  (0 ns)
	'memshiftread' operation ('p_06_0_0_i') [13]  (0.577 ns)
	'memshiftread' operation ('DataOut_V_i') [14]  (0.577 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
