Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a53d1f622b704712854640fcef8a996f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX8T1_32
Compiling module xil_defaultlib.and32
Compiling module xil_defaultlib.or32
Compiling module xil_defaultlib.nor32
Compiling module xil_defaultlib.srl32
Compiling module xil_defaultlib.xor32
Compiling module xil_defaultlib.or_bit_32
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.SignalExt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
