Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue May  9 22:51:44 2023
| Host         : n-62-30-2 running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file PWF_control_sets_placed.rpt
| Design       : PWF
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|     14 |            1 |
|    16+ |           30 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |            8 |
| No           | No                    | Yes                    |              70 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           10 |
| Yes          | No                    | Yes                    |             432 |           68 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|        Clock Signal       |                  Enable Signal                  |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG            |                                                 |                                                     |                1 |              2 |
|  DisplayClock/CLK         |                                                 | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                1 |              4 |
|  SCLK_reg_n_0_BUFG        |                                                 | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                3 |             14 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[1].U2_gen/LoadSig[3] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[0].U2_gen/LoadSig[3] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[2].U2_gen/LoadSig[2] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                5 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[3].U2_gen/LoadSig[1] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[3].U2_gen/LoadSig[2] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                1 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[3].U2_gen/LoadSig[3] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  SCLK_reg_n_0_BUFG        | MPC/InstDecCont/E[0]                            | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[1].U2_gen/LoadSig[1] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                1 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[2].U2_gen/LoadSig[0] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[2].U2_gen/LoadSig[1] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[2].U2_gen/LoadSig[3] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[1].U2_gen/LoadSig[0] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                3 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[0].U2_gen/LoadSig[0] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                3 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[0].U2_gen/LoadSig[1] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                5 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[0].U2_gen/LoadSig[2] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[3].U2_gen/LoadSig[0] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             16 |
|  SCLK_reg_n_0_BUFG        | DataPathComp/RegFile/U1/U2[1].U2_gen/LoadSig[2] | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                1 |             16 |
|  CLK_IBUF_BUFG            | BTNU_IBUF                                       | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                1 |             16 |
|  CLK_IBUF_BUFG            | BTNL_IBUF                                       | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                1 |             16 |
|  CLK_IBUF_BUFG            | BTNR_IBUF                                       | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             16 |
|  CLK_IBUF_BUFG            | BTND_IBUF                                       | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                1 |             16 |
|  CLK_IBUF_BUFG            | BTNC_IBUF                                       | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                1 |             16 |
|  CLK_IBUF_BUFG            | MPC/ProgCount/MR2_reg[7][0]                     | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  CLK_IBUF_BUFG            | MPC/ProgCount/MR1_reg[7][0]                     | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                3 |             16 |
|  CLK_IBUF_BUFG            | MPC/ProgCount/MR0_reg[7]_0[0]                   | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                2 |             16 |
|  CLK_IBUF_BUFG            | MPC/ProgCount/E[0]                              |                                                     |                5 |             16 |
|  CLK_IBUF_BUFG            | MPC/InstDecCont/MM_sig                          | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                4 |             32 |
|  MPC/InstReg/IR_reg[15]_0 |                                                 |                                                     |                7 |             46 |
|  CLK_IBUF_BUFG            | RESET_IBUF                                      |                                                     |                5 |             48 |
|  CLK_IBUF_BUFG            |                                                 | DataPathComp/RegFile/U2/R15_gen[7].UR15_gen/Q_reg_0 |                6 |             52 |
+---------------------------+-------------------------------------------------+-----------------------------------------------------+------------------+----------------+


