!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
A3D_FUNCTION	sis/sis_accel.h	67;"	d
A860_DELAY_L	aty/mach64_gx.c	264;"	d	file:
AA_TEXT	sis/sis_accel.h	104;"	d
ABB_END	i810/i810_regs.h	55;"	d
ABB_SRT	i810/i810_regs.h	54;"	d
ABGR1555	pnx4008/dum.h	/^	ABGR1555,$/;"	e	enum:__anon108
ABGR4444	pnx4008/dum.h	/^	ABGR4444$/;"	e	enum:__anon108
ABS_MIN_FREQ_2595	aty/mach64_gx.c	22;"	d	file:
ACCEL	intelfb/intelfb.h	103;"	d
ACCESS_FBINFO	matrox/matroxfb_base.h	529;"	d
ACCESS_FBINFO	matrox/matroxfb_base.h	545;"	d
ACCESS_FBINFO2	matrox/matroxfb_base.h	528;"	d
ACCESS_FBINFO2	matrox/matroxfb_base.h	546;"	d
ADDR_MAP_MASK	i810/i810.h	144;"	d
ADD_ID	intelfb/intelfbhw.h	436;"	d
ADD_ID_MASK	intelfb/intelfbhw.h	437;"	d
ADD_PREQ	omap/blizzard.c	700;"	d	file:
ADD_PREQ	omap/hwa742.c	418;"	d	file:
ADPA	intelfb/intelfbhw.h	248;"	d
ADPA_DAC_DISABLE	intelfb/intelfbhw.h	250;"	d
ADPA_DAC_ENABLE	intelfb/intelfbhw.h	249;"	d
ADPA_DPMS_CONTROL_MASK	intelfb/intelfbhw.h	254;"	d
ADPA_DPMS_D0	intelfb/intelfbhw.h	255;"	d
ADPA_DPMS_D1	intelfb/intelfbhw.h	257;"	d
ADPA_DPMS_D2	intelfb/intelfbhw.h	256;"	d
ADPA_DPMS_D3	intelfb/intelfbhw.h	258;"	d
ADPA_HSYNC_ACTIVE_SHIFT	intelfb/intelfbhw.h	260;"	d
ADPA_PIPE_SELECT_SHIFT	intelfb/intelfbhw.h	251;"	d
ADPA_SETS_HVPOLARITY	intelfb/intelfbhw.h	253;"	d
ADPA_SYNC_ACTIVE_HIGH	intelfb/intelfbhw.h	262;"	d
ADPA_SYNC_ACTIVE_LOW	intelfb/intelfbhw.h	263;"	d
ADPA_SYNC_ACTIVE_MASK	intelfb/intelfbhw.h	261;"	d
ADPA_USE_VGA_HVPOLARITY	intelfb/intelfbhw.h	252;"	d
ADPA_VSYNC_ACTIVE_SHIFT	intelfb/intelfbhw.h	259;"	d
ADR_CHTVRegDataPtr	sis/initdef.h	578;"	d
ADR_CHTVVCLKPtr	sis/initdef.h	577;"	d
ADR_CRT2PtrData	sis/initdef.h	573;"	d
ADR_LVDSCRT1DataPtr	sis/initdef.h	576;"	d
ADR_LVDSDesPtrData	sis/initdef.h	575;"	d
ADVANCE_RING	intelfb/intelfbhw.h	546;"	d
AD_BLT	dnfb.c	54;"	d	file:
AD_HIBIT	dnfb.c	59;"	d	file:
AGPIntBIST	kyro/STG4000Reg.h	/^	volatile unsigned long AGPIntBIST;	\/* 0x0170 *\/$/;"	m	struct:__anon136
AGPIntClassCode	kyro/STG4000Reg.h	/^	volatile unsigned long AGPIntClassCode;	\/* 0x016C *\/$/;"	m	struct:__anon136
AGPIntID	kyro/STG4000Reg.h	/^	volatile unsigned long AGPIntID;	\/* 0x0168 *\/$/;"	m	struct:__anon136
AGPIntPMCSR	kyro/STG4000Reg.h	/^	volatile unsigned long AGPIntPMCSR;	\/* 0x0178 *\/$/;"	m	struct:__anon136
AGPIntSSID	kyro/STG4000Reg.h	/^	volatile unsigned long AGPIntSSID;	\/* 0x0174 *\/$/;"	m	struct:__anon136
AGPIntStat	kyro/STG4000Reg.h	/^	volatile unsigned long AGPIntStat;	\/* 0x018C *\/$/;"	m	struct:__anon136
AGP_BASE	sis/sis_accel.h	109;"	d
AGP_CMD_QUEUE	sis/sis.h	/^    AGP_CMD_QUEUE,$/;"	e	enum:_SIS_CMDTYPE
AGP_CMD_QUEUE_CAP	sis/sis.h	136;"	d
AGP_DCACHE_MEMORY	i810/i810.h	193;"	d
AGP_NORMAL_MEMORY	i810/i810.h	192;"	d
AGP_PHYSICAL_MEMORY	i810/i810.h	194;"	d
AGP_PHYSICAL_MEMORY	intelfb/intelfb.h	120;"	d
ALLOCATE_FOR_PANNING	intelfb/intelfb.h	39;"	d
ALPHA_BLEND	sis/sis_accel.h	66;"	d
ALWAYS_SYNC	i810/i810.h	205;"	d
APOLLO_DISPLAY_IMG	hecubafb.c	53;"	d	file:
APOLLO_ERASE_DISPLAY	hecubafb.c	54;"	d	file:
APOLLO_INIT_DISPLAY	hecubafb.c	55;"	d	file:
APOLLO_START_NEW_IMG	hecubafb.c	51;"	d	file:
APOLLO_STOP_IMG_DATA	hecubafb.c	52;"	d	file:
AP_CONTROL_0	dnfb.c	37;"	d	file:
AP_CONTROL_1	dnfb.c	38;"	d	file:
AP_CONTROL_2	dnfb.c	40;"	d	file:
AP_CONTROL_3A	dnfb.c	39;"	d	file:
AP_DEVICE_ID	dnfb.c	34;"	d	file:
AP_DIAG_MEM_REQ	dnfb.c	36;"	d	file:
AP_IOBASE	dnfb.c	31;"	d	file:
AP_ROP_1	dnfb.c	35;"	d	file:
AP_STATUS	dnfb.c	32;"	d	file:
AP_WRITE_ENABLE	dnfb.c	33;"	d	file:
ARB_OFF	i810/i810.h	54;"	d
ARB_ON	i810/i810.h	53;"	d
ARB_ON_OFF	i810/i810.h	75;"	d
ARGB1555	pnx4008/dum.h	/^	ARGB1555,$/;"	e	enum:__anon108
ARGB4444	pnx4008/dum.h	/^	ARGB4444,$/;"	e	enum:__anon108
ARTIST_CMAP0	stifb.c	451;"	d	file:
ARTIST_ENABLE_DISABLE_DISPLAY	stifb.c	/^ARTIST_ENABLE_DISABLE_DISPLAY(struct stifb_info *fb, int enable) $/;"	f	file:
ASSABET_PAL_VIDEO	sa1100fb.c	193;"	d	file:
ASUS_HACK	sis/init301.c	74;"	d	file:
ASYNC_FLIP	i810/i810.h	56;"	d
ATAFB_EXT	atafb.c	47;"	d	file:
ATAFB_FALCON	atafb.c	48;"	d	file:
ATAFB_STE	atafb.c	46;"	d	file:
ATAFB_TT	atafb.c	45;"	d	file:
ATARI_CURSOR_BLINK_RATE	console/fbcon.c	164;"	d	file:
ATIReduceRatio	aty/atyfb_base.c	/^static void ATIReduceRatio(int *Numerator, int *Denominator)$/;"	f	file:
ATI_CHIP_264CT	aty/atyfb_base.c	340;"	d	file:
ATI_CHIP_264ET	aty/atyfb_base.c	341;"	d	file:
ATI_CHIP_264GT	aty/atyfb_base.c	344;"	d	file:
ATI_CHIP_264GT2C	aty/atyfb_base.c	360;"	d	file:
ATI_CHIP_264GTB	aty/atyfb_base.c	356;"	d	file:
ATI_CHIP_264GTPRO	aty/atyfb_base.c	361;"	d	file:
ATI_CHIP_264LT	aty/atyfb_base.c	351;"	d	file:
ATI_CHIP_264LTG	aty/atyfb_base.c	358;"	d	file:
ATI_CHIP_264LTPRO	aty/atyfb_base.c	362;"	d	file:
ATI_CHIP_264VT	aty/atyfb_base.c	343;"	d	file:
ATI_CHIP_264VT3	aty/atyfb_base.c	347;"	d	file:
ATI_CHIP_264VT4	aty/atyfb_base.c	348;"	d	file:
ATI_CHIP_264VTB	aty/atyfb_base.c	346;"	d	file:
ATI_CHIP_264XL	aty/atyfb_base.c	364;"	d	file:
ATI_CHIP_88800CX	aty/atyfb_base.c	338;"	d	file:
ATI_CHIP_88800GX	aty/atyfb_base.c	337;"	d	file:
ATI_CHIP_MOBILITY	aty/atyfb_base.c	365;"	d	file:
ATI_MODERN_SET	aty/atyfb_base.c	354;"	d	file:
ATMEL_LCDC_CVAL_DEFAULT	atmel_lcdfb.c	30;"	d	file:
ATMEL_LCDC_DMA_BURST_LEN	atmel_lcdfb.c	31;"	d	file:
ATMEL_LCDC_FIFO_SIZE	atmel_lcdfb.c	34;"	d	file:
ATMEL_LCDC_FIFO_SIZE	atmel_lcdfb.c	36;"	d	file:
ATMEL_LCDFB_FBINFO_DEFAULT	atmel_lcdfb.c	40;"	d	file:
ATMEL_LCDFB_FBINFO_DEFAULT	atmel_lcdfb.c	48;"	d	file:
ATTR	matrox/matroxfb_base.h	/^	unsigned char	ATTR[21];$/;"	m	struct:matrox_hw_state
ATTR	sis/vstruct.h	/^	unsigned char  ATTR[0x14];$/;"	m	struct:SiS_StandTable_S
ATTR_READ	i810/i810_regs.h	238;"	d
ATTR_WRITE	i810/i810_regs.h	237;"	d
ATTRin	riva/fbdev.c	/^static inline unsigned char ATTRin(struct riva_par *par,$/;"	f	file:
ATTRout	riva/fbdev.c	/^static inline void ATTRout(struct riva_par *par, unsigned char index,$/;"	f	file:
ATYIO_CLKR	aty/atyfb_base.c	1715;"	d	file:
ATYIO_CLKW	aty/atyfb_base.c	1716;"	d	file:
ATYIO_FEATR	aty/atyfb_base.c	1734;"	d	file:
ATYIO_FEATW	aty/atyfb_base.c	1735;"	d	file:
ATY_MIRROR_CRT_ON	aty/aty128fb.c	2267;"	d	file:
ATY_MIRROR_LCD_ON	aty/aty128fb.c	2266;"	d	file:
AU1100FB_NBR_VIDEO_BUFFERS	au1100fb.h	62;"	d
AU1100_LCD_MAX_BPP	au1100fb.h	57;"	d
AU1100_LCD_MAX_CLK	au1100fb.h	58;"	d
AU1100_LCD_MAX_XRES	au1100fb.h	55;"	d
AU1100_LCD_MAX_YRES	au1100fb.h	56;"	d
AU1100_LCD_NBR_PALETTE_ENTRIES	au1100fb.h	59;"	d
AU1200FB_NBR_VIDEO_BUFFERS	au1200fb.c	171;"	d	file:
AU1200_LCD_ADDR	au1200fb.h	319;"	d
AU1200_LCD_ADDR	au1200fb.h	33;"	d
AU1200_LCD_FB_IOCTL	au1200fb.c	72;"	d	file:
AU1200_LCD_GET_PANEL	au1200fb.c	79;"	d	file:
AU1200_LCD_GET_SCREEN	au1200fb.c	75;"	d	file:
AU1200_LCD_GET_WINDOW	au1200fb.c	77;"	d	file:
AU1200_LCD_MAX_BPP	au1200fb.c	166;"	d	file:
AU1200_LCD_MAX_CLK	au1200fb.c	167;"	d	file:
AU1200_LCD_MAX_XRES	au1200fb.c	164;"	d	file:
AU1200_LCD_MAX_YRES	au1200fb.c	165;"	d	file:
AU1200_LCD_NBR_PALETTE_ENTRIES	au1200fb.c	168;"	d	file:
AU1200_LCD_SET_PANEL	au1200fb.c	78;"	d	file:
AU1200_LCD_SET_SCREEN	au1200fb.c	74;"	d	file:
AU1200_LCD_SET_WINDOW	au1200fb.c	76;"	d	file:
AWINPOS	i810/i810_regs.h	117;"	d
AWINZ	i810/i810_regs.h	118;"	d
A_LCD_SSC_RD	omap/lcd_sx1.c	43;"	d	file:
A_LCD_SSC_SD	omap/lcd_sx1.c	44;"	d	file:
A_VID_FORM	g364fb.c	57;"	d	file:
ActiveNonExpanding	sis/initdef.h	586;"	d
ActiveNonExpandingShift	sis/initdef.h	587;"	d
ActivePAL	sis/initdef.h	588;"	d
ActivePALShift	sis/initdef.h	589;"	d
AddrLong	stifb.c	361;"	d	file:
AlphaTest	riva/riva_hw.h	/^    U032 AlphaTest;$/;"	m	struct:__anon71
Alternate1600x1200	sis/vstruct.h	/^	bool				Alternate1600x1200;$/;"	m	struct:SiS_Private
Architecture	nvidia/nv_type.h	/^	u32 Architecture;$/;"	m	struct:nvidia_par
Architecture	riva/riva_hw.h	/^    U032 Architecture;$/;"	m	struct:_riva_hw_inst
AttrOn	cirrusfb.c	/^static void AttrOn(const struct cirrusfb_info *cinfo)$/;"	f	file:
Attribute	savage/savagefb.h	/^	unsigned char Attribute[21];  \/* Video Atribute *\/$/;"	m	struct:savage_reg
BA	stifb.c	381;"	d	file:
BACKLIGHT_DAC_OFF	aty/aty128fb.c	1732;"	d	file:
BACKLIGHT_LVDS_OFF	aty/aty128fb.c	1730;"	d	file:
BAC_DISABLED	pnx4008/dum.h	136;"	d
BAC_ENABLED	pnx4008/dum.h	135;"	d
BAIndexBase	stifb.c	380;"	d	file:
BAJustPoint	stifb.c	379;"	d	file:
BANSHEE_MAX_PIXCLOCK	tdfxfb.c	93;"	d	file:
BASE_FREQ	savage/savagefb.h	88;"	d
BATCH_BUFFER	i810/i810.h	85;"	d
BBP_PTR	i810/i810_regs.h	53;"	d
BCI_BD_BW_DISABLE	savage/savagefb.h	249;"	d
BCI_BD_SET_BPP	savage/savagefb.h	250;"	d
BCI_BD_SET_STRIDE	savage/savagefb.h	251;"	d
BCI_BUFFER_OFFSET	savage/savagefb.h	123;"	d
BCI_CLIP_BR	savage/savagefb.h	116;"	d
BCI_CLIP_LR	savage/savagefb.h	114;"	d
BCI_CLIP_TL	savage/savagefb.h	115;"	d
BCI_CMD_CLIP_LR	savage/savagefb.h	112;"	d
BCI_CMD_CLIP_NEW	savage/savagefb.h	111;"	d
BCI_CMD_DEST_GBD	savage/savagefb.h	107;"	d
BCI_CMD_GET_ROP	savage/savagefb.h	128;"	d
BCI_CMD_NOP	savage/savagefb.h	101;"	d
BCI_CMD_RECT	savage/savagefb.h	103;"	d
BCI_CMD_RECT_XP	savage/savagefb.h	104;"	d
BCI_CMD_RECT_YP	savage/savagefb.h	105;"	d
BCI_CMD_SEND_COLOR	savage/savagefb.h	106;"	d
BCI_CMD_SEND_COLOR	savage/savagefb.h	130;"	d
BCI_CMD_SETREG	savage/savagefb.h	102;"	d
BCI_CMD_SET_ROP	savage/savagefb.h	129;"	d
BCI_CMD_SRC_GBD	savage/savagefb.h	108;"	d
BCI_CMD_SRC_MONO	savage/savagefb.h	110;"	d
BCI_CMD_SRC_SOLID	savage/savagefb.h	109;"	d
BCI_GBD1	savage/savagefb.h	120;"	d
BCI_GBD2	savage/savagefb.h	121;"	d
BCI_SEND	savage/savagefb.h	126;"	d
BCI_SIZE	savage/savagefb.h	124;"	d
BCI_W_H	savage/savagefb.h	117;"	d
BCI_X_Y	savage/savagefb.h	118;"	d
BCLRPAT	i810/i810_regs.h	156;"	d
BCLRPAT_A	intelfb/intelfbhw.h	208;"	d
BCLRPAT_B	intelfb/intelfbhw.h	217;"	d
BFIN_LCD_NBR_PALETTE_ENTRIES	bf54x-lq043fb.c	68;"	d	file:
BGCOLOR	mbx/regs.h	105;"	d
BGR565	pnx4008/dum.h	/^	BGR565,$/;"	e	enum:__anon108
BGx	stifb.c	376;"	d	file:
BI	imsttfb.c	/^	BI	=  8, \/* 0x20 *\/$/;"	e	enum:__anon143	file:
BIG_BUFFER_SIZE	mbx/mbxdebugfs.c	3;"	d	file:
BINapp0F8	stifb.c	365;"	d	file:
BINapp0I	stifb.c	363;"	d	file:
BINapp1I	stifb.c	364;"	d	file:
BINattr	stifb.c	366;"	d	file:
BINovly	stifb.c	362;"	d	file:
BIOSIDCodeAddr	sis/initdef.h	614;"	d
BIOS_BASE	savage/savagefb.h	81;"	d
BIOS_BSIZE	savage/savagefb.h	80;"	d
BIOS_IN16	aty/aty128fb.c	470;"	d	file:
BIOS_IN16	aty/radeonfb.h	507;"	d
BIOS_IN32	aty/aty128fb.c	472;"	d	file:
BIOS_IN32	aty/radeonfb.h	509;"	d
BIOS_IN8	aty/aty128fb.c	469;"	d	file:
BIOS_IN8	aty/radeonfb.h	506;"	d
BITBLT	sis/sis_accel.h	57;"	d
BITMASK	nvidia/nv_type.h	17;"	d
BITMASK	riva/nvreg.h	30;"	d
BITMASK	sis/init.c	3846;"	d	file:
BITS_PER_PIXEL	w100fb.c	63;"	d	file:
BITS_PER_PIXEL	xilinxfb.c	72;"	d	file:
BIT_MASK_INDEX	vga16fb.c	36;"	d	file:
BIT_PER_PIX	g364fb.c	45;"	d	file:
BLANK	console/sticon.c	52;"	d	file:
BLANK	console/vgacon.c	61;"	d	file:
BLANK_BIT	pvr2fb.c	613;"	d	file:
BLANK_DISP	dnfb.c	66;"	d	file:
BLANK_IO	g364fb.c	55;"	d	file:
BLANK_LEVEL	g364fb.c	56;"	d	file:
BLANK_OFF	g364fb.c	52;"	d	file:
BLIT	i810/i810.h	64;"	d
BLIT_POINT_DST	nvidia/nv_dma.h	96;"	d
BLIT_POINT_DST_X	nvidia/nv_dma.h	97;"	d
BLIT_POINT_DST_Y	nvidia/nv_dma.h	98;"	d
BLIT_POINT_SRC	nvidia/nv_dma.h	93;"	d
BLIT_POINT_SRC_X	nvidia/nv_dma.h	94;"	d
BLIT_POINT_SRC_Y	nvidia/nv_dma.h	95;"	d
BLIT_SIZE	nvidia/nv_dma.h	99;"	d
BLIT_SIZE_HEIGHT	nvidia/nv_dma.h	101;"	d
BLIT_SIZE_WIDTH	nvidia/nv_dma.h	100;"	d
BLIZZARD_AUTO_UPDATE_TIME	omap/blizzard.c	78;"	d	file:
BLIZZARD_CLK_SRC	omap/blizzard.c	44;"	d	file:
BLIZZARD_COLOR_RGB565	omap/blizzard.c	72;"	d	file:
BLIZZARD_COLOR_YUV420	omap/blizzard.c	73;"	d	file:
BLIZZARD_CONFIG	omap/blizzard.c	38;"	d	file:
BLIZZARD_DATA_SOURCE_SELECT	omap/blizzard.c	56;"	d	file:
BLIZZARD_DISPLAY_MODE	omap/blizzard.c	54;"	d	file:
BLIZZARD_DISP_MEM_DATA_PORT	omap/blizzard.c	57;"	d	file:
BLIZZARD_DISP_MEM_READ_ADDR0	omap/blizzard.c	58;"	d	file:
BLIZZARD_HDISP	omap/blizzard.c	47;"	d	file:
BLIZZARD_HNDP	omap/blizzard.c	48;"	d	file:
BLIZZARD_HSW	omap/blizzard.c	52;"	d	file:
BLIZZARD_INPUT_WIN_X_START_0	omap/blizzard.c	55;"	d	file:
BLIZZARD_MEM_BANK0_ACTIVATE	omap/blizzard.c	45;"	d	file:
BLIZZARD_MEM_BANK0_STATUS	omap/blizzard.c	46;"	d	file:
BLIZZARD_NDISP_CTRL_STATUS	omap/blizzard.c	60;"	d	file:
BLIZZARD_PLL_CLOCK_SYNTH_0	omap/blizzard.c	41;"	d	file:
BLIZZARD_PLL_CLOCK_SYNTH_1	omap/blizzard.c	42;"	d	file:
BLIZZARD_PLL_DIV	omap/blizzard.c	39;"	d	file:
BLIZZARD_PLL_LOCK_RANGE	omap/blizzard.c	40;"	d	file:
BLIZZARD_PLL_MODE	omap/blizzard.c	43;"	d	file:
BLIZZARD_POWER_SAVE	omap/blizzard.c	59;"	d	file:
BLIZZARD_REV_CODE	omap/blizzard.c	37;"	d	file:
BLIZZARD_SRC_BLT_LCD	omap/blizzard.c	70;"	d	file:
BLIZZARD_SRC_DISABLE_OVERLAY	omap/blizzard.c	67;"	d	file:
BLIZZARD_SRC_WRITE_LCD	omap/blizzard.c	69;"	d	file:
BLIZZARD_SRC_WRITE_LCD_BACKGROUND	omap/blizzard.c	64;"	d	file:
BLIZZARD_SRC_WRITE_LCD_DESTRUCTIVE	omap/blizzard.c	65;"	d	file:
BLIZZARD_SRC_WRITE_OVERLAY_ENABLE	omap/blizzard.c	66;"	d	file:
BLIZZARD_VDISP0	omap/blizzard.c	49;"	d	file:
BLIZZARD_VDISP1	omap/blizzard.c	50;"	d	file:
BLIZZARD_VERSION_S1D13744	omap/blizzard.c	76;"	d	file:
BLIZZARD_VERSION_S1D13745	omap/blizzard.c	75;"	d	file:
BLIZZARD_VNDP	omap/blizzard.c	51;"	d	file:
BLIZZARD_VSW	omap/blizzard.c	53;"	d	file:
BLK_FUN_SWTCH	g364fb.c	54;"	d	file:
BLMIN	matrox/matroxfb_g450.c	30;"	d	file:
BLMIN	matrox/matroxfb_maven.c	65;"	d	file:
BLTCNTL	i810/i810_regs.h	163;"	d
BLTCTL	imsttfb.c	/^	BLTCTL	= 10, \/* 0x28 *\/$/;"	e	enum:__anon143	file:
BLUE_SHIFT	xilinxfb.c	76;"	d	file:
BMASK	console/newport_con.c	57;"	d	file:
BMC0_BLANKEN	amifb.c	471;"	d	file:
BMC0_CSCBEN	amifb.c	464;"	d	file:
BMC0_CSYTRUE	amifb.c	472;"	d	file:
BMC0_DUAL	amifb.c	468;"	d	file:
BMC0_HARDDIS	amifb.c	460;"	d	file:
BMC0_HSYTRUE	amifb.c	474;"	d	file:
BMC0_LOLDIS	amifb.c	463;"	d	file:
BMC0_LPENDIS	amifb.c	461;"	d	file:
BMC0_PAL	amifb.c	469;"	d	file:
BMC0_VARBEAMEN	amifb.c	467;"	d	file:
BMC0_VARCSYEN	amifb.c	470;"	d	file:
BMC0_VARHSYEN	amifb.c	466;"	d	file:
BMC0_VARVBEN	amifb.c	462;"	d	file:
BMC0_VARVSYEN	amifb.c	465;"	d	file:
BMC0_VSYTRUE	amifb.c	473;"	d	file:
BMODE_LAST_ADDR_OFFS	console/sticore.c	639;"	d	file:
BMODE_RELOCATE	console/sticore.c	638;"	d	file:
BM_ADDRESS_HIGH	cyber2000fb.h	357;"	d
BM_ADDRESS_LOW	cyber2000fb.h	356;"	d
BM_CONTROL	cyber2000fb.h	359;"	d
BM_CONTROL_ENABLE	cyber2000fb.h	360;"	d
BM_CONTROL_INIT	cyber2000fb.h	362;"	d
BM_CONTROL_IRQEN	cyber2000fb.h	361;"	d
BM_COUNT	cyber2000fb.h	363;"	d
BM_CTRL0	cyber2000fb.h	198;"	d
BM_CTRL1	cyber2000fb.h	199;"	d
BM_DESCRIPTOR_ENTRY	aty/mach64_accel.c	/^} BM_DESCRIPTOR_ENTRY;$/;"	t	typeref:struct:__anon99	file:
BM_LENGTH	cyber2000fb.h	358;"	d
BM_VID_ADDR_HIGH	cyber2000fb.h	355;"	d
BM_VID_ADDR_LOW	cyber2000fb.h	354;"	d
BOOT_REG	g364fb.c	38;"	d	file:
BORDB	imsttfb.c	/^	BORDB		= 0x62,	\/* () Border Color Blue *\/$/;"	e	enum:__anon145	file:
BORDG	imsttfb.c	/^	BORDG		= 0x61,	\/* () Border Color Green *\/$/;"	e	enum:__anon145	file:
BORDR	imsttfb.c	/^	BORDR		= 0x60,	\/* () Border Color Red *\/$/;"	e	enum:__anon145	file:
BOTTOM_CLIP	sis/sis_accel.h	127;"	d
BPC0_BPU0	amifb.c	382;"	d	file:
BPC0_BPU1	amifb.c	381;"	d	file:
BPC0_BPU2	amifb.c	380;"	d	file:
BPC0_BPU3	amifb.c	390;"	d	file:
BPC0_BYPASS	amifb.c	389;"	d	file:
BPC0_COLOR	amifb.c	385;"	d	file:
BPC0_DPF	amifb.c	384;"	d	file:
BPC0_ECSENA	amifb.c	394;"	d	file:
BPC0_ERSY	amifb.c	393;"	d	file:
BPC0_GAUD	amifb.c	386;"	d	file:
BPC0_HAM	amifb.c	383;"	d	file:
BPC0_HIRES	amifb.c	379;"	d	file:
BPC0_LACE	amifb.c	392;"	d	file:
BPC0_LPEN	amifb.c	391;"	d	file:
BPC0_SHRES	amifb.c	388;"	d	file:
BPC0_UHRES	amifb.c	387;"	d	file:
BPC2_KILLEHB	amifb.c	405;"	d	file:
BPC2_PF1P0	amifb.c	414;"	d	file:
BPC2_PF1P1	amifb.c	413;"	d	file:
BPC2_PF1P2	amifb.c	412;"	d	file:
BPC2_PF2P0	amifb.c	411;"	d	file:
BPC2_PF2P1	amifb.c	410;"	d	file:
BPC2_PF2P2	amifb.c	409;"	d	file:
BPC2_PF2PRI	amifb.c	408;"	d	file:
BPC2_RDRAM	amifb.c	406;"	d	file:
BPC2_SOGEN	amifb.c	407;"	d	file:
BPC2_ZDBPEN	amifb.c	403;"	d	file:
BPC2_ZDBPSEL0	amifb.c	402;"	d	file:
BPC2_ZDBPSEL1	amifb.c	401;"	d	file:
BPC2_ZDBPSEL2	amifb.c	400;"	d	file:
BPC2_ZDCTEN	amifb.c	404;"	d	file:
BPC3_BANK0	amifb.c	422;"	d	file:
BPC3_BANK1	amifb.c	421;"	d	file:
BPC3_BANK2	amifb.c	420;"	d	file:
BPC3_BRDRBLNK	amifb.c	429;"	d	file:
BPC3_BRDRSPRT	amifb.c	432;"	d	file:
BPC3_BRDRTRAN	amifb.c	430;"	d	file:
BPC3_EXTBLKEN	amifb.c	433;"	d	file:
BPC3_LOCT	amifb.c	426;"	d	file:
BPC3_PF2OF0	amifb.c	425;"	d	file:
BPC3_PF2OF1	amifb.c	424;"	d	file:
BPC3_PF2OF2	amifb.c	423;"	d	file:
BPC3_SPRES0	amifb.c	428;"	d	file:
BPC3_SPRES1	amifb.c	427;"	d	file:
BPC3_ZDCLKEN	amifb.c	431;"	d	file:
BPC4_BPLAM0	amifb.c	446;"	d	file:
BPC4_BPLAM1	amifb.c	445;"	d	file:
BPC4_BPLAM2	amifb.c	444;"	d	file:
BPC4_BPLAM3	amifb.c	443;"	d	file:
BPC4_BPLAM4	amifb.c	442;"	d	file:
BPC4_BPLAM5	amifb.c	441;"	d	file:
BPC4_BPLAM6	amifb.c	440;"	d	file:
BPC4_BPLAM7	amifb.c	439;"	d	file:
BPC4_ESPRM4	amifb.c	450;"	d	file:
BPC4_ESPRM5	amifb.c	449;"	d	file:
BPC4_ESPRM6	amifb.c	448;"	d	file:
BPC4_ESPRM7	amifb.c	447;"	d	file:
BPC4_OSPRM4	amifb.c	454;"	d	file:
BPC4_OSPRM5	amifb.c	453;"	d	file:
BPC4_OSPRM6	amifb.c	452;"	d	file:
BPC4_OSPRM7	amifb.c	451;"	d	file:
BPL	atafb_iplan2p2.c	21;"	d	file:
BPL	atafb_iplan2p4.c	21;"	d	file:
BPL	atafb_iplan2p8.c	21;"	d	file:
BPP	ps3fb.c	296;"	d	file:
BPP16	i810/i810.h	40;"	d
BPP16	imsttfb.c	/^	BPP16		= 0x0c, \/* () 16 Bits\/Pixel Control  [bit 1=1 for 565] *\/$/;"	e	enum:__anon145	file:
BPP24	i810/i810.h	41;"	d
BPP24	imsttfb.c	/^	BPP24		= 0x0d,	\/* () 24 Bits\/Pixel Control *\/$/;"	e	enum:__anon145	file:
BPP32	imsttfb.c	/^	BPP32		= 0x0e,	\/* () 32 Bits\/Pixel Control *\/$/;"	e	enum:__anon145	file:
BPP8	i810/i810.h	39;"	d
BPP8	imsttfb.c	/^	BPP8		= 0x0b,	\/* () 8 Bits\/Pixel Control *\/$/;"	e	enum:__anon145	file:
BP_INT	i810/i810.h	69;"	d
BR	sis/sis_accel.h	53;"	d
BR00	i810/i810_regs.h	121;"	d
BR02	i810/i810_regs.h	123;"	d
BR03	i810/i810_regs.h	124;"	d
BR04	i810/i810_regs.h	125;"	d
BR05	i810/i810_regs.h	126;"	d
BR06	i810/i810_regs.h	127;"	d
BR07	i810/i810_regs.h	128;"	d
BR08	i810/i810_regs.h	129;"	d
BR09	i810/i810_regs.h	130;"	d
BR10	i810/i810_regs.h	131;"	d
BR11	i810/i810_regs.h	132;"	d
BR12	i810/i810_regs.h	133;"	d
BR13	i810/i810_regs.h	134;"	d
BR14	i810/i810_regs.h	135;"	d
BR15	i810/i810_regs.h	136;"	d
BR16	i810/i810_regs.h	137;"	d
BR17	i810/i810_regs.h	138;"	d
BR18	i810/i810_regs.h	139;"	d
BR19	i810/i810_regs.h	140;"	d
BRANCH_VERSION	i810/i810.h	104;"	d
BREAKPOINT_INTERRUPT	intelfb/intelfbhw.h	102;"	d
BRO1	i810/i810_regs.h	122;"	d
BT431_CMD_1_1_MUX	bt431.h	65;"	d
BT431_CMD_4_1_MUX	bt431.h	66;"	d
BT431_CMD_5_1_MUX	bt431.h	67;"	d
BT431_CMD_AND_CURSORS	bt431.h	64;"	d
BT431_CMD_CURS_ENABLE	bt431.h	61;"	d
BT431_CMD_OR_CURSORS	bt431.h	63;"	d
BT431_CMD_THICK_1	bt431.h	69;"	d
BT431_CMD_THICK_3	bt431.h	70;"	d
BT431_CMD_THICK_5	bt431.h	71;"	d
BT431_CMD_THICK_7	bt431.h	72;"	d
BT431_CMD_XHAIR_ENABLE	bt431.h	62;"	d
BT431_CMD_xxx_MUX	bt431.h	68;"	d
BT431_REG_CMD	bt431.h	41;"	d
BT431_REG_CRAM_BASE	bt431.h	55;"	d
BT431_REG_CRAM_END	bt431.h	56;"	d
BT431_REG_CXHI	bt431.h	43;"	d
BT431_REG_CXLO	bt431.h	42;"	d
BT431_REG_CYHI	bt431.h	45;"	d
BT431_REG_CYLO	bt431.h	44;"	d
BT431_REG_WHHI	bt431.h	53;"	d
BT431_REG_WHLO	bt431.h	52;"	d
BT431_REG_WWHI	bt431.h	51;"	d
BT431_REG_WWLO	bt431.h	50;"	d
BT431_REG_WXHI	bt431.h	47;"	d
BT431_REG_WXLO	bt431.h	46;"	d
BT431_REG_WYHI	bt431.h	49;"	d
BT431_REG_WYLO	bt431.h	48;"	d
BT_ALPINE	cirrusfb.c	/^	BT_ALPINE,	\/* GD543x\/4x *\/$/;"	e	enum:cirrus_board	file:
BT_GD5480	cirrusfb.c	/^	BT_GD5480,$/;"	e	enum:cirrus_board	file:
BT_LAGUNA	cirrusfb.c	/^	BT_LAGUNA,	\/* GD546x *\/$/;"	e	enum:cirrus_board	file:
BT_NONE	cirrusfb.c	/^	BT_NONE = 0,$/;"	e	enum:cirrus_board	file:
BT_PICASSO	cirrusfb.c	/^	BT_PICASSO,$/;"	e	enum:cirrus_board	file:
BT_PICASSO4	cirrusfb.c	/^	BT_PICASSO4,	\/* GD5446 *\/$/;"	e	enum:cirrus_board	file:
BT_PICCOLO	cirrusfb.c	/^	BT_PICCOLO,$/;"	e	enum:cirrus_board	file:
BT_SD64	cirrusfb.c	/^	BT_SD64,$/;"	e	enum:cirrus_board	file:
BT_SPECTRUM	cirrusfb.c	/^	BT_SPECTRUM,$/;"	e	enum:cirrus_board	file:
BUFF0_CMAP0	stifb.c	448;"	d	file:
BUFF1_CMAP0	stifb.c	449;"	d	file:
BUFF1_CMAP3	stifb.c	450;"	d	file:
BUGFIX	aty/radeon_pm.c	50;"	d	file:
BUSY	hpfb.c	50;"	d	file:
BW2_FLAG_BLANKED	bw2.c	114;"	d	file:
BWTWO_CTL_DIVISOR_MASK	bw2.c	102;"	d	file:
BWTWO_CTL_ENABLE_CURCMP	bw2.c	100;"	d	file:
BWTWO_CTL_ENABLE_INTS	bw2.c	97;"	d	file:
BWTWO_CTL_ENABLE_TIMING	bw2.c	99;"	d	file:
BWTWO_CTL_ENABLE_VIDEO	bw2.c	98;"	d	file:
BWTWO_CTL_XTAL_MASK	bw2.c	101;"	d	file:
BWTWO_REGISTER_OFFSET	bw2.c	56;"	d	file:
BWTWO_SR_1152_900_76_A	bw2.c	88;"	d	file:
BWTWO_SR_1152_900_76_B	bw2.c	89;"	d	file:
BWTWO_SR_1600_1280	bw2.c	87;"	d	file:
BWTWO_SR_ID_MASK	bw2.c	90;"	d	file:
BWTWO_SR_ID_MONO	bw2.c	91;"	d	file:
BWTWO_SR_ID_MONO_ECL	bw2.c	92;"	d	file:
BWTWO_SR_ID_MSYNC	bw2.c	93;"	d	file:
BWTWO_SR_ID_NOCONN	bw2.c	94;"	d	file:
BWTWO_SR_RES_MASK	bw2.c	86;"	d	file:
BWTWO_STAT_ID_MASK	bw2.c	107;"	d	file:
BWTWO_STAT_MSENSE_MASK	bw2.c	106;"	d	file:
BWTWO_STAT_PENDING_INT	bw2.c	105;"	d	file:
BYTES_PER_CMDSTRING	pnx4008/sdum.h	58;"	d
BYTES_PER_LONG	amifb.c	1354;"	d	file:
BYTES_PER_LONG	amifb.c	1357;"	d	file:
BYTES_PER_LONG	atafb.c	2533;"	d	file:
BYTES_PER_LONG	atafb.c	2536;"	d	file:
BYTES_PER_LONG	fbsysfs.c	40;"	d	file:
BYTES_PER_LONG	fbsysfs.c	67;"	d	file:
BYTES_PER_PANEL	pxafb.c	687;"	d	file:
BYTES_PER_PIXEL	xilinxfb.c	71;"	d	file:
Backup	sis/vstruct.h	/^	bool				Backup;$/;"	m	struct:SiS_Private
Backup_14	sis/vstruct.h	/^	unsigned char			Backup_14;$/;"	m	struct:SiS_Private
Backup_15	sis/vstruct.h	/^	unsigned char			Backup_15;$/;"	m	struct:SiS_Private
Backup_16	sis/vstruct.h	/^	unsigned char			Backup_16;$/;"	m	struct:SiS_Private
Backup_17	sis/vstruct.h	/^	unsigned char			Backup_17;$/;"	m	struct:SiS_Private
Backup_18	sis/vstruct.h	/^	unsigned char			Backup_18;$/;"	m	struct:SiS_Private
Backup_19	sis/vstruct.h	/^	unsigned char			Backup_19;$/;"	m	struct:SiS_Private
Backup_1a	sis/vstruct.h	/^	unsigned char			Backup_1a;$/;"	m	struct:SiS_Private
Backup_1b	sis/vstruct.h	/^	unsigned char			Backup_1b;$/;"	m	struct:SiS_Private
Backup_1c	sis/vstruct.h	/^	unsigned char			Backup_1c;$/;"	m	struct:SiS_Private
Backup_1d	sis/vstruct.h	/^	unsigned char			Backup_1d;$/;"	m	struct:SiS_Private
Backup_Mode	sis/vstruct.h	/^	unsigned char			Backup_Mode;$/;"	m	struct:SiS_Private
Bitmap	riva/riva_hw.h	/^    RivaBitmap              __iomem *Bitmap;$/;"	m	struct:_riva_hw_inst
BitmapExtent08	stifb.c	368;"	d	file:
BitmapExtent32	stifb.c	369;"	d	file:
Blend	riva/riva_hw.h	/^    U032 Blend;$/;"	m	struct:__anon72
BlendingPossible	nvidia/nv_type.h	/^	int BlendingPossible;$/;"	m	struct:nvidia_par
Blt	riva/riva_hw.h	/^    RivaScreenBlt           __iomem *Blt;$/;"	m	struct:_riva_hw_inst
Bool	riva/riva_hw.h	/^typedef int Bool;$/;"	t
BottomRight	riva/riva_hw.h	/^        U032 BottomRight;$/;"	m	struct:__anon64::__anon66
BottomRight	riva/riva_hw.h	/^        U032 BottomRight;$/;"	m	struct:__anon64::__anon67
BottomRight	riva/riva_hw.h	/^        U032 BottomRight;$/;"	m	struct:__anon64::__anon68
BottomRight	riva/riva_hw.h	/^        U032 BottomRight;$/;"	m	struct:__anon64::__anon69
BottomRight	riva/riva_hw.h	/^        U032 BottomRight;$/;"	m	struct:__anon64::__anon70
BtoKB	intelfb/intelfb.h	76;"	d
BtoMB	intelfb/intelfb.h	77;"	d
Busy	riva/riva_hw.h	/^    int  (*Busy)(struct _riva_hw_inst *);$/;"	m	struct:_riva_hw_inst
CAN_LOAD_EGA_FONTS	console/vgacon.c	63;"	d	file:
CAN_LOAD_PALETTE	console/vgacon.c	64;"	d	file:
CAPTURE_EVENT_INTERRUPT	intelfb/intelfbhw.h	100;"	d
CAP_CTL_MISC	cyber2000fb.h	334;"	d
CAP_CTL_MISC_DISPUSED	cyber2000fb.h	341;"	d
CAP_CTL_MISC_HDIV	cyber2000fb.h	335;"	d
CAP_CTL_MISC_HDIV4	cyber2000fb.h	336;"	d
CAP_CTL_MISC_HSYNCDIV2	cyber2000fb.h	338;"	d
CAP_CTL_MISC_ODDEVEN	cyber2000fb.h	337;"	d
CAP_CTL_MISC_SYNCTZHIGH	cyber2000fb.h	339;"	d
CAP_CTL_MISC_SYNCTZOR	cyber2000fb.h	340;"	d
CAP_DDA_X_INC	cyber2000fb.h	138;"	d
CAP_DDA_X_INIT	cyber2000fb.h	137;"	d
CAP_DDA_Y_INC	cyber2000fb.h	140;"	d
CAP_DDA_Y_INIT	cyber2000fb.h	139;"	d
CAP_MAP_WIDTH	cyber2000fb.h	331;"	d
CAP_MEM_START	cyber2000fb.h	330;"	d
CAP_PIP_X_END	cyber2000fb.h	188;"	d
CAP_PIP_X_START	cyber2000fb.h	187;"	d
CAP_PIP_Y_END	cyber2000fb.h	190;"	d
CAP_PIP_Y_START	cyber2000fb.h	189;"	d
CAP_PITCH	cyber2000fb.h	332;"	d
CAP_X_END	cyber2000fb.h	134;"	d
CAP_X_START	cyber2000fb.h	133;"	d
CAP_Y_END	cyber2000fb.h	136;"	d
CAP_Y_START	cyber2000fb.h	135;"	d
CCRT1CRTC	sis/vstruct.h	/^	unsigned char			CCRT1CRTC[17];$/;"	m	struct:SiS_Private
CDClock	sis/vstruct.h	/^	unsigned int			CDClock;$/;"	m	struct:SiS_Private
CEND	amifb.c	640;"	d	file:
CFG_ENDIAN0	gxt4500.c	22;"	d	file:
CFlags	sis/vstruct.h	/^	unsigned int			CFlags;$/;"	m	struct:SiS_Private
CG14_CCR_ENABLE	cg14.c	136;"	d	file:
CG14_CCR_SELECT	cg14.c	137;"	d	file:
CG14_FLAG_BLANKED	cg14.c	197;"	d	file:
CG14_MCR_INTENABLE_MASK	cg14.c	57;"	d	file:
CG14_MCR_INTENABLE_SHIFT	cg14.c	56;"	d	file:
CG14_MCR_PIXMODE_16	cg14.c	98;"	d	file:
CG14_MCR_PIXMODE_32	cg14.c	99;"	d	file:
CG14_MCR_PIXMODE_8	cg14.c	97;"	d	file:
CG14_MCR_PIXMODE_MASK	cg14.c	61;"	d	file:
CG14_MCR_PIXMODE_SHIFT	cg14.c	60;"	d	file:
CG14_MCR_RESET_MASK	cg14.c	67;"	d	file:
CG14_MCR_RESET_SHIFT	cg14.c	66;"	d	file:
CG14_MCR_TMENABLE_MASK	cg14.c	65;"	d	file:
CG14_MCR_TMENABLE_SHIFT	cg14.c	64;"	d	file:
CG14_MCR_TMR_MASK	cg14.c	63;"	d	file:
CG14_MCR_TMR_SHIFT	cg14.c	62;"	d	file:
CG14_MCR_VIDENABLE_MASK	cg14.c	59;"	d	file:
CG14_MCR_VIDENABLE_SHIFT	cg14.c	58;"	d	file:
CG14_MMAP_ENTRIES	cg14.c	188;"	d	file:
CG14_REV_IMPL_MASK	cg14.c	71;"	d	file:
CG14_REV_IMPL_SHIFT	cg14.c	70;"	d	file:
CG14_REV_REVISION_MASK	cg14.c	69;"	d	file:
CG14_REV_REVISION_SHIFT	cg14.c	68;"	d	file:
CG14_VBR_FRAMEBASE_MASK	cg14.c	73;"	d	file:
CG14_VBR_FRAMEBASE_SHIFT	cg14.c	72;"	d	file:
CG14_VCA_8MB_MASK	cg14.c	95;"	d	file:
CG14_VCA_8MB_SHIFT	cg14.c	94;"	d	file:
CG14_VCA_CAD_MASK	cg14.c	89;"	d	file:
CG14_VCA_CAD_SHIFT	cg14.c	88;"	d	file:
CG14_VCA_RAMSPEED_MASK	cg14.c	93;"	d	file:
CG14_VCA_RAMSPEED_SHIFT	cg14.c	92;"	d	file:
CG14_VCA_VERS_MASK	cg14.c	91;"	d	file:
CG14_VCA_VERS_SHIFT	cg14.c	90;"	d	file:
CG14_VCR1_REFRESHENA_MASK	cg14.c	87;"	d	file:
CG14_VCR1_REFRESHENA_SHIFT	cg14.c	86;"	d	file:
CG14_VCR_REFRESHREQ_MASK	cg14.c	85;"	d	file:
CG14_VCR_REFRESHREQ_SHIFT	cg14.c	84;"	d	file:
CG14_VMCR1_SETUP_MASK	cg14.c	75;"	d	file:
CG14_VMCR1_SETUP_SHIFT	cg14.c	74;"	d	file:
CG14_VMCR1_VCONFIG_MASK	cg14.c	77;"	d	file:
CG14_VMCR1_VCONFIG_SHIFT	cg14.c	76;"	d	file:
CG14_VMCR2_FBCONFIG_MASK	cg14.c	83;"	d	file:
CG14_VMCR2_FBCONFIG_SHIFT	cg14.c	82;"	d	file:
CG14_VMCR2_REFRESH_MASK	cg14.c	79;"	d	file:
CG14_VMCR2_REFRESH_SHIFT	cg14.c	78;"	d	file:
CG14_VMCR2_TESTROWCNT_MASK	cg14.c	81;"	d	file:
CG14_VMCR2_TESTROWCNT_SHIFT	cg14.c	80;"	d	file:
CG3_AT_66HZ	cg3.c	/^	CG3_AT_66HZ = 0,$/;"	e	enum:cg3_type	file:
CG3_AT_76HZ	cg3.c	/^	CG3_AT_76HZ,$/;"	e	enum:cg3_type	file:
CG3_CR_DIVISOR_MASK	cg3.c	65;"	d	file:
CG3_CR_ENABLE_CURCMP	cg3.c	63;"	d	file:
CG3_CR_ENABLE_INTS	cg3.c	60;"	d	file:
CG3_CR_ENABLE_TIMING	cg3.c	62;"	d	file:
CG3_CR_ENABLE_VIDEO	cg3.c	61;"	d	file:
CG3_CR_XTAL_MASK	cg3.c	64;"	d	file:
CG3_FLAG_BLANKED	cg3.c	120;"	d	file:
CG3_FLAG_RDI	cg3.c	121;"	d	file:
CG3_RAM_OFFSET	cg3.c	112;"	d	file:
CG3_RDI	cg3.c	/^	CG3_RDI$/;"	e	enum:cg3_type	file:
CG3_REGS_OFFSET	cg3.c	111;"	d	file:
CG3_SR_1152_900_76_A	cg3.c	70;"	d	file:
CG3_SR_1152_900_76_B	cg3.c	71;"	d	file:
CG3_SR_ID_COLOR	cg3.c	73;"	d	file:
CG3_SR_ID_MASK	cg3.c	72;"	d	file:
CG3_SR_ID_MONO	cg3.c	74;"	d	file:
CG3_SR_ID_MONO_ECL	cg3.c	75;"	d	file:
CG3_SR_PENDING_INT	cg3.c	68;"	d	file:
CG3_SR_RES_MASK	cg3.c	69;"	d	file:
CG6_ALT_OFFSET	cg6.c	71;"	d	file:
CG6_BROOKTREE_OFFSET	cg6.c	69;"	d	file:
CG6_DHC_OFFSET	cg6.c	70;"	d	file:
CG6_FBC_BDISP_0	cg6.c	144;"	d	file:
CG6_FBC_BDISP_1	cg6.c	145;"	d	file:
CG6_FBC_BDISP_IGNORE	cg6.c	143;"	d	file:
CG6_FBC_BDISP_ILLEGAL	cg6.c	146;"	d	file:
CG6_FBC_BDISP_MASK	cg6.c	147;"	d	file:
CG6_FBC_BLIT_IGNORE	cg6.c	105;"	d	file:
CG6_FBC_BLIT_ILLEGAL	cg6.c	108;"	d	file:
CG6_FBC_BLIT_MASK	cg6.c	109;"	d	file:
CG6_FBC_BLIT_NOSRC	cg6.c	106;"	d	file:
CG6_FBC_BLIT_SRC	cg6.c	107;"	d	file:
CG6_FBC_BREAD_0	cg6.c	138;"	d	file:
CG6_FBC_BREAD_1	cg6.c	139;"	d	file:
CG6_FBC_BREAD_IGNORE	cg6.c	137;"	d	file:
CG6_FBC_BREAD_ILLEGAL	cg6.c	140;"	d	file:
CG6_FBC_BREAD_MASK	cg6.c	141;"	d	file:
CG6_FBC_BWRITE0_DISABLE	cg6.c	127;"	d	file:
CG6_FBC_BWRITE0_ENABLE	cg6.c	126;"	d	file:
CG6_FBC_BWRITE0_IGNORE	cg6.c	125;"	d	file:
CG6_FBC_BWRITE0_ILLEGAL	cg6.c	128;"	d	file:
CG6_FBC_BWRITE0_MASK	cg6.c	129;"	d	file:
CG6_FBC_BWRITE1_DISABLE	cg6.c	133;"	d	file:
CG6_FBC_BWRITE1_ENABLE	cg6.c	132;"	d	file:
CG6_FBC_BWRITE1_IGNORE	cg6.c	131;"	d	file:
CG6_FBC_BWRITE1_ILLEGAL	cg6.c	134;"	d	file:
CG6_FBC_BWRITE1_MASK	cg6.c	135;"	d	file:
CG6_FBC_DRAW_IGNORE	cg6.c	119;"	d	file:
CG6_FBC_DRAW_ILLEGAL	cg6.c	122;"	d	file:
CG6_FBC_DRAW_MASK	cg6.c	123;"	d	file:
CG6_FBC_DRAW_PICK	cg6.c	121;"	d	file:
CG6_FBC_DRAW_RENDER	cg6.c	120;"	d	file:
CG6_FBC_INDEX_MASK	cg6.c	150;"	d	file:
CG6_FBC_INDEX_MOD	cg6.c	149;"	d	file:
CG6_FBC_MODE_COLOR1	cg6.c	115;"	d	file:
CG6_FBC_MODE_COLOR8	cg6.c	114;"	d	file:
CG6_FBC_MODE_HRMONO	cg6.c	116;"	d	file:
CG6_FBC_MODE_IGNORE	cg6.c	113;"	d	file:
CG6_FBC_MODE_MASK	cg6.c	117;"	d	file:
CG6_FBC_OFFSET	cg6.c	74;"	d	file:
CG6_FBC_VBLANK	cg6.c	111;"	d	file:
CG6_FHC_1024	cg6.c	90;"	d	file:
CG6_FHC_1152	cg6.c	91;"	d	file:
CG6_FHC_1280	cg6.c	92;"	d	file:
CG6_FHC_1600	cg6.c	93;"	d	file:
CG6_FHC_CPU_386	cg6.c	97;"	d	file:
CG6_FHC_CPU_68020	cg6.c	96;"	d	file:
CG6_FHC_CPU_MASK	cg6.c	94;"	d	file:
CG6_FHC_CPU_SPARC	cg6.c	95;"	d	file:
CG6_FHC_DST_DISABLE	cg6.c	86;"	d	file:
CG6_FHC_FBID_MASK	cg6.c	80;"	d	file:
CG6_FHC_FBID_SHIFT	cg6.c	79;"	d	file:
CG6_FHC_FROP_DISABLE	cg6.c	83;"	d	file:
CG6_FHC_LITTLE_ENDIAN	cg6.c	88;"	d	file:
CG6_FHC_OFFSET	cg6.c	72;"	d	file:
CG6_FHC_RESET	cg6.c	87;"	d	file:
CG6_FHC_RES_MASK	cg6.c	89;"	d	file:
CG6_FHC_REV_MASK	cg6.c	82;"	d	file:
CG6_FHC_REV_SHIFT	cg6.c	81;"	d	file:
CG6_FHC_ROW_DISABLE	cg6.c	84;"	d	file:
CG6_FHC_SRC_DISABLE	cg6.c	85;"	d	file:
CG6_FHC_TEST	cg6.c	98;"	d	file:
CG6_FHC_TEST_X_MASK	cg6.c	100;"	d	file:
CG6_FHC_TEST_X_SHIFT	cg6.c	99;"	d	file:
CG6_FHC_TEST_Y_MASK	cg6.c	102;"	d	file:
CG6_FHC_TEST_Y_SHIFT	cg6.c	101;"	d	file:
CG6_FLAG_BLANKED	cg6.c	261;"	d	file:
CG6_RAM_OFFSET	cg6.c	76;"	d	file:
CG6_ROM_OFFSET	cg6.c	68;"	d	file:
CG6_TEC_OFFSET	cg6.c	75;"	d	file:
CG6_THC_MISC_CURS_RES	cg6.c	160;"	d	file:
CG6_THC_MISC_INIT	cg6.c	163;"	d	file:
CG6_THC_MISC_INT	cg6.c	162;"	d	file:
CG6_THC_MISC_INT_ENAB	cg6.c	161;"	d	file:
CG6_THC_MISC_RESET	cg6.c	155;"	d	file:
CG6_THC_MISC_REV_MASK	cg6.c	154;"	d	file:
CG6_THC_MISC_REV_SHIFT	cg6.c	153;"	d	file:
CG6_THC_MISC_SYNC	cg6.c	157;"	d	file:
CG6_THC_MISC_SYNC_ENAB	cg6.c	159;"	d	file:
CG6_THC_MISC_VIDEO	cg6.c	156;"	d	file:
CG6_THC_MISC_VSYNC	cg6.c	158;"	d	file:
CG6_THC_OFFSET	cg6.c	73;"	d	file:
CHAR_HEIGHT	sis/vstruct.h	/^	unsigned char  CHAR_HEIGHT;$/;"	m	struct:SiS_StandTable_S
CHBlankEnd	sis/vstruct.h	/^	unsigned short			CHBlankEnd;$/;"	m	struct:SiS_Private
CHBlankStart	sis/vstruct.h	/^	unsigned short			CHBlankStart;$/;"	m	struct:SiS_Private
CHDisplay	sis/vstruct.h	/^	unsigned short			CHDisplay;$/;"	m	struct:SiS_Private
CHIP	cirrusfb.c	260;"	d	file:
CHIP	cirrusfb.c	278;"	d	file:
CHIPRAM_SAFETY_LIMIT	amifb.c	614;"	d	file:
CHIP_325_VIRGE	s3fb.c	87;"	d	file:
CHIP_356_VIRGE_GX2	s3fb.c	91;"	d	file:
CHIP_357_VIRGE_GX2P	s3fb.c	92;"	d	file:
CHIP_359_VIRGE_GX2P	s3fb.c	93;"	d	file:
CHIP_375_VIRGE_DX	s3fb.c	89;"	d	file:
CHIP_385_VIRGE_GX	s3fb.c	90;"	d	file:
CHIP_551_PLATO_PX	s3fb.c	85;"	d	file:
CHIP_732_TRIO32	s3fb.c	79;"	d	file:
CHIP_764_TRIO64	s3fb.c	80;"	d	file:
CHIP_765_TRIO64VP	s3fb.c	81;"	d	file:
CHIP_767_TRIO64UVP	s3fb.c	82;"	d	file:
CHIP_775_TRIO64V2_DX	s3fb.c	83;"	d	file:
CHIP_785_TRIO64V2_GX	s3fb.c	84;"	d	file:
CHIP_988_VIRGE_VX	s3fb.c	88;"	d	file:
CHIP_DEF	aty/radeon_base.c	99;"	d	file:
CHIP_ERRATA_PLL_DELAY	aty/radeonfb.h	/^	CHIP_ERRATA_PLL_DELAY		= 0x00000004,$/;"	e	enum:radeon_errata
CHIP_ERRATA_PLL_DUMMYREADS	aty/radeonfb.h	/^	CHIP_ERRATA_PLL_DUMMYREADS	= 0x00000002,$/;"	e	enum:radeon_errata
CHIP_ERRATA_R300_CG	aty/radeonfb.h	/^	CHIP_ERRATA_R300_CG		= 0x00000001,$/;"	e	enum:radeon_errata
CHIP_FAMILY_LAST	aty/radeonfb.h	/^	CHIP_FAMILY_LAST,$/;"	e	enum:radeon_family
CHIP_FAMILY_LEGACY	aty/radeonfb.h	/^	CHIP_FAMILY_LEGACY,$/;"	e	enum:radeon_family
CHIP_FAMILY_MASK	aty/radeonfb.h	/^	CHIP_FAMILY_MASK	= 0x0000ffffUL,$/;"	e	enum:radeon_chip_flags
CHIP_FAMILY_R200	aty/radeonfb.h	/^	CHIP_FAMILY_R200,$/;"	e	enum:radeon_family
CHIP_FAMILY_R300	aty/radeonfb.h	/^	CHIP_FAMILY_R300,$/;"	e	enum:radeon_family
CHIP_FAMILY_R350	aty/radeonfb.h	/^	CHIP_FAMILY_R350,$/;"	e	enum:radeon_family
CHIP_FAMILY_R420	aty/radeonfb.h	/^	CHIP_FAMILY_R420,     \/* R420\/R423\/M18 *\/$/;"	e	enum:radeon_family
CHIP_FAMILY_RADEON	aty/radeonfb.h	/^	CHIP_FAMILY_RADEON,$/;"	e	enum:radeon_family
CHIP_FAMILY_RC410	aty/radeonfb.h	/^	CHIP_FAMILY_RC410,$/;"	e	enum:radeon_family
CHIP_FAMILY_RS100	aty/radeonfb.h	/^	CHIP_FAMILY_RS100,    \/* U1 (IGP320M) or A3 (IGP320)*\/$/;"	e	enum:radeon_family
CHIP_FAMILY_RS200	aty/radeonfb.h	/^	CHIP_FAMILY_RS200,    \/* U2 (IGP330M\/340M\/350M) or A4 (IGP330\/340\/345\/350),$/;"	e	enum:radeon_family
CHIP_FAMILY_RS300	aty/radeonfb.h	/^	CHIP_FAMILY_RS300,    \/* Radeon 9000 IGP *\/$/;"	e	enum:radeon_family
CHIP_FAMILY_RS480	aty/radeonfb.h	/^	CHIP_FAMILY_RS480,$/;"	e	enum:radeon_family
CHIP_FAMILY_RV100	aty/radeonfb.h	/^	CHIP_FAMILY_RV100,$/;"	e	enum:radeon_family
CHIP_FAMILY_RV200	aty/radeonfb.h	/^	CHIP_FAMILY_RV200,$/;"	e	enum:radeon_family
CHIP_FAMILY_RV250	aty/radeonfb.h	/^	CHIP_FAMILY_RV250,$/;"	e	enum:radeon_family
CHIP_FAMILY_RV280	aty/radeonfb.h	/^	CHIP_FAMILY_RV280,$/;"	e	enum:radeon_family
CHIP_FAMILY_RV350	aty/radeonfb.h	/^	CHIP_FAMILY_RV350,$/;"	e	enum:radeon_family
CHIP_FAMILY_RV380	aty/radeonfb.h	/^	CHIP_FAMILY_RV380,    \/* RV370\/RV380\/M22\/M24 *\/$/;"	e	enum:radeon_family
CHIP_FAMILY_UNKNOW	aty/radeonfb.h	/^	CHIP_FAMILY_UNKNOW,$/;"	e	enum:radeon_family
CHIP_FLAGS_MASK	aty/radeonfb.h	/^	CHIP_FLAGS_MASK		= 0xffff0000UL,$/;"	e	enum:radeon_chip_flags
CHIP_HAS_CRTC2	aty/radeonfb.h	/^	CHIP_HAS_CRTC2		= 0x00040000UL,	$/;"	e	enum:radeon_chip_flags
CHIP_ID_W100	w100fb.h	239;"	d
CHIP_ID_W3200	w100fb.h	240;"	d
CHIP_ID_W3220	w100fb.h	241;"	d
CHIP_IS_IGP	aty/radeonfb.h	/^	CHIP_IS_IGP		= 0x00020000UL,$/;"	e	enum:radeon_chip_flags
CHIP_IS_MOBILITY	aty/radeonfb.h	/^	CHIP_IS_MOBILITY	= 0x00010000UL,$/;"	e	enum:radeon_chip_flags
CHIP_M65_AURORA64VP	s3fb.c	86;"	d	file:
CHIP_MASK	s3fb.c	100;"	d	file:
CHIP_UNDECIDED_FLAG	s3fb.c	99;"	d	file:
CHIP_UNKNOWN	s3fb.c	78;"	d	file:
CHIP_XXX_TRIO	s3fb.c	95;"	d	file:
CHIP_XXX_TRIO64V2_DXGX	s3fb.c	96;"	d	file:
CHIP_XXX_VIRGE_DXGX	s3fb.c	97;"	d	file:
CHKINFO	hgafb.c	57;"	d	file:
CHKSUM_REG	g364fb.c	66;"	d	file:
CHSyncEnd	sis/vstruct.h	/^	unsigned short			CHSyncEnd;$/;"	m	struct:SiS_Private
CHSyncStart	sis/vstruct.h	/^	unsigned short			CHSyncStart;$/;"	m	struct:SiS_Private
CHTotal	sis/vstruct.h	/^	unsigned short			CHTotal;$/;"	m	struct:SiS_Private
CH_MARG	pnx4008/dum.h	28;"	d
CIF_H	pnx4008/fbcommon.h	24;"	d
CIF_OFFSET	pnx4008/sdum.h	25;"	d
CIF_W	pnx4008/fbcommon.h	23;"	d
CIRRUSFB_VERSION	cirrusfb.c	37;"	d	file:
CIVIC_BASE	macfb.c	48;"	d	file:
CInfoFlag	sis/vstruct.h	/^	unsigned short			CInfoFlag;$/;"	m	struct:SiS_Private
CK_GLOBAL_ALPHA	kyro/STG4000Reg.h	/^	CK_PIXEL_ALPHA, CK_GLOBAL_ALPHA$/;"	e	enum:_BLEND_MODE
CK_PIXEL_ALPHA	kyro/STG4000Reg.h	/^	CK_PIXEL_ALPHA, CK_GLOBAL_ALPHA$/;"	e	enum:_BLEND_MODE
CL	aty/aty128fb.c	/^	u8 CL;$/;"	m	struct:aty128_meminfo	file:
CLEAR_BIT	kyro/STG4000Reg.h	32;"	d
CLEAR_BITS_FRM_TO	kyro/STG4000Reg.h	33;"	d
CLEAR_BITS_FRM_TO_2	kyro/STG4000Reg.h	43;"	d
CLEAR_BIT_2	kyro/STG4000Reg.h	42;"	d
CLEAR_ROP	i810/i810.h	31;"	d
CLEAR_Z_BUFFER	sis/sis_accel.h	68;"	d
CLIPCTRL	mbx/regs.h	111;"	d
CLIPCTRL_HSKIP	mbx/reg_bits.h	577;"	d
CLIPCTRL_VSKIP	mbx/reg_bits.h	579;"	d
CLIPENABLE	sis/sis_accel.h	91;"	d
CLIPWITHOUTMERGE	sis/sis_accel.h	92;"	d
CLIP_POINT	nvidia/nv_dma.h	73;"	d
CLIP_POINT_X	nvidia/nv_dma.h	74;"	d
CLIP_POINT_Y	nvidia/nv_dma.h	75;"	d
CLIP_SIZE	nvidia/nv_dma.h	76;"	d
CLIP_SIZE_HEIGHT	nvidia/nv_dma.h	78;"	d
CLIP_SIZE_WIDTH	nvidia/nv_dma.h	77;"	d
CLKCTL	imsttfb.c	/^	CLKCTL		= 0x02,	\/* (0x01) Miscellaneous Clock Control *\/$/;"	e	enum:__anon145	file:
CLKSLEEP	mbx/regs.h	26;"	d
CLKSLEEP_SLP	mbx/reg_bits.h	28;"	d
CLOCK	sis/vstruct.h	/^	unsigned short CLOCK;$/;"	m	struct:SiS_MCLKData
CLOCK	sis/vstruct.h	/^	unsigned short CLOCK;$/;"	m	struct:SiS_VBVCLKData
CLOCK	sis/vstruct.h	/^	unsigned short CLOCK;$/;"	m	struct:SiS_VCLKData
CLR	imsttfb.c	/^	CLR	=  6, \/* 0x18 *\/$/;"	e	enum:__anon143	file:
CLR	tridentfb.c	169;"	d	file:
CLR_PAL_REG	g364fb.c	68;"	d	file:
CLUT_DATA	i810/i810_regs.h	243;"	d
CLUT_INDEX_READ	i810/i810_regs.h	244;"	d
CLUT_INDEX_WRITE	i810/i810_regs.h	245;"	d
CMAP	gxt4500.c	135;"	d	file:
CMAP_MAX_SIZE	clps711xfb.c	39;"	d	file:
CMD	tridentfb.c	167;"	d	file:
CMDSTRING_BASEADDR	pnx4008/sdum.h	57;"	d
CMODE_16	macmodes.h	49;"	d
CMODE_32	macmodes.h	50;"	d
CMODE_8	macmodes.h	48;"	d
CMODE_CHOOSE	macmodes.h	47;"	d
CMODE_NVRAM	macmodes.h	46;"	d
CMOVE	amifb.c	637;"	d	file:
CMOVE2	amifb.c	638;"	d	file:
CMR	imsttfb.c	/^	CMR	= 28, \/* 0x70 *\/$/;"	e	enum:__anon143	file:
CM_SOFTBACK	console/fbcon.c	155;"	d	file:
CModeFlag	sis/vstruct.h	/^	unsigned short			CModeFlag;$/;"	m	struct:SiS_Private
CModeFlag_CRT1	sis/vstruct.h	/^	unsigned short			CModeFlag_CRT1;$/;"	m	struct:SiS_Private
CNT	imsttfb.c	/^	CNT	=  4, \/* 0x10 *\/$/;"	e	enum:__anon143	file:
CNTRL_REG	controlfb.c	117;"	d	file:
CNVT_TOHW	68328fb.c	322;"	d	file:
CNVT_TOHW	68328fb.c	339;"	d	file:
CNVT_TOHW	imxfb.c	77;"	d	file:
CNVT_TOHW	matrox/matroxfb_base.h	122;"	d
CNVT_TOHW	pm2fb.c	911;"	d	file:
CNVT_TOHW	pm2fb.c	930;"	d	file:
CNVT_TOHW	pm3fb.c	1110;"	d	file:
CNVT_TOHW	pm3fb.c	1115;"	d	file:
CNVT_TOHW	skeletonfb.c	360;"	d	file:
CNVT_TOHW	skeletonfb.c	365;"	d	file:
CNVT_TOHW	tdfxfb.c	745;"	d	file:
CNVT_TOHW	vfb.c	336;"	d	file:
CNVT_TOHW	vfb.c	353;"	d	file:
COLOREXP	sis/sis_accel.h	58;"	d
COLOR_BLT	i810/i810.h	94;"	d
COLOR_BLT_CMD	intelfb/intelfbhw.h	483;"	d
COLOR_COPY_ROP	i810/i810.h	29;"	d
COLOR_DEPTH_16	intelfb/intelfbhw.h	502;"	d
COLOR_DEPTH_32	intelfb/intelfbhw.h	503;"	d
COLOR_DEPTH_8	intelfb/intelfbhw.h	501;"	d
COLOR_KEY	kyro/STG4000Reg.h	/^	GRAPHICS_MODE = 0, COLOR_KEY, PER_PIXEL_ALPHA, GLOBAL_ALPHA,$/;"	e	enum:_BLEND_MODE
COLOR_TO_MONO	sis/sis_accel.h	103;"	d
COMBINE_HI_4LO	edid.h	69;"	d
COMBINE_HI_8LO	edid.h	66;"	d
COMMAND_QUEUE_AREA_SIZE	sis/sis.h	145;"	d
COMMAND_QUEUE_AREA_SIZE_Z7	sis/sis.h	146;"	d
COMMAND_QUEUE_THRESHOLD	sis/sis.h	148;"	d
COMMAND_READY	sis/sis_accel.h	128;"	d
COMPAL_HACK	sis/init301.c	72;"	d	file:
COMPAQ_HACK	sis/init301.c	73;"	d	file:
CONFIG_CCR3	geode/display_gx1.h	25;"	d
CONFIG_CCR3_MAPEN	geode/display_gx1.h	26;"	d
CONFIG_FB_AMIGA_AGA_ONLY	amifb.c	94;"	d	file:
CONFIG_FB_AMIGA_ECS_ONLY	amifb.c	85;"	d	file:
CONFIG_FB_AMIGA_OCS	amifb.c	68;"	d	file:
CONFIG_FB_AMIGA_OCS_ONLY	amifb.c	76;"	d	file:
CONFIG_FB_AU1200_DEVS	au1200fb.c	53;"	d	file:
CONFIG_FB_MATROX_32MB	matrox/matroxfb_base.h	58;"	d
CONFIG_GCR	geode/display_gx1.h	27;"	d
CONF_DIRTYDETECTION_OFF	pnx4008/sdum.h	77;"	d
CONF_DIRTYDETECTION_ON	pnx4008/sdum.h	78;"	d
CONF_DIRTYENABLE	pnx4008/sdum.h	28;"	d
CONF_SOSSI_RESET_R	omap/sossi.c	50;"	d	file:
CONF_SYNCENABLE	pnx4008/sdum.h	29;"	d
CONF_SYNC_OFF	pnx4008/sdum.h	74;"	d
CONF_SYNC_ON	pnx4008/sdum.h	75;"	d
CONTEXT_SEL	i810/i810.h	73;"	d
CONTROL_PIXCLOCK_BASE	controlfb.c	791;"	d	file:
CONTROL_PIXCLOCK_MIN	controlfb.c	792;"	d	file:
COORD_ACTIVE	i810/i810.h	188;"	d
COORD_INACTIVE	i810/i810.h	187;"	d
COPINITSIZE	amifb.c	1058;"	d	file:
COPLISTSIZE	amifb.c	1069;"	d	file:
COREPLL	mbx/regs.h	27;"	d
CORE_PLL_EN	mbx/reg_bits.h	37;"	d
CORE_PLL_FREQ	kyro/STG4000InitDevice.c	42;"	d	file:
CORE_PLL_M	mbx/reg_bits.h	31;"	d
CORE_PLL_MODE_CONFIG_REG	kyro/STG4000InitDevice.c	55;"	d	file:
CORE_PLL_MODE_REG_0_7	kyro/STG4000InitDevice.c	53;"	d	file:
CORE_PLL_MODE_REG_8_15	kyro/STG4000InitDevice.c	54;"	d	file:
CORE_PLL_N	mbx/reg_bits.h	33;"	d
CORE_PLL_P	mbx/reg_bits.h	35;"	d
CORGIBL_BATTLOW	backlight/corgi_bl.c	29;"	d	file:
CORGIBL_SUSPENDED	backlight/corgi_bl.c	28;"	d	file:
CO_CMD_H_BGSRCMAP	cyber2000fb.h	452;"	d
CO_CMD_H_BLITTER	cyber2000fb.h	454;"	d
CO_CMD_H_FGSRCMAP	cyber2000fb.h	453;"	d
CO_CMD_L_INC_LEFT	cyber2000fb.h	448;"	d
CO_CMD_L_INC_UP	cyber2000fb.h	449;"	d
CO_CMD_L_PATTERN_FGCOL	cyber2000fb.h	447;"	d
CO_CTRL_BUSY	cyber2000fb.h	411;"	d
CO_CTRL_CMDFULL	cyber2000fb.h	412;"	d
CO_CTRL_FIFOEMPTY	cyber2000fb.h	413;"	d
CO_CTRL_READY	cyber2000fb.h	414;"	d
CO_FG_MIX_DST	cyber2000fb.h	429;"	d
CO_FG_MIX_NDST	cyber2000fb.h	434;"	d
CO_FG_MIX_NSRC	cyber2000fb.h	436;"	d
CO_FG_MIX_NSRC_AND_DST	cyber2000fb.h	428;"	d
CO_FG_MIX_NSRC_AND_NDST	cyber2000fb.h	432;"	d
CO_FG_MIX_NSRC_OR_DST	cyber2000fb.h	437;"	d
CO_FG_MIX_NSRC_OR_NDST	cyber2000fb.h	438;"	d
CO_FG_MIX_ONES	cyber2000fb.h	439;"	d
CO_FG_MIX_SRC	cyber2000fb.h	427;"	d
CO_FG_MIX_SRC_AND_DST	cyber2000fb.h	425;"	d
CO_FG_MIX_SRC_AND_NDST	cyber2000fb.h	426;"	d
CO_FG_MIX_SRC_OR_DST	cyber2000fb.h	431;"	d
CO_FG_MIX_SRC_OR_NDST	cyber2000fb.h	435;"	d
CO_FG_MIX_SRC_XOR_DST	cyber2000fb.h	430;"	d
CO_FG_MIX_SRC_XOR_NDST	cyber2000fb.h	433;"	d
CO_FG_MIX_ZERO	cyber2000fb.h	424;"	d
CO_PIXFMT_16BPP	cyber2000fb.h	420;"	d
CO_PIXFMT_24BPP	cyber2000fb.h	419;"	d
CO_PIXFMT_32BPP	cyber2000fb.h	418;"	d
CO_PIXFMT_8BPP	cyber2000fb.h	421;"	d
CO_REG_BGCOLOUR	cyber2000fb.h	442;"	d
CO_REG_CMD_H	cyber2000fb.h	451;"	d
CO_REG_CMD_L	cyber2000fb.h	446;"	d
CO_REG_CONTROL	cyber2000fb.h	410;"	d
CO_REG_DEST_PTR	cyber2000fb.h	458;"	d
CO_REG_DEST_WIDTH	cyber2000fb.h	459;"	d
CO_REG_FGCOLOUR	cyber2000fb.h	441;"	d
CO_REG_FGMIX	cyber2000fb.h	423;"	d
CO_REG_PIXFMT	cyber2000fb.h	417;"	d
CO_REG_PIXHEIGHT	cyber2000fb.h	444;"	d
CO_REG_PIXWIDTH	cyber2000fb.h	443;"	d
CO_REG_SRC1_PTR	cyber2000fb.h	456;"	d
CO_REG_SRC2_PTR	cyber2000fb.h	457;"	d
CO_REG_SRC_WIDTH	cyber2000fb.h	416;"	d
CO_REG_X_PHASE	cyber2000fb.h	445;"	d
CPMINFO	matrox/matroxfb_base.h	536;"	d
CPMINFO	matrox/matroxfb_base.h	553;"	d
CPMINFO2	matrox/matroxfb_base.h	535;"	d
CPMINFO2	matrox/matroxfb_base.h	552;"	d
CPM_CLKGR_VADDR	jz4750_ipu.h	10;"	d
CP_Clock	sis/vstruct.h	/^	int				CP_Clock[7];$/;"	m	struct:SiS_Private
CP_DataValid	sis/vstruct.h	/^	bool				CP_DataValid[7];$/;"	m	struct:SiS_Private
CP_HBlankEnd	sis/vstruct.h	/^	int				CP_HBlankEnd[7], CP_VBlankEnd[7];$/;"	m	struct:SiS_Private
CP_HBlankStart	sis/vstruct.h	/^	int				CP_HBlankStart[7], CP_VBlankStart[7];$/;"	m	struct:SiS_Private
CP_HDisplay	sis/vstruct.h	/^	int				CP_HDisplay[7], CP_VDisplay[7];	\/* For Custom LCD panel dimensions *\/$/;"	m	struct:SiS_Private
CP_HSyncEnd	sis/vstruct.h	/^	int				CP_HSyncEnd[7], CP_VSyncEnd[7];$/;"	m	struct:SiS_Private
CP_HSyncStart	sis/vstruct.h	/^	int				CP_HSyncStart[7], CP_VSyncStart[7];$/;"	m	struct:SiS_Private
CP_HSync_P	sis/vstruct.h	/^	bool				CP_HSync_P[7], CP_VSync_P[7], CP_SyncValid[7];$/;"	m	struct:SiS_Private
CP_HTotal	sis/vstruct.h	/^	int				CP_HTotal[7], CP_VTotal[7];$/;"	m	struct:SiS_Private
CP_HaveCustomData	sis/vstruct.h	/^	bool				CP_HaveCustomData;$/;"	m	struct:SiS_Private
CP_MaxClock	sis/vstruct.h	/^	int				CP_MaxX, CP_MaxY, CP_MaxClock;$/;"	m	struct:SiS_Private
CP_MaxX	sis/vstruct.h	/^	int				CP_MaxX, CP_MaxY, CP_MaxClock;$/;"	m	struct:SiS_Private
CP_MaxY	sis/vstruct.h	/^	int				CP_MaxX, CP_MaxY, CP_MaxClock;$/;"	m	struct:SiS_Private
CP_PrefClock	sis/vstruct.h	/^	unsigned short			CP_PrefClock;$/;"	m	struct:SiS_Private
CP_PrefSR2B	sis/vstruct.h	/^	unsigned char			CP_PrefSR2B, CP_PrefSR2C;$/;"	m	struct:SiS_Private
CP_PrefSR2C	sis/vstruct.h	/^	unsigned char			CP_PrefSR2B, CP_PrefSR2C;$/;"	m	struct:SiS_Private
CP_PreferredIndex	sis/vstruct.h	/^	int				CP_PreferredX, CP_PreferredY, CP_PreferredIndex;$/;"	m	struct:SiS_Private
CP_PreferredX	sis/vstruct.h	/^	int				CP_PreferredX, CP_PreferredY, CP_PreferredIndex;$/;"	m	struct:SiS_Private
CP_PreferredY	sis/vstruct.h	/^	int				CP_PreferredX, CP_PreferredY, CP_PreferredIndex;$/;"	m	struct:SiS_Private
CP_Product	sis/vstruct.h	/^	unsigned short			CP_Vendor, CP_Product;$/;"	m	struct:SiS_Private
CP_Supports64048075	sis/vstruct.h	/^	bool				CP_Supports64048075;$/;"	m	struct:SiS_Private
CP_SyncValid	sis/vstruct.h	/^	bool				CP_HSync_P[7], CP_VSync_P[7], CP_SyncValid[7];$/;"	m	struct:SiS_Private
CP_VBlankEnd	sis/vstruct.h	/^	int				CP_HBlankEnd[7], CP_VBlankEnd[7];$/;"	m	struct:SiS_Private
CP_VBlankStart	sis/vstruct.h	/^	int				CP_HBlankStart[7], CP_VBlankStart[7];$/;"	m	struct:SiS_Private
CP_VDisplay	sis/vstruct.h	/^	int				CP_HDisplay[7], CP_VDisplay[7];	\/* For Custom LCD panel dimensions *\/$/;"	m	struct:SiS_Private
CP_VSyncEnd	sis/vstruct.h	/^	int				CP_HSyncEnd[7], CP_VSyncEnd[7];$/;"	m	struct:SiS_Private
CP_VSyncStart	sis/vstruct.h	/^	int				CP_HSyncStart[7], CP_VSyncStart[7];$/;"	m	struct:SiS_Private
CP_VSync_P	sis/vstruct.h	/^	bool				CP_HSync_P[7], CP_VSync_P[7], CP_SyncValid[7];$/;"	m	struct:SiS_Private
CP_VTotal	sis/vstruct.h	/^	int				CP_HTotal[7], CP_VTotal[7];$/;"	m	struct:SiS_Private
CP_Vendor	sis/vstruct.h	/^	unsigned short			CP_Vendor, CP_Product;$/;"	m	struct:SiS_Private
CR	sis/vstruct.h	/^	unsigned char  CR[15];$/;"	m	struct:SiS_LVDSCRT1Data
CR	sis/vstruct.h	/^	unsigned char  CR[17];$/;"	m	struct:SiS_CRT1Table
CR	sis/vstruct.h	/^ 	unsigned char  CR[12];$/;"	m	struct:SiS_Part2PortTbl
CR00	i810/i810_regs.h	249;"	d
CR01	i810/i810_regs.h	250;"	d
CR02	i810/i810_regs.h	251;"	d
CR03	i810/i810_regs.h	252;"	d
CR04	i810/i810_regs.h	253;"	d
CR05	i810/i810_regs.h	254;"	d
CR06	i810/i810_regs.h	255;"	d
CR07	i810/i810_regs.h	256;"	d
CR08	i810/i810_regs.h	257;"	d
CR09	i810/i810_regs.h	258;"	d
CR0A	i810/i810_regs.h	259;"	d
CR0B	i810/i810_regs.h	260;"	d
CR0C	i810/i810_regs.h	261;"	d
CR0D	i810/i810_regs.h	262;"	d
CR0E	i810/i810_regs.h	263;"	d
CR0F	i810/i810_regs.h	264;"	d
CR0_GEOM_RESET	gxt4500.c	29;"	d	file:
CR0_HALT_DMA	gxt4500.c	27;"	d	file:
CR0_MEM_CTRLER_RESET	gxt4500.c	30;"	d	file:
CR0_RASTER_RESET	gxt4500.c	28;"	d	file:
CR10	i810/i810_regs.h	265;"	d
CR11	i810/i810_regs.h	266;"	d
CR12	i810/i810_regs.h	267;"	d
CR13	i810/i810_regs.h	268;"	d
CR14	i810/i810_regs.h	269;"	d
CR15	i810/i810_regs.h	270;"	d
CR16	i810/i810_regs.h	271;"	d
CR17	i810/i810_regs.h	272;"	d
CR18	i810/i810_regs.h	273;"	d
CR30	i810/i810_regs.h	190;"	d
CR31	i810/i810_regs.h	191;"	d
CR31	savage/savagefb.h	/^	unsigned char CR31, CR32, CR33, CR34, CR36, CR3A, CR3B, CR3C;$/;"	m	struct:savage_reg
CR32	i810/i810_regs.h	192;"	d
CR32	savage/savagefb.h	/^	unsigned char CR31, CR32, CR33, CR34, CR36, CR3A, CR3B, CR3C;$/;"	m	struct:savage_reg
CR33	i810/i810_regs.h	193;"	d
CR33	savage/savagefb.h	/^	unsigned char CR31, CR32, CR33, CR34, CR36, CR3A, CR3B, CR3C;$/;"	m	struct:savage_reg
CR34	savage/savagefb.h	/^	unsigned char CR31, CR32, CR33, CR34, CR36, CR3A, CR3B, CR3C;$/;"	m	struct:savage_reg
CR35	i810/i810_regs.h	194;"	d
CR36	savage/savagefb.h	/^	unsigned char CR31, CR32, CR33, CR34, CR36, CR3A, CR3B, CR3C;$/;"	m	struct:savage_reg
CR39	i810/i810_regs.h	195;"	d
CR3A	savage/savagefb.h	/^	unsigned char CR31, CR32, CR33, CR34, CR36, CR3A, CR3B, CR3C;$/;"	m	struct:savage_reg
CR3B	savage/savagefb.h	/^	unsigned char CR31, CR32, CR33, CR34, CR36, CR3A, CR3B, CR3C;$/;"	m	struct:savage_reg
CR3C	savage/savagefb.h	/^	unsigned char CR31, CR32, CR33, CR34, CR36, CR3A, CR3B, CR3C;$/;"	m	struct:savage_reg
CR40	i810/i810_regs.h	196;"	d
CR40	savage/savagefb.h	/^	unsigned char CR40, CR41, CR42, CR43, CR45;$/;"	m	struct:savage_reg
CR40_OFFSET	sis/initdef.h	677;"	d
CR41	i810/i810_regs.h	197;"	d
CR41	savage/savagefb.h	/^	unsigned char CR40, CR41, CR42, CR43, CR45;$/;"	m	struct:savage_reg
CR42	i810/i810_regs.h	198;"	d
CR42	savage/savagefb.h	/^	unsigned char CR40, CR41, CR42, CR43, CR45;$/;"	m	struct:savage_reg
CR43	savage/savagefb.h	/^	unsigned char CR40, CR41, CR42, CR43, CR45;$/;"	m	struct:savage_reg
CR45	savage/savagefb.h	/^	unsigned char CR40, CR41, CR42, CR43, CR45;$/;"	m	struct:savage_reg
CR49_OFFSET	sis/initdef.h	679;"	d
CR50	savage/savagefb.h	/^	unsigned char CR50, CR51, CR53, CR55, CR58, CR5B, CR5D, CR5E;$/;"	m	struct:savage_reg
CR51	savage/savagefb.h	/^	unsigned char CR50, CR51, CR53, CR55, CR58, CR5B, CR5D, CR5E;$/;"	m	struct:savage_reg
CR53	savage/savagefb.h	/^	unsigned char CR50, CR51, CR53, CR55, CR58, CR5B, CR5D, CR5E;$/;"	m	struct:savage_reg
CR55	savage/savagefb.h	/^	unsigned char CR50, CR51, CR53, CR55, CR58, CR5B, CR5D, CR5E;$/;"	m	struct:savage_reg
CR58	savage/savagefb.h	/^	unsigned char CR50, CR51, CR53, CR55, CR58, CR5B, CR5D, CR5E;$/;"	m	struct:savage_reg
CR5B	savage/savagefb.h	/^	unsigned char CR50, CR51, CR53, CR55, CR58, CR5B, CR5D, CR5E;$/;"	m	struct:savage_reg
CR5D	savage/savagefb.h	/^	unsigned char CR50, CR51, CR53, CR55, CR58, CR5B, CR5D, CR5E;$/;"	m	struct:savage_reg
CR5E	savage/savagefb.h	/^	unsigned char CR50, CR51, CR53, CR55, CR58, CR5B, CR5D, CR5E;$/;"	m	struct:savage_reg
CR60	savage/savagefb.h	/^	unsigned char CR60, CR63, CR65, CR66, CR67, CR68, CR69, CR6D, CR6F;$/;"	m	struct:savage_reg
CR63	savage/savagefb.h	/^	unsigned char CR60, CR63, CR65, CR66, CR67, CR68, CR69, CR6D, CR6F;$/;"	m	struct:savage_reg
CR65	savage/savagefb.h	/^	unsigned char CR60, CR63, CR65, CR66, CR67, CR68, CR69, CR6D, CR6F;$/;"	m	struct:savage_reg
CR66	savage/savagefb.h	/^	unsigned char CR60, CR63, CR65, CR66, CR67, CR68, CR69, CR6D, CR6F;$/;"	m	struct:savage_reg
CR67	savage/savagefb.h	/^	unsigned char CR60, CR63, CR65, CR66, CR67, CR68, CR69, CR6D, CR6F;$/;"	m	struct:savage_reg
CR68	savage/savagefb.h	/^	unsigned char CR60, CR63, CR65, CR66, CR67, CR68, CR69, CR6D, CR6F;$/;"	m	struct:savage_reg
CR69	savage/savagefb.h	/^	unsigned char CR60, CR63, CR65, CR66, CR67, CR68, CR69, CR6D, CR6F;$/;"	m	struct:savage_reg
CR6D	savage/savagefb.h	/^	unsigned char CR60, CR63, CR65, CR66, CR67, CR68, CR69, CR6D, CR6F;$/;"	m	struct:savage_reg
CR6F	savage/savagefb.h	/^	unsigned char CR60, CR63, CR65, CR66, CR67, CR68, CR69, CR6D, CR6F;$/;"	m	struct:savage_reg
CR70	i810/i810_regs.h	199;"	d
CR80	i810/i810_regs.h	200;"	d
CR81	i810/i810_regs.h	201;"	d
CR86	savage/savagefb.h	/^	unsigned char CR86, CR88;$/;"	m	struct:savage_reg
CR88	savage/savagefb.h	/^	unsigned char CR86, CR88;$/;"	m	struct:savage_reg
CR90	savage/savagefb.h	/^	unsigned char CR90, CR91, CRB0;$/;"	m	struct:savage_reg
CR91	savage/savagefb.h	/^	unsigned char CR90, CR91, CRB0;$/;"	m	struct:savage_reg
CRB0	savage/savagefb.h	/^	unsigned char CR90, CR91, CRB0;$/;"	m	struct:savage_reg
CRITBEGIN	matrox/matroxfb_base.h	764;"	d
CRITBEGIN	matrox/matroxfb_base.h	768;"	d
CRITBEGIN	sis/sis_accel.h	41;"	d
CRITBEGIN	sis/sis_accel.h	45;"	d
CRITEND	matrox/matroxfb_base.h	765;"	d
CRITEND	matrox/matroxfb_base.h	769;"	d
CRITEND	sis/sis_accel.h	42;"	d
CRITEND	sis/sis_accel.h	46;"	d
CRITFLAGS	matrox/matroxfb_base.h	766;"	d
CRITFLAGS	matrox/matroxfb_base.h	770;"	d
CRITFLAGS	sis/sis_accel.h	43;"	d
CRITFLAGS	sis/sis_accel.h	47;"	d
CRT	cirrusfb.c	/^	CRT,$/;"	e	enum:cirrusfb_dbg_reg_class	file:
CRT	tridentfb.c	136;"	d	file:
CRT1TablePtrOffset	sis/initdef.h	695;"	d
CRT1UsesCustomMode	sis/vstruct.h	/^	bool				CRT1UsesCustomMode;$/;"	m	struct:SiS_Private
CRT2Delay1Offset	sis/initdef.h	706;"	d
CRT2LCDType	sis/sis.h	/^	u32		CRT2LCDType;		\/* defined in "SIS_LCD_TYPE" *\/$/;"	m	struct:sis_video_info
CRT2Mode	sis/initdef.h	157;"	d
CRT2PtrDataPtrOffset	sis/initdef.h	699;"	d
CRT2_write_enable	sis/sis.h	/^	int		CRT2_write_enable;$/;"	m	struct:sis_video_info
CRT2_write_enable	sis/sis_main.h	/^	int		CRT2_write_enable;$/;"	m	struct:sisfb_chip_info
CRTC	matrox/matroxfb_base.h	/^	unsigned char	CRTC[25];$/;"	m	struct:matrox_hw_state
CRTC	savage/savagefb.h	/^	unsigned char CRTC[25];       \/* Crtc Controller *\/$/;"	m	struct:savage_reg
CRTC	sis/vstruct.h	/^	unsigned char  CRTC[0x19];$/;"	m	struct:SiS_StandTable_S
CRTCEXT	matrox/matroxfb_base.h	/^	unsigned char	CRTCEXT[9];$/;"	m	struct:matrox_hw_state
CRTC_ADR	sis/sis.h	157;"	d
CRTC_DATA	sis/sis.h	158;"	d
CRTC_Read	riva/nvreg.h	168;"	d
CRTC_Write	riva/nvreg.h	167;"	d
CRTCin	riva/fbdev.c	/^static inline unsigned char CRTCin(struct riva_par *par,$/;"	f	file:
CRTCnumber	nvidia/nv_type.h	/^	int CRTCnumber;$/;"	m	struct:nvidia_par
CRTCout	riva/fbdev.c	/^static inline void CRTCout(struct riva_par *par, unsigned char index,$/;"	f	file:
CRT_COLS	sis/vstruct.h	/^	unsigned char  CRT_COLS;$/;"	m	struct:SiS_StandTable_S
CRT_LEN	sis/vstruct.h	/^	unsigned short CRT_LEN;$/;"	m	struct:SiS_StandTable_S
CRVML_BACKLIGHT_OFF	backlight/cr_bllcd.c	51;"	d	file:
CRVML_CLOCK_MASK	backlight/cr_bllcd.c	61;"	d	file:
CRVML_CLOCK_MASK	vermilion/cr_pll.c	45;"	d	file:
CRVML_CLOCK_SHIFT	backlight/cr_bllcd.c	60;"	d	file:
CRVML_CLOCK_SHIFT	vermilion/cr_pll.c	44;"	d	file:
CRVML_DEVICE_LPC	backlight/cr_bllcd.c	44;"	d	file:
CRVML_DEVICE_MCH	backlight/cr_bllcd.c	54;"	d	file:
CRVML_DEVICE_MCH	vermilion/cr_pll.c	38;"	d	file:
CRVML_GPIOEN_BIT	backlight/cr_bllcd.c	47;"	d	file:
CRVML_LVDS_ON	backlight/cr_bllcd.c	49;"	d	file:
CRVML_MCHEN_BIT	backlight/cr_bllcd.c	57;"	d	file:
CRVML_MCHEN_BIT	vermilion/cr_pll.c	41;"	d	file:
CRVML_MCHMAP_SIZE	backlight/cr_bllcd.c	58;"	d	file:
CRVML_MCHMAP_SIZE	vermilion/cr_pll.c	42;"	d	file:
CRVML_PANEL_ON	backlight/cr_bllcd.c	50;"	d	file:
CRVML_PANEL_PORT	backlight/cr_bllcd.c	48;"	d	file:
CRVML_REG_CLOCK	backlight/cr_bllcd.c	59;"	d	file:
CRVML_REG_CLOCK	vermilion/cr_pll.c	43;"	d	file:
CRVML_REG_GPIOBAR	backlight/cr_bllcd.c	45;"	d	file:
CRVML_REG_GPIOEN	backlight/cr_bllcd.c	46;"	d	file:
CRVML_REG_MCHBAR	backlight/cr_bllcd.c	55;"	d	file:
CRVML_REG_MCHBAR	vermilion/cr_pll.c	39;"	d	file:
CRVML_REG_MCHEN	backlight/cr_bllcd.c	56;"	d	file:
CRVML_REG_MCHEN	vermilion/cr_pll.c	40;"	d	file:
CRX24_ENABLE_DISABLE_DISPLAY	stifb.c	/^CRX24_ENABLE_DISABLE_DISPLAY(struct stifb_info *fb, int enable)$/;"	f	file:
CRX24_SETUP_RAMDAC	stifb.c	/^CRX24_SETUP_RAMDAC(struct stifb_info *fb) $/;"	f	file:
CRX24_SET_OVLY_MASK	stifb.c	/^CRX24_SET_OVLY_MASK(struct stifb_info *fb)$/;"	f	file:
CR_DATA_CGA	i810/i810_regs.h	188;"	d
CR_DATA_MDA	i810/i810_regs.h	187;"	d
CR_INDEX_CGA	i810/i810_regs.h	186;"	d
CR_INDEX_MDA	i810/i810_regs.h	185;"	d
CR_SERIAL1	savage/savagefb-i2c.c	27;"	d	file:
CR_SERIAL2	savage/savagefb-i2c.c	29;"	d	file:
CS5530_CRCSIG_TFT_TV	geode/video_cs5530.h	73;"	d
CS5530_DCFG_16_BIT_EN	geode/video_cs5530.h	63;"	d
CS5530_DCFG_CRT_HSYNC_POL	geode/video_cs5530.h	48;"	d
CS5530_DCFG_CRT_SYNC_SKW_INIT	geode/video_cs5530.h	55;"	d
CS5530_DCFG_CRT_SYNC_SKW_MASK	geode/video_cs5530.h	54;"	d
CS5530_DCFG_CRT_VSYNC_POL	geode/video_cs5530.h	49;"	d
CS5530_DCFG_DAC_BL_EN	geode/video_cs5530.h	44;"	d
CS5530_DCFG_DAC_PWR_EN	geode/video_cs5530.h	45;"	d
CS5530_DCFG_DDC_OE	geode/video_cs5530.h	62;"	d
CS5530_DCFG_DDC_SCL	geode/video_cs5530.h	60;"	d
CS5530_DCFG_DDC_SDA	geode/video_cs5530.h	61;"	d
CS5530_DCFG_DIS_EN	geode/video_cs5530.h	41;"	d
CS5530_DCFG_FP_DATA_EN	geode/video_cs5530.h	47;"	d
CS5530_DCFG_FP_DITH_EN	geode/video_cs5530.h	53;"	d
CS5530_DCFG_FP_HSYNC_POL	geode/video_cs5530.h	50;"	d
CS5530_DCFG_FP_PWR_EN	geode/video_cs5530.h	46;"	d
CS5530_DCFG_FP_VSYNC_POL	geode/video_cs5530.h	51;"	d
CS5530_DCFG_GV_PAL_BYP	geode/video_cs5530.h	59;"	d
CS5530_DCFG_HSYNC_EN	geode/video_cs5530.h	42;"	d
CS5530_DCFG_PWR_SEQ_DLY_INIT	geode/video_cs5530.h	57;"	d
CS5530_DCFG_PWR_SEQ_DLY_MASK	geode/video_cs5530.h	56;"	d
CS5530_DCFG_VG_CK	geode/video_cs5530.h	58;"	d
CS5530_DCFG_VSYNC_EN	geode/video_cs5530.h	43;"	d
CS5530_DCFG_XGA_FP	geode/video_cs5530.h	52;"	d
CS5530_DISPLAY_CONFIG	geode/video_cs5530.h	40;"	d
CS5530_DOT_CLK_CONFIG	geode/video_cs5530.h	72;"	d
CS5530_PALETTE_ADDRESS	geode/video_cs5530.h	70;"	d
CS5530_PALETTE_DATA	geode/video_cs5530.h	71;"	d
CS5530_VCFG_16_BIT_4_2_0	geode/video_cs5530.h	27;"	d
CS5530_VCFG_16_BIT_EN	geode/video_cs5530.h	37;"	d
CS5530_VCFG_4_2_0_MODE	geode/video_cs5530.h	36;"	d
CS5530_VCFG_8_BIT_4_2_0	geode/video_cs5530.h	26;"	d
CS5530_VCFG_CSC_BYPASS	geode/video_cs5530.h	29;"	d
CS5530_VCFG_EARLY_VID_RDY	geode/video_cs5530.h	34;"	d
CS5530_VCFG_GV_SEL	geode/video_cs5530.h	28;"	d
CS5530_VCFG_HIGH_SPD_INT	geode/video_cs5530.h	38;"	d
CS5530_VCFG_INIT_READ_MASK	geode/video_cs5530.h	33;"	d
CS5530_VCFG_LINE_SIZE_LOWER_MASK	geode/video_cs5530.h	32;"	d
CS5530_VCFG_LINE_SIZE_UPPER	geode/video_cs5530.h	35;"	d
CS5530_VCFG_VID_EN	geode/video_cs5530.h	23;"	d
CS5530_VCFG_VID_INP_FORMAT	geode/video_cs5530.h	25;"	d
CS5530_VCFG_VID_REG_UPDATE	geode/video_cs5530.h	24;"	d
CS5530_VCFG_X_FILTER_EN	geode/video_cs5530.h	30;"	d
CS5530_VCFG_Y_FILTER_EN	geode/video_cs5530.h	31;"	d
CS5530_VIDEO_COLOR_KEY	geode/video_cs5530.h	68;"	d
CS5530_VIDEO_COLOR_MASK	geode/video_cs5530.h	69;"	d
CS5530_VIDEO_CONFIG	geode/video_cs5530.h	22;"	d
CS5530_VIDEO_SCALE	geode/video_cs5530.h	67;"	d
CS5530_VIDEO_X_POS	geode/video_cs5530.h	65;"	d
CS5530_VIDEO_Y_POS	geode/video_cs5530.h	66;"	d
CSC01	mbx/regs.h	187;"	d
CSC02	mbx/regs.h	188;"	d
CSC03	mbx/regs.h	189;"	d
CSC04	mbx/regs.h	190;"	d
CSC05	mbx/regs.h	191;"	d
CSC_BASE	macfb.c	54;"	d	file:
CSC_EN	jz4750_ipu.h	71;"	d
CSR2B	sis/vstruct.h	/^	unsigned char			CSR2B;$/;"	m	struct:SiS_Private
CSR2C	sis/vstruct.h	/^	unsigned char			CSR2C;$/;"	m	struct:SiS_Private
CSRClock	sis/vstruct.h	/^	unsigned short			CSRClock;$/;"	m	struct:SiS_Private
CSRClock_CRT1	sis/vstruct.h	/^	unsigned short			CSRClock_CRT1;$/;"	m	struct:SiS_Private
CTLA_REG	g364fb.c	43;"	d	file:
CTRLFB_OFF	controlfb.h	110;"	d
CTRL_REG0	gxt4500.c	26;"	d	file:
CTRL_SETDIRTY	pnx4008/sdum.h	27;"	d
CT_COMPOSITE	pvr2fb.c	/^enum { CT_VGA, CT_NONE, CT_RGB, CT_COMPOSITE };$/;"	e	enum:__anon42	file:
CT_NONE	pvr2fb.c	/^enum { CT_VGA, CT_NONE, CT_RGB, CT_COMPOSITE };$/;"	e	enum:__anon42	file:
CT_RGB	pvr2fb.c	/^enum { CT_VGA, CT_NONE, CT_RGB, CT_COMPOSITE };$/;"	e	enum:__anon42	file:
CT_VGA	pvr2fb.c	/^enum { CT_VGA, CT_NONE, CT_RGB, CT_COMPOSITE };$/;"	e	enum:__anon42	file:
CURBASE	i810/i810_regs.h	168;"	d
CURCNTR	i810/i810_regs.h	167;"	d
CURPOS	i810/i810_regs.h	169;"	d
CURS1B	imsttfb.c	/^	CURS1B		= 0x42,	\/* () Cursor 1 Blue *\/$/;"	e	enum:__anon145	file:
CURS1G	imsttfb.c	/^	CURS1G		= 0x41,	\/* () Cursor 1 Green *\/$/;"	e	enum:__anon145	file:
CURS1R	imsttfb.c	/^	CURS1R		= 0x40,	\/* () Cursor 1 Red *\/$/;"	e	enum:__anon145	file:
CURS2B	imsttfb.c	/^	CURS2B		= 0x45,	\/* () Cursor 2 Blue *\/$/;"	e	enum:__anon145	file:
CURS2G	imsttfb.c	/^	CURS2G		= 0x44,	\/* () Cursor 2 Green *\/$/;"	e	enum:__anon145	file:
CURS2R	imsttfb.c	/^	CURS2R		= 0x43,	\/* () Cursor 2 Red *\/$/;"	e	enum:__anon145	file:
CURS3B	imsttfb.c	/^	CURS3B		= 0x48,	\/* () Cursor 3 Blue *\/$/;"	e	enum:__anon145	file:
CURS3G	imsttfb.c	/^	CURS3G		= 0x47,	\/* () Cursor 3 Green *\/$/;"	e	enum:__anon145	file:
CURS3R	imsttfb.c	/^	CURS3R		= 0x46,	\/* () Cursor 3 Red *\/$/;"	e	enum:__anon145	file:
CURSACATTR	imsttfb.c	/^	CURSACATTR	= 0x38,	\/* () Advanced Cursor Attribute *\/$/;"	e	enum:__anon145	file:
CURSACCTL	imsttfb.c	/^	CURSACCTL	= 0x37,	\/* () Advanced Cursor Control Enable *\/$/;"	e	enum:__anon145	file:
CURSCTL	imsttfb.c	/^	CURSCTL		= 0x30,	\/* (0x00) Cursor Control *\/$/;"	e	enum:__anon145	file:
CURSHOTX	imsttfb.c	/^	CURSHOTX	= 0x35,	\/* () Cursor Hot Spot X *\/$/;"	e	enum:__anon145	file:
CURSHOTY	imsttfb.c	/^	CURSHOTY	= 0x36,	\/* () Cursor Hot Spot Y *\/$/;"	e	enum:__anon145	file:
CURSOR	nvidia/nv_type.h	/^	volatile u32 __iomem *CURSOR;$/;"	m	struct:nvidia_par
CURSOR	riva/riva_hw.h	/^    volatile U032 __iomem *CURSOR;$/;"	m	struct:_riva_hw_inst
CURSOR_A_BASEADDR	intelfb/intelfbhw.h	361;"	d
CURSOR_A_CONTROL	intelfb/intelfbhw.h	347;"	d
CURSOR_A_PALETTE0	intelfb/intelfbhw.h	372;"	d
CURSOR_A_PALETTE1	intelfb/intelfbhw.h	373;"	d
CURSOR_A_PALETTE2	intelfb/intelfbhw.h	374;"	d
CURSOR_A_PALETTE3	intelfb/intelfbhw.h	375;"	d
CURSOR_A_POSITION	intelfb/intelfbhw.h	365;"	d
CURSOR_BASE_MASK	intelfb/intelfbhw.h	363;"	d
CURSOR_BLINK_RATE	pmag-aa-fb.c	82;"	d	file:
CURSOR_BLUE_SHIFT	intelfb/intelfbhw.h	383;"	d
CURSOR_B_BASEADDR	intelfb/intelfbhw.h	362;"	d
CURSOR_B_CONTROL	intelfb/intelfbhw.h	348;"	d
CURSOR_B_PALETTE0	intelfb/intelfbhw.h	376;"	d
CURSOR_B_PALETTE1	intelfb/intelfbhw.h	377;"	d
CURSOR_B_PALETTE2	intelfb/intelfbhw.h	378;"	d
CURSOR_B_PALETTE3	intelfb/intelfbhw.h	379;"	d
CURSOR_B_POSITION	intelfb/intelfbhw.h	366;"	d
CURSOR_CMAP	gxt4500.c	109;"	d	file:
CURSOR_COLOR_MASK	intelfb/intelfbhw.h	380;"	d
CURSOR_CONTROL	intelfb/intelfbhw.h	331;"	d
CURSOR_DRAW_DELAY	console/fbcon.c	161;"	d	file:
CURSOR_DRAW_DELAY	console/sticon.c	66;"	d	file:
CURSOR_DRAW_DELAY	pmag-aa-fb.c	83;"	d	file:
CURSOR_ENABLE	intelfb/intelfbhw.h	332;"	d
CURSOR_ENABLE_MASK	i810/i810.h	183;"	d
CURSOR_FORMAT_2C	intelfb/intelfbhw.h	340;"	d
CURSOR_FORMAT_3C	intelfb/intelfbhw.h	341;"	d
CURSOR_FORMAT_4C	intelfb/intelfbhw.h	342;"	d
CURSOR_FORMAT_ARGB	intelfb/intelfbhw.h	343;"	d
CURSOR_FORMAT_MASK	intelfb/intelfbhw.h	339;"	d
CURSOR_FORMAT_XRGB	intelfb/intelfbhw.h	344;"	d
CURSOR_GAMMA_ENABLE	intelfb/intelfbhw.h	333;"	d
CURSOR_GREEN_SHIFT	intelfb/intelfbhw.h	382;"	d
CURSOR_HOTSPOT	gxt4500.c	104;"	d	file:
CURSOR_MEM_TYPE_LOCAL	intelfb/intelfbhw.h	358;"	d
CURSOR_MOBILE_GAMMA_ENABLE	intelfb/intelfbhw.h	357;"	d
CURSOR_MODE	gxt4500.c	105;"	d	file:
CURSOR_MODE_4BPP	gxt4500.c	107;"	d	file:
CURSOR_MODE_64_32B_AX	intelfb/intelfbhw.h	354;"	d
CURSOR_MODE_64_3C	i810/i810.h	186;"	d
CURSOR_MODE_64_3C	intelfb/intelfbhw.h	351;"	d
CURSOR_MODE_64_4C	intelfb/intelfbhw.h	353;"	d
CURSOR_MODE_64_4C_AX	intelfb/intelfbhw.h	352;"	d
CURSOR_MODE_64_ARGB_AX	intelfb/intelfbhw.h	355;"	d
CURSOR_MODE_64_TRANS	i810/i810.h	184;"	d
CURSOR_MODE_64_XOR	i810/i810.h	185;"	d
CURSOR_MODE_DISABLE	intelfb/intelfbhw.h	350;"	d
CURSOR_MODE_MASK	intelfb/intelfbhw.h	349;"	d
CURSOR_MODE_OFF	gxt4500.c	106;"	d	file:
CURSOR_PALETTE_MASK	intelfb/intelfbhw.h	384;"	d
CURSOR_PIPE_SELECT_SHIFT	intelfb/intelfbhw.h	356;"	d
CURSOR_PIXMAP	gxt4500.c	108;"	d	file:
CURSOR_POS_MASK	intelfb/intelfbhw.h	368;"	d
CURSOR_POS_SIGN	intelfb/intelfbhw.h	367;"	d
CURSOR_RED_SHIFT	intelfb/intelfbhw.h	381;"	d
CURSOR_SIZE	i810/i810.h	126;"	d
CURSOR_SIZE	intelfb/intelfbhw.h	387;"	d
CURSOR_SIZE_H_SHIFT	intelfb/intelfbhw.h	389;"	d
CURSOR_SIZE_MASK	intelfb/intelfbhw.h	388;"	d
CURSOR_SIZE_V_SHIFT	intelfb/intelfbhw.h	390;"	d
CURSOR_STRIDE_1K	intelfb/intelfbhw.h	337;"	d
CURSOR_STRIDE_256	intelfb/intelfbhw.h	335;"	d
CURSOR_STRIDE_2K	intelfb/intelfbhw.h	338;"	d
CURSOR_STRIDE_512	intelfb/intelfbhw.h	336;"	d
CURSOR_STRIDE_MASK	intelfb/intelfbhw.h	334;"	d
CURSOR_TIMER_FREQ	pmag-aa-fb.c	81;"	d	file:
CURSOR_X	gxt4500.c	102;"	d	file:
CURSOR_X_SHIFT	intelfb/intelfbhw.h	369;"	d
CURSOR_Y	gxt4500.c	103;"	d	file:
CURSOR_Y_SHIFT	intelfb/intelfbhw.h	370;"	d
CURSXHI	imsttfb.c	/^	CURSXHI		= 0x32,	\/* () Cursor X position, high 8 bits *\/$/;"	e	enum:__anon145	file:
CURSXLO	imsttfb.c	/^	CURSXLO		= 0x31,	\/* () Cursor X position, low 8 bits *\/$/;"	e	enum:__anon145	file:
CURSYHI	imsttfb.c	/^	CURSYHI		= 0x34,	\/* () Cursor Y position, high 8 bits *\/$/;"	e	enum:__anon145	file:
CURSYLO	imsttfb.c	/^	CURSYLO		= 0x33,	\/* () Cursor Y position, low 8 bits *\/$/;"	e	enum:__anon145	file:
CURS_CTL	cyber2000fb.h	124;"	d
CURS_H_PRESET	cyber2000fb.h	121;"	d
CURS_H_START	cyber2000fb.h	120;"	d
CURS_MEM_START	cyber2000fb.h	185;"	d
CURS_PAL_REG	g364fb.c	65;"	d	file:
CURS_PAT_REG	g364fb.c	69;"	d	file:
CURS_POS_REG	g364fb.c	67;"	d	file:
CURS_TOGGLE	g364fb.c	44;"	d	file:
CURS_V_PRESET	cyber2000fb.h	123;"	d
CURS_V_START	cyber2000fb.h	122;"	d
CUSTOM_OFS	amifb.c	373;"	d	file:
CUT_ACER1280	sis/vstruct.h	223;"	d
CUT_AOP8060	sis/vstruct.h	229;"	d
CUT_ASUSA2H_1	sis/vstruct.h	226;"	d
CUT_ASUSA2H_2	sis/vstruct.h	227;"	d
CUT_ASUSL3000D	sis/vstruct.h	221;"	d
CUT_BARCO1024	sis/vstruct.h	212;"	d
CUT_BARCO1366	sis/vstruct.h	211;"	d
CUT_CLEVO1024	sis/vstruct.h	216;"	d
CUT_CLEVO10242	sis/vstruct.h	217;"	d
CUT_CLEVO1400	sis/vstruct.h	218;"	d
CUT_CLEVO14002	sis/vstruct.h	219;"	d
CUT_COMPAL1400_1	sis/vstruct.h	224;"	d
CUT_COMPAL1400_2	sis/vstruct.h	225;"	d
CUT_COMPAQ1280	sis/vstruct.h	213;"	d
CUT_COMPAQ12802	sis/vstruct.h	214;"	d
CUT_FORCENONE	sis/vstruct.h	210;"	d
CUT_NONE	sis/vstruct.h	209;"	d
CUT_PANEL848	sis/vstruct.h	215;"	d
CUT_PANEL856	sis/vstruct.h	230;"	d
CUT_UNIWILL1024	sis/vstruct.h	220;"	d
CUT_UNIWILL10242	sis/vstruct.h	222;"	d
CUT_UNKNOWNLCD	sis/vstruct.h	228;"	d
CVAL	omap/dispc.c	716;"	d	file:
CVAL	omap/dispc.c	731;"	d	file:
CVBlankEnd	sis/vstruct.h	/^	unsigned short			CVBlankEnd;$/;"	m	struct:SiS_Private
CVBlankStart	sis/vstruct.h	/^	unsigned short			CVBlankStart;$/;"	m	struct:SiS_Private
CVDisplay	sis/vstruct.h	/^	unsigned short			CVDisplay;$/;"	m	struct:SiS_Private
CVSyncEnd	sis/vstruct.h	/^	unsigned short			CVSyncEnd;$/;"	m	struct:SiS_Private
CVSyncStart	sis/vstruct.h	/^	unsigned short			CVSyncStart;$/;"	m	struct:SiS_Private
CVTotal	sis/vstruct.h	/^	unsigned short			CVTotal;$/;"	m	struct:SiS_Private
CWAIT	amifb.c	639;"	d	file:
CYBLAFB_DEBUG	cyblafb.c	12;"	d	file:
CYBLAFB_KD_GRAPHICS_QUIRK	cyblafb.c	13;"	d	file:
CYBLAFB_PIXMAPSIZE	cyblafb.c	15;"	d	file:
C_DISABLE	pxafb.h	104;"	d
C_DISABLE	sa1100fb.h	120;"	d
C_DISABLE_CLKCHANGE	pxafb.h	106;"	d
C_DISABLE_CLKCHANGE	sa1100fb.h	122;"	d
C_DISABLE_PM	pxafb.h	109;"	d
C_DISABLE_PM	sa1100fb.h	125;"	d
C_ENABLE	pxafb.h	105;"	d
C_ENABLE	sa1100fb.h	121;"	d
C_ENABLE_CLKCHANGE	pxafb.h	107;"	d
C_ENABLE_CLKCHANGE	sa1100fb.h	123;"	d
C_ENABLE_PM	pxafb.h	110;"	d
C_ENABLE_PM	sa1100fb.h	126;"	d
C_REENABLE	pxafb.h	108;"	d
C_REENABLE	sa1100fb.h	124;"	d
C_STARTUP	pxafb.h	111;"	d
C_STARTUP	sa1100fb.h	127;"	d
C_VAL	fbmon.c	979;"	d	file:
CalcStateExt	riva/riva_hw.c	/^int CalcStateExt$/;"	f
CalcVClock	nvidia/nv_hw.c	/^static void CalcVClock(int clockIn,$/;"	f	file:
CalcVClock	riva/riva_hw.c	/^static int CalcVClock$/;"	f	file:
CalcVClock2Stage	nvidia/nv_hw.c	/^static void CalcVClock2Stage(int clockIn,$/;"	f	file:
CenterScreen	sis/vstruct.h	/^	int				CenterScreen;$/;"	m	struct:SiS_Private
Charx8Dot	sis/initdef.h	155;"	d
CheckWinDos	sis/initdef.h	190;"	d
ChipRevision	sis/vstruct.h	/^	unsigned char			ChipRevision;$/;"	m	struct:SiS_Private
ChipType	sis/vstruct.h	/^	unsigned char			ChipType;$/;"	m	struct:SiS_Private
Chipset	nvidia/nv_type.h	/^	int Chipset;$/;"	m	struct:nvidia_par
Chipset	riva/riva_hw.h	/^    U032 Chipset;$/;"	m	struct:_riva_hw_inst
Chipset	riva/rivafb.h	/^	unsigned int Chipset;$/;"	m	struct:riva_par
Clip	riva/riva_hw.h	/^    RivaClip                __iomem *Clip;$/;"	m	struct:_riva_hw_inst
ClipB	riva/riva_hw.h	/^    } ClipB;$/;"	m	struct:__anon64	typeref:struct:__anon64::__anon66
ClipC	riva/riva_hw.h	/^    } ClipC;$/;"	m	struct:__anon64	typeref:struct:__anon64::__anon68
ClipD	riva/riva_hw.h	/^    } ClipD;$/;"	m	struct:__anon64	typeref:struct:__anon64::__anon69
ClipE	riva/riva_hw.h	/^    } ClipE;$/;"	m	struct:__anon64	typeref:struct:__anon64::__anon70
Clipctrl_Hskip	mbx/reg_bits.h	578;"	d
Clipctrl_Vskip	mbx/reg_bits.h	580;"	d
ClippedRectangle	riva/riva_hw.h	/^    } ClippedRectangle[64];$/;"	m	struct:__anon64	typeref:struct:__anon64::__anon67
Clock	savage/savagefb.h	/^	unsigned char Clock;$/;"	m	struct:savage_reg
Clock	savage/savagefb.h	/^	unsigned int Clock;$/;"	m	struct:xtimings
ClockingMode	console/vgacon.c	/^	unsigned char ClockingMode;	\/* Seq-Controller:01h *\/$/;"	m	struct:__anon46	file:
ClockingMode	vga16fb.c	/^		unsigned char	ClockingMode;	  \/* Seq-Controller:01h *\/$/;"	m	struct:vga16fb_par::__anon57	file:
CmdQueLen	sis/sis_accel.h	140;"	d
CmdWrite	9331/jz4750_lcd.h	/^static inline void CmdWrite(unsigned int cmd)$/;"	f
CmdWrite	jz4750_lcd.h	/^static inline void CmdWrite(unsigned int cmd)$/;"	f
CmdWrite	l009_bak/jz4750_lcd.h	/^static inline void CmdWrite(unsigned int cmd)$/;"	f
Color	riva/riva_hw.h	/^        U032 Color;$/;"	m	struct:__anon72::__anon73
Color	riva/riva_hw.h	/^    U032 Color;             \/* source color               0304-0307*\/$/;"	m	struct:__anon74
Color	riva/riva_hw.h	/^    U032 Color;$/;"	m	struct:__anon61
Color	riva/riva_hw.h	/^    U032 Color;$/;"	m	struct:__anon71
Color0	riva/riva_hw.h	/^    U032 Color0;$/;"	m	struct:__anon59
Color0E	riva/riva_hw.h	/^    U032 Color0E;$/;"	m	struct:__anon64
Color1	riva/riva_hw.h	/^    U032 Color1;$/;"	m	struct:__anon59
Color1A	riva/riva_hw.h	/^    U032 Color1A;$/;"	m	struct:__anon64
Color1B	riva/riva_hw.h	/^    U032 Color1B;$/;"	m	struct:__anon64
Color1C	riva/riva_hw.h	/^    U032 Color1C;$/;"	m	struct:__anon64
Color1D	riva/riva_hw.h	/^    U032 Color1D;$/;"	m	struct:__anon64
Color1E	riva/riva_hw.h	/^    U032 Color1E;$/;"	m	struct:__anon64
ColorKey	riva/riva_hw.h	/^    U032 ColorKey;$/;"	m	struct:__anon72
ColorPolyLin	riva/riva_hw.h	/^    } ColorPolyLin[16];     \/* end of aliased methods in array      -067f*\/$/;"	m	struct:__anon74	typeref:struct:__anon74::__anon78
CommandReg	sis/sis.h	/^	u32		CommandReg;$/;"	m	struct:sis_video_info
Control	riva/riva_hw.h	/^    U032 Control;$/;"	m	struct:__anon71
Control	riva/riva_hw.h	/^    U032 Control;$/;"	m	struct:__anon72
Control	riva/riva_hw.h	293;"	d
Control	riva/riva_hw.h	324;"	d
Core1ArbiterPriority	kyro/STG4000Reg.h	/^	volatile unsigned long Core1ArbiterPriority;	\/* 0x0028 *\/$/;"	m	struct:__anon136
Core1ROMOffset	kyro/STG4000Reg.h	/^	volatile unsigned long Core1ROMOffset;	\/* 0x0024 *\/$/;"	m	struct:__anon136
Core1ResetVector	kyro/STG4000Reg.h	/^	volatile unsigned long Core1ResetVector;	\/* 0x0020 *\/$/;"	m	struct:__anon136
Core1Translation	kyro/STG4000Reg.h	/^	volatile unsigned long Core1Translation;	\/* 0x0C00 *\/$/;"	m	struct:__anon136
Core1VideoClockDiv	kyro/STG4000Reg.h	/^	volatile unsigned long Core1VideoClockDiv;	\/* 0x0188 *\/$/;"	m	struct:__anon136
Core2InSignStart	kyro/STG4000Reg.h	/^	volatile unsigned long Core2InSignStart;	\/* 0x001C *\/$/;"	m	struct:__anon136
Core2InputSign	kyro/STG4000Reg.h	/^	volatile unsigned long Core2InputSign;	\/* 0x0044 *\/$/;"	m	struct:__anon136
CorePllControl	kyro/STG4000InitDevice.c	/^static u16 CorePllControl = 0x70;$/;"	v	file:
Core_Pll_M	mbx/reg_bits.h	32;"	d
Core_Pll_N	mbx/reg_bits.h	34;"	d
Core_Pll_P	mbx/reg_bits.h	36;"	d
CreateOverlaySurface	kyro/STG4000OverlayDevice.c	/^int CreateOverlaySurface(volatile STG4000REG __iomem *pSTGReg,$/;"	f
CrtCtrlIndex	console/vgacon.c	/^	unsigned char CrtCtrlIndex;	\/* CRT-Contr. Index reg.  *\/$/;"	m	struct:__anon46	file:
CrtCtrlIndex	vga16fb.c	/^		unsigned char	CrtCtrlIndex;	  \/* CRT-Contr. Index reg.  *\/$/;"	m	struct:vga16fb_par::__anon57	file:
CrtMiscIO	console/vgacon.c	/^	unsigned char CrtMiscIO;	\/* Miscellaneous register *\/$/;"	m	struct:__anon46	file:
CrtMiscIO	vga16fb.c	/^		unsigned char	CrtMiscIO;	  \/* Miscellaneous register *\/$/;"	m	struct:vga16fb_par::__anon57	file:
CrystalFreqKHz	nvidia/nv_type.h	/^	u32 CrystalFreqKHz;$/;"	m	struct:nvidia_par
CrystalFreqKHz	riva/riva_hw.h	/^    U032 CrystalFreqKHz;$/;"	m	struct:_riva_hw_inst
CurrentLayout	nvidia/nv_type.h	/^	NVFBLayout CurrentLayout;$/;"	m	struct:nvidia_par
CurrentState	nvidia/nv_type.h	/^	RIVA_HW_STATE *CurrentState;$/;"	m	struct:nvidia_par
CurrentState	riva/riva_hw.h	/^    struct _riva_hw_state *CurrentState;$/;"	m	struct:_riva_hw_inst	typeref:struct:_riva_hw_inst::_riva_hw_state
CursorStart	nvidia/nv_type.h	/^	u32 CursorStart;$/;"	m	struct:nvidia_par
CursorStart	riva/riva_hw.h	/^    U032 CursorStart;$/;"	m	struct:_riva_hw_inst
D2_MASK	i810/i810.h	59;"	d
D4M3	cg3.c	167;"	d	file:
D4M3	cg3.c	176;"	d	file:
D4M4	cg3.c	168;"	d	file:
D4M4	cg3.c	177;"	d	file:
DAC	matrox/matroxfb_base.h	/^		spinlock_t	DAC;$/;"	m	struct:matrox_fb_info::__anon17
DAC1064	matrox/matroxfb_base.h	/^		struct matrox_DAC1064_features DAC1064;$/;"	m	struct:matrox_fb_info::__anon16	typeref:struct:matrox_fb_info::__anon16::matrox_DAC1064_features
DAC1064_OPT_GDIV1	matrox/matroxfb_DAC1064.c	30;"	d	file:
DAC1064_OPT_GDIV3	matrox/matroxfb_DAC1064.c	31;"	d	file:
DAC1064_OPT_MDIV1	matrox/matroxfb_DAC1064.c	32;"	d	file:
DAC1064_OPT_MDIV2	matrox/matroxfb_DAC1064.c	33;"	d	file:
DAC1064_OPT_RESERVED	matrox/matroxfb_DAC1064.c	34;"	d	file:
DAC1064_OPT_SCLK_EXT	matrox/matroxfb_DAC1064.c	28;"	d	file:
DAC1064_OPT_SCLK_MASK	matrox/matroxfb_DAC1064.c	29;"	d	file:
DAC1064_OPT_SCLK_PCI	matrox/matroxfb_DAC1064.c	26;"	d	file:
DAC1064_OPT_SCLK_PLL	matrox/matroxfb_DAC1064.c	27;"	d	file:
DAC1064_XSYSPLLM	matrox/matroxfb_DAC1064.h	119;"	d
DAC1064_XSYSPLLN	matrox/matroxfb_DAC1064.h	120;"	d
DAC1064_XSYSPLLP	matrox/matroxfb_DAC1064.h	121;"	d
DAC1064_XSYSPLLSTAT	matrox/matroxfb_DAC1064.h	122;"	d
DAC1064_XVREFCTRL	matrox/matroxfb_DAC1064.h	61;"	d
DAC1064_XVREFCTRL_EXTERNAL	matrox/matroxfb_DAC1064.h	63;"	d
DAC1064_XVREFCTRL_G100_DEFAULT	matrox/matroxfb_DAC1064.h	64;"	d
DAC1064_XVREFCTRL_INTERNAL	matrox/matroxfb_DAC1064.h	62;"	d
DAC1064_calcclock	matrox/matroxfb_DAC1064.c	/^static void DAC1064_calcclock(CPMINFO unsigned int freq, unsigned int fmax, unsigned int* in, unsigned int* feed, unsigned int* post) {$/;"	f	file:
DAC1064_calcclock	matrox/matroxfb_maven.c	/^static void DAC1064_calcclock(unsigned int freq, unsigned int fmax,$/;"	f	file:
DAC1064_global_init	matrox/matroxfb_DAC1064.c	/^EXPORT_SYMBOL(DAC1064_global_init);$/;"	v
DAC1064_global_init	matrox/matroxfb_DAC1064.c	/^void DAC1064_global_init(WPMINFO2) {$/;"	f
DAC1064_global_restore	matrox/matroxfb_DAC1064.c	/^EXPORT_SYMBOL(DAC1064_global_restore);$/;"	v
DAC1064_global_restore	matrox/matroxfb_DAC1064.c	/^void DAC1064_global_restore(WPMINFO2) {$/;"	f
DAC1064_init_1	matrox/matroxfb_DAC1064.c	/^static int DAC1064_init_1(WPMINFO struct my_timming* m) {$/;"	f	file:
DAC1064_init_2	matrox/matroxfb_DAC1064.c	/^static int DAC1064_init_2(WPMINFO struct my_timming* m) {$/;"	f	file:
DAC1064_restore_1	matrox/matroxfb_DAC1064.c	/^static void DAC1064_restore_1(WPMINFO2) {$/;"	f	file:
DAC1064_restore_2	matrox/matroxfb_DAC1064.c	/^static void DAC1064_restore_2(WPMINFO2) {$/;"	f	file:
DAC1064_setmclk	matrox/matroxfb_DAC1064.c	/^static void DAC1064_setmclk(WPMINFO int oscinfo, unsigned long fmem) {$/;"	f	file:
DAC1064_setpclk	matrox/matroxfb_DAC1064.c	/^static void DAC1064_setpclk(WPMINFO unsigned long fout) {$/;"	f	file:
DAC2_ADR	sis/sis.h	159;"	d
DAC2_DATA	sis/sis.h	160;"	d
DACBlendCtrl	kyro/STG4000Reg.h	/^	volatile unsigned long DACBlendCtrl;	\/* 0x145C *\/$/;"	m	struct:__anon136
DACBorderColor	kyro/STG4000Reg.h	/^	volatile unsigned long DACBorderColor;	\/* 0x1478 *\/$/;"	m	struct:__anon136
DACBurstCtrl	kyro/STG4000Reg.h	/^	volatile unsigned long DACBurstCtrl;	\/* 0x148C *\/$/;"	m	struct:__anon136
DACCrcDone	kyro/STG4000Reg.h	/^	volatile unsigned long DACCrcDone;	\/* 0x1494 *\/$/;"	m	struct:__anon136
DACCrcResult1	kyro/STG4000Reg.h	/^	volatile unsigned long DACCrcResult1;	\/* 0x1498 *\/$/;"	m	struct:__anon136
DACCrcResult2	kyro/STG4000Reg.h	/^	volatile unsigned long DACCrcResult2;	\/* 0x149C *\/$/;"	m	struct:__anon136
DACCrcTrigger	kyro/STG4000Reg.h	/^	volatile unsigned long DACCrcTrigger;	\/* 0x1490 *\/$/;"	m	struct:__anon136
DACCursorAddr	kyro/STG4000Reg.h	/^	volatile unsigned long DACCursorAddr;	\/* 0x1408 *\/$/;"	m	struct:__anon136
DACCursorCtrl	kyro/STG4000Reg.h	/^	volatile unsigned long DACCursorCtrl;	\/* 0x140C *\/$/;"	m	struct:__anon136
DACDelay	atafb.c	2243;"	d	file:
DACHorTim1	kyro/STG4000Reg.h	/^	volatile unsigned long DACHorTim1;	\/* 0x1460 *\/$/;"	m	struct:__anon136
DACHorTim2	kyro/STG4000Reg.h	/^	volatile unsigned long DACHorTim2;	\/* 0x1464 *\/$/;"	m	struct:__anon136
DACHorTim3	kyro/STG4000Reg.h	/^	volatile unsigned long DACHorTim3;	\/* 0x1468 *\/$/;"	m	struct:__anon136
DACHorizontalScal	kyro/STG4000Reg.h	/^	volatile unsigned long DACHorizontalScal;	\/* 0x1450 *\/$/;"	m	struct:__anon136
DACInfoFlag	sis/initdef.h	150;"	d
DACLUTAddress	kyro/STG4000Reg.h	/^	volatile unsigned long DACLUTAddress;	\/* 0x1484 *\/$/;"	m	struct:__anon136
DACLUTData	kyro/STG4000Reg.h	/^	volatile unsigned long DACLUTData;	\/* 0x1488 *\/$/;"	m	struct:__anon136
DACLinecount	kyro/STG4000Reg.h	/^	volatile unsigned long DACLinecount;	\/* 0x14A0 *\/$/;"	m	struct:__anon136
DACMASK	i810/i810_regs.h	246;"	d
DACOP	imsttfb.c	/^	DACOP		= 0x06,	\/* (0x02) DAC Operation *\/$/;"	e	enum:__anon145	file:
DACOverlayAddr	kyro/STG4000Reg.h	/^	volatile unsigned long DACOverlayAddr;	\/* 0x1410 *\/$/;"	m	struct:__anon136
DACOverlaySize	kyro/STG4000Reg.h	/^	volatile unsigned long DACOverlaySize;	\/* 0x141C *\/$/;"	m	struct:__anon136
DACOverlayUAddr	kyro/STG4000Reg.h	/^	volatile unsigned long DACOverlayUAddr;	\/* 0x1414 *\/$/;"	m	struct:__anon136
DACOverlayVAddr	kyro/STG4000Reg.h	/^	volatile unsigned long DACOverlayVAddr;	\/* 0x1418 *\/$/;"	m	struct:__anon136
DACOverlayVtDec	kyro/STG4000Reg.h	/^	volatile unsigned long DACOverlayVtDec;	\/* 0x1420 *\/$/;"	m	struct:__anon136
DACPLLMode	kyro/STG4000Reg.h	/^	volatile unsigned long DACPLLMode;	\/* 0x0184 *\/$/;"	m	struct:__anon136
DACPixelFormat	kyro/STG4000Reg.h	/^	volatile unsigned long DACPixelFormat;	\/* 0x144C *\/$/;"	m	struct:__anon136
DACPrimAddress	kyro/STG4000Reg.h	/^	volatile unsigned long DACPrimAddress;	\/* 0x1400 *\/$/;"	m	struct:__anon136
DACPrimSize	kyro/STG4000Reg.h	/^	volatile unsigned long DACPrimSize;	\/* 0x1404 *\/$/;"	m	struct:__anon136
DACStreamCtrl	kyro/STG4000Reg.h	/^	volatile unsigned long DACStreamCtrl;	\/* 0x1480 *\/$/;"	m	struct:__anon136
DACSyncCtrl	kyro/STG4000Reg.h	/^	volatile unsigned long DACSyncCtrl;	\/* 0x147C *\/$/;"	m	struct:__anon136
DACVerTim1	kyro/STG4000Reg.h	/^	volatile unsigned long DACVerTim1;	\/* 0x146C *\/$/;"	m	struct:__anon136
DACVerTim2	kyro/STG4000Reg.h	/^	volatile unsigned long DACVerTim2;	\/* 0x1470 *\/$/;"	m	struct:__anon136
DACVerTim3	kyro/STG4000Reg.h	/^	volatile unsigned long DACVerTim3;	\/* 0x1474 *\/$/;"	m	struct:__anon136
DACVerticalScal	kyro/STG4000Reg.h	/^	volatile unsigned long DACVerticalScal;	\/* 0x1448 *\/$/;"	m	struct:__anon136
DACVidWinEnd	kyro/STG4000Reg.h	/^	volatile unsigned long DACVidWinEnd;	\/* 0x1458 *\/$/;"	m	struct:__anon136
DACVidWinStart	kyro/STG4000Reg.h	/^	volatile unsigned long DACVidWinStart;	\/* 0x1454 *\/$/;"	m	struct:__anon136
DAC_ADR	sis/sis.h	155;"	d
DAC_BASE	macfb.c	42;"	d	file:
DAC_BIT	i810/i810.h	151;"	d
DAC_DATA	sis/sis.h	156;"	d
DAC_MAX	arkfb.c	/^	DAC_MAX$/;"	e	enum:__anon41	file:
DAC_PAR	arkfb.c	377;"	d	file:
DAC_PLL_CONFIG_REG	kyro/STG4000InitDevice.c	56;"	d	file:
DAC_PSEUDO8_16	arkfb.c	/^	DAC_PSEUDO8_16,$/;"	e	enum:__anon41	file:
DAC_PSEUDO8_8	arkfb.c	/^	DAC_PSEUDO8_8,$/;"	e	enum:__anon41	file:
DAC_RGB0565_16	arkfb.c	/^	DAC_RGB0565_16,$/;"	e	enum:__anon41	file:
DAC_RGB0565_8	arkfb.c	/^	DAC_RGB0565_8,$/;"	e	enum:__anon41	file:
DAC_RGB0888_16	arkfb.c	/^	DAC_RGB0888_16,$/;"	e	enum:__anon41	file:
DAC_RGB0888_8	arkfb.c	/^	DAC_RGB0888_8,$/;"	e	enum:__anon41	file:
DAC_RGB1555_16	arkfb.c	/^	DAC_RGB1555_16,$/;"	e	enum:__anon41	file:
DAC_RGB1555_8	arkfb.c	/^	DAC_RGB1555_8,$/;"	e	enum:__anon41	file:
DAC_RGB8888_16	arkfb.c	/^	DAC_RGB8888_16,$/;"	e	enum:__anon41	file:
DAC_RGB8888_8	arkfb.c	/^	DAC_RGB8888_8,$/;"	e	enum:__anon41	file:
DAC_XGENIOCTRL	matrox/matroxfb_base.h	705;"	d
DAC_XGENIODATA	matrox/matroxfb_base.h	706;"	d
DACclk	matrox/matroxfb_base.h	/^	unsigned char	DACclk[6];$/;"	m	struct:matrox_hw_state
DACpal	matrox/matroxfb_base.h	/^	unsigned char	DACpal[768];$/;"	m	struct:matrox_hw_state
DACreg	matrox/matroxfb_base.h	/^	unsigned char	DACreg[80];$/;"	m	struct:matrox_hw_state
DACseq	matrox/matroxfb_Ti3026.c	/^static const unsigned char DACseq[] =$/;"	v	file:
DAFB_BASE	macfb.c	45;"	d	file:
DATA_INVERSE	jzlcd.h	67;"	d
DATA_NORMAL	jzlcd.h	66;"	d
DATA_ROTATE_INDEX	vga16fb.c	34;"	d	file:
DBCOL	mbx/regs.h	104;"	d
DBCOL_BORDCOL	mbx/reg_bits.h	497;"	d
DBE_REG_BASE	sgivwfb.c	28;"	d	file:
DBG	aty/aty128fb.c	94;"	d	file:
DBG	aty/aty128fb.c	96;"	d	file:
DBG	matrox/matroxfb_base.h	63;"	d
DBG	matrox/matroxfb_base.h	85;"	d
DBG	savage/savagefb.h	23;"	d
DBG	savage/savagefb.h	25;"	d
DBG_HEAVY	matrox/matroxfb_base.h	66;"	d
DBG_HEAVY	matrox/matroxfb_base.h	68;"	d
DBG_HEAVY	matrox/matroxfb_base.h	86;"	d
DBG_LOOP	matrox/matroxfb_base.h	72;"	d
DBG_LOOP	matrox/matroxfb_base.h	74;"	d
DBG_LOOP	matrox/matroxfb_base.h	88;"	d
DBG_MSG	intelfb/intelfb.h	94;"	d
DBG_MSG	intelfb/intelfb.h	96;"	d
DBG_REG	matrox/matroxfb_base.h	78;"	d
DBG_REG	matrox/matroxfb_base.h	80;"	d
DBG_REG	matrox/matroxfb_base.h	87;"	d
DBLK_CLOCK	jz4750_ipu.h	14;"	d
DBLK__OFFSET	jz4750_ipu.h	37;"	d
DBLK__SIZE	jz4750_ipu.h	31;"	d
DBLT_MODE	dnfb.c	48;"	d	file:
DC3_DV_LINE_SIZE_1024	geode/lxfb.h	149;"	d
DC3_DV_LINE_SIZE_2048	geode/lxfb.h	150;"	d
DC3_DV_LINE_SIZE_4096	geode/lxfb.h	151;"	d
DC3_DV_LINE_SIZE_8192	geode/lxfb.h	152;"	d
DC3_DV_LINE_SIZE_MASK	geode/lxfb.h	148;"	d
DCLK_0D	i810/i810_regs.h	76;"	d
DCLK_0DS	i810/i810_regs.h	80;"	d
DCLK_1D	i810/i810_regs.h	77;"	d
DCLK_2D	i810/i810_regs.h	78;"	d
DCLRKV	i810/i810_regs.h	110;"	d
DC_ARB_CFG	geode/lxfb.h	96;"	d
DC_BORDER_COLOR	geode/display_gx1.h	148;"	d
DC_BUF_SIZE	geode/display_gx1.h	128;"	d
DC_CB_START	geode/lxfb.h	99;"	d
DC_CB_ST_OFFSET	geode/display_gx1.h	123;"	d
DC_CFIFO_DIAG	geode/display_gx1.h	152;"	d
DC_CLR_KEY_ENABLE	geode/lxfb.h	145;"	d
DC_COLOR_KEY	geode/lxfb.h	144;"	d
DC_CURSOR_COLOR	geode/display_gx1.h	146;"	d
DC_CURSOR_START	geode/lxfb.h	100;"	d
DC_CURSOR_X	geode/display_gx1.h	140;"	d
DC_CURSOR_Y	geode/display_gx1.h	143;"	d
DC_CURS_ST_OFFSET	geode/display_gx1.h	124;"	d
DC_DCFG_16BPP	geode/lxfb.h	87;"	d
DC_DCFG_16BPP_MODE_444	geode/display_gx.h	65;"	d
DC_DCFG_16BPP_MODE_555	geode/display_gx.h	64;"	d
DC_DCFG_16BPP_MODE_565	geode/display_gx.h	63;"	d
DC_DCFG_16BPP_MODE_MASK	geode/display_gx.h	62;"	d
DC_DCFG_A18M	geode/display_gx.h	71;"	d
DC_DCFG_A20M	geode/display_gx.h	72;"	d
DC_DCFG_DCEN	geode/display_gx.h	66;"	d
DC_DCFG_DCEN	geode/lxfb.h	83;"	d
DC_DCFG_DISP_MODE_16BPP	geode/display_gx.h	60;"	d
DC_DCFG_DISP_MODE_16BPP	geode/lxfb.h	91;"	d
DC_DCFG_DISP_MODE_24BPP	geode/display_gx.h	61;"	d
DC_DCFG_DISP_MODE_24BPP	geode/lxfb.h	92;"	d
DC_DCFG_DISP_MODE_32BPP	geode/lxfb.h	93;"	d
DC_DCFG_DISP_MODE_8BPP	geode/display_gx.h	59;"	d
DC_DCFG_DISP_MODE_8BPP	geode/lxfb.h	90;"	d
DC_DCFG_DISP_MODE_MASK	geode/display_gx.h	58;"	d
DC_DCFG_DISP_MODE_MASK	geode/lxfb.h	89;"	d
DC_DCFG_FRLK	geode/display_gx.h	68;"	d
DC_DCFG_FRSL	geode/display_gx.h	70;"	d
DC_DCFG_GDEN	geode/display_gx.h	55;"	d
DC_DCFG_GDEN	geode/lxfb.h	80;"	d
DC_DCFG_PALB	geode/display_gx.h	67;"	d
DC_DCFG_PALB	geode/lxfb.h	84;"	d
DC_DCFG_TGEN	geode/display_gx.h	54;"	d
DC_DCFG_TGEN	geode/lxfb.h	79;"	d
DC_DCFG_TRUP	geode/display_gx.h	57;"	d
DC_DCFG_TRUP	geode/lxfb.h	82;"	d
DC_DCFG_VDEN	geode/display_gx.h	56;"	d
DC_DCFG_VDEN	geode/lxfb.h	81;"	d
DC_DCFG_VISL	geode/display_gx.h	69;"	d
DC_DCFG_VISL	geode/lxfb.h	85;"	d
DC_DFIFO_DIAG	geode/display_gx1.h	151;"	d
DC_DISPLAY_CFG	geode/display_gx.h	53;"	d
DC_DISPLAY_CFG	geode/lxfb.h	78;"	d
DC_DV_CTL	geode/lxfb.h	120;"	d
DC_DV_LINE_SIZE_1024	geode/lxfb.h	122;"	d
DC_DV_LINE_SIZE_2048	geode/lxfb.h	123;"	d
DC_DV_LINE_SIZE_4096	geode/lxfb.h	124;"	d
DC_DV_LINE_SIZE_8192	geode/lxfb.h	125;"	d
DC_DV_LINE_SIZE_MASK	geode/lxfb.h	121;"	d
DC_DV_TOP	geode/lxfb.h	102;"	d
DC_DV_TOP_ENABLE	geode/lxfb.h	103;"	d
DC_FB_ACTIVE	geode/lxfb.h	113;"	d
DC_FB_START	geode/lxfb.h	98;"	d
DC_FB_ST_OFFSET	geode/display_gx.h	74;"	d
DC_FB_ST_OFFSET	geode/display_gx1.h	122;"	d
DC_FP_H_TIMING	geode/display_gx1.h	133;"	d
DC_FP_V_TIMING	geode/display_gx1.h	138;"	d
DC_GCFG_CFRW	geode/display_gx.h	51;"	d
DC_GCFG_CH4S	geode/display_gx1.h	70;"	d
DC_GCFG_CIM_MASK	geode/display_gx1.h	61;"	d
DC_GCFG_CIM_POS	geode/display_gx1.h	62;"	d
DC_GCFG_CKWR	geode/display_gx1.h	67;"	d
DC_GCFG_CMPE	geode/display_gx.h	33;"	d
DC_GCFG_CMPE	geode/display_gx1.h	53;"	d
DC_GCFG_CMPE	geode/lxfb.h	74;"	d
DC_GCFG_CRC_MODE	geode/display_gx.h	49;"	d
DC_GCFG_CURE	geode/display_gx.h	30;"	d
DC_GCFG_CURE	geode/display_gx1.h	49;"	d
DC_GCFG_DAC_RS_MASK	geode/display_gx1.h	65;"	d
DC_GCFG_DAC_RS_POS	geode/display_gx1.h	66;"	d
DC_GCFG_DCLK_DIV_1	geode/display_gx1.h	56;"	d
DC_GCFG_DCLK_MASK	geode/display_gx1.h	55;"	d
DC_GCFG_DDCK	geode/display_gx1.h	75;"	d
DC_GCFG_DECE	geode/display_gx.h	34;"	d
DC_GCFG_DECE	geode/display_gx1.h	54;"	d
DC_GCFG_DECE	geode/lxfb.h	75;"	d
DC_GCFG_DFHPEL_MASK	geode/display_gx.h	38;"	d
DC_GCFG_DFHPEL_MASK	geode/display_gx1.h	59;"	d
DC_GCFG_DFHPEL_POS	geode/display_gx.h	39;"	d
DC_GCFG_DFHPEL_POS	geode/display_gx1.h	60;"	d
DC_GCFG_DFHPSL_MASK	geode/display_gx.h	36;"	d
DC_GCFG_DFHPSL_MASK	geode/display_gx1.h	57;"	d
DC_GCFG_DFHPSL_POS	geode/display_gx.h	37;"	d
DC_GCFG_DFHPSL_POS	geode/display_gx1.h	58;"	d
DC_GCFG_DFLE	geode/display_gx.h	29;"	d
DC_GCFG_DFLE	geode/display_gx1.h	48;"	d
DC_GCFG_DFLE	geode/lxfb.h	71;"	d
DC_GCFG_DIAG	geode/display_gx.h	50;"	d
DC_GCFG_DIAG	geode/display_gx1.h	69;"	d
DC_GCFG_DPCK	geode/display_gx1.h	74;"	d
DC_GCFG_FDTY	geode/display_gx.h	41;"	d
DC_GCFG_FDTY	geode/display_gx1.h	63;"	d
DC_GCFG_FDTY	geode/lxfb.h	76;"	d
DC_GCFG_ICNE	geode/display_gx.h	31;"	d
DC_GCFG_LDBL	geode/display_gx1.h	68;"	d
DC_GCFG_PLNO	geode/display_gx1.h	51;"	d
DC_GCFG_PPC	geode/display_gx1.h	52;"	d
DC_GCFG_RTPM	geode/display_gx1.h	64;"	d
DC_GCFG_SGFR	geode/display_gx.h	48;"	d
DC_GCFG_SGRE	geode/display_gx.h	47;"	d
DC_GCFG_SIGE	geode/display_gx.h	46;"	d
DC_GCFG_SSLC	geode/display_gx1.h	71;"	d
DC_GCFG_STFM	geode/display_gx.h	40;"	d
DC_GCFG_VCLK_DIV	geode/display_gx1.h	50;"	d
DC_GCFG_VDSE	geode/display_gx.h	43;"	d
DC_GCFG_VFSL	geode/display_gx.h	45;"	d
DC_GCFG_VGAE	geode/display_gx.h	35;"	d
DC_GCFG_VGAE	geode/lxfb.h	73;"	d
DC_GCFG_VGAFT	geode/display_gx.h	42;"	d
DC_GCFG_VIDE	geode/display_gx.h	32;"	d
DC_GCFG_VIDE	geode/display_gx1.h	72;"	d
DC_GCFG_VIDE	geode/lxfb.h	72;"	d
DC_GCFG_VRDY	geode/display_gx1.h	73;"	d
DC_GCFG_YUVM	geode/display_gx.h	44;"	d
DC_GC_ALPHA_FLICK_ENABLE	geode/lxfb.h	140;"	d
DC_GC_FLICKER_FILTER_ENABLE	geode/lxfb.h	141;"	d
DC_GC_FLICKER_FILTER_MASK	geode/lxfb.h	142;"	d
DC_GENERAL_CFG	geode/display_gx.h	28;"	d
DC_GENERAL_CFG	geode/display_gx1.h	47;"	d
DC_GENERAL_CFG	geode/lxfb.h	70;"	d
DC_GENLCK_CTRL	geode/lxfb.h	138;"	d
DC_GENLCK_ENABLE	geode/lxfb.h	139;"	d
DC_GFX_PITCH	geode/display_gx.h	84;"	d
DC_GFX_PITCH_CB_PITCH_MASK	geode/display_gx.h	87;"	d
DC_GFX_PITCH_CB_PITCH_POS	geode/display_gx.h	88;"	d
DC_GFX_PITCH_FB_PITCH_MASK	geode/display_gx.h	85;"	d
DC_GFX_PITCH_FB_PITCH_POS	geode/display_gx.h	86;"	d
DC_GFX_SCALE	geode/lxfb.h	128;"	d
DC_GLIU0_MEM_OFFSET	geode/display_gx.h	100;"	d
DC_GRAPHICS_PITCH	geode/lxfb.h	106;"	d
DC_H_ACTIVE_TIMING	geode/display_gx.h	90;"	d
DC_H_ACTIVE_TIMING	geode/lxfb.h	107;"	d
DC_H_BLANK_TIMING	geode/display_gx.h	91;"	d
DC_H_BLANK_TIMING	geode/lxfb.h	108;"	d
DC_H_SYNC_TIMING	geode/display_gx.h	92;"	d
DC_H_SYNC_TIMING	geode/lxfb.h	109;"	d
DC_H_TIMING_1	geode/display_gx1.h	130;"	d
DC_H_TIMING_2	geode/display_gx1.h	131;"	d
DC_H_TIMING_3	geode/display_gx1.h	132;"	d
DC_ICON_COLOR	geode/display_gx1.h	147;"	d
DC_ICON_ST_OFFSET	geode/display_gx1.h	125;"	d
DC_ICON_X	geode/display_gx1.h	141;"	d
DC_ICON_Y	geode/display_gx1.h	144;"	d
DC_IRQ	geode/lxfb.h	132;"	d
DC_IRQ_FILT_CTL	geode/lxfb.h	129;"	d
DC_IRQ_MASK	geode/lxfb.h	133;"	d
DC_IRQ_STATUS	geode/lxfb.h	135;"	d
DC_LINE_DELTA	geode/display_gx1.h	127;"	d
DC_LINE_SIZE	geode/display_gx.h	76;"	d
DC_LINE_SIZE	geode/lxfb.h	105;"	d
DC_LINE_SIZE_CB_LINE_SIZE_MASK	geode/display_gx.h	79;"	d
DC_LINE_SIZE_CB_LINE_SIZE_POS	geode/display_gx.h	80;"	d
DC_LINE_SIZE_FB_LINE_SIZE_MASK	geode/display_gx.h	77;"	d
DC_LINE_SIZE_FB_LINE_SIZE_POS	geode/display_gx.h	78;"	d
DC_LINE_SIZE_VID_LINE_SIZE_MASK	geode/display_gx.h	81;"	d
DC_LINE_SIZE_VID_LINE_SIZE_POS	geode/display_gx.h	82;"	d
DC_OCFG_2IND	geode/display_gx1.h	112;"	d
DC_OCFG_2PXE	geode/display_gx1.h	110;"	d
DC_OCFG_2XCK	geode/display_gx1.h	111;"	d
DC_OCFG_34ADD	geode/display_gx1.h	113;"	d
DC_OCFG_555	geode/display_gx1.h	106;"	d
DC_OCFG_8BPP	geode/display_gx1.h	105;"	d
DC_OCFG_CFRW	geode/display_gx1.h	119;"	d
DC_OCFG_CKSL	geode/display_gx1.h	115;"	d
DC_OCFG_DIAG	geode/display_gx1.h	120;"	d
DC_OCFG_DITE	geode/display_gx1.h	109;"	d
DC_OCFG_FRME	geode/display_gx1.h	108;"	d
DC_OCFG_FRMS	geode/display_gx1.h	114;"	d
DC_OCFG_PCKE	geode/display_gx1.h	107;"	d
DC_OCFG_PDEH	geode/display_gx1.h	118;"	d
DC_OCFG_PDEL	geode/display_gx1.h	117;"	d
DC_OCFG_PRMP	geode/display_gx1.h	116;"	d
DC_OUTPUT_CFG	geode/display_gx1.h	104;"	d
DC_PAL_ADDRESS	geode/display_gx.h	97;"	d
DC_PAL_ADDRESS	geode/display_gx1.h	149;"	d
DC_PAL_ADDRESS	geode/display_gx1.h	41;"	d
DC_PAL_ADDRESS	geode/lxfb.h	115;"	d
DC_PAL_DATA	geode/display_gx.h	98;"	d
DC_PAL_DATA	geode/display_gx1.h	150;"	d
DC_PAL_DATA	geode/display_gx1.h	42;"	d
DC_PAL_DATA	geode/lxfb.h	116;"	d
DC_PHY_MEM_OFFSET	geode/lxfb.h	118;"	d
DC_SPARE_DISABLE_CFIFO_HGO	geode/lxfb.h	55;"	d
DC_SPARE_DISABLE_CWD_CHECK	geode/lxfb.h	61;"	d
DC_SPARE_DISABLE_INIT_VID_PRI	geode/lxfb.h	59;"	d
DC_SPARE_DISABLE_VFIFO_WM	geode/lxfb.h	60;"	d
DC_SPARE_FIRST_REQ_MASK	geode/lxfb.h	63;"	d
DC_SPARE_LOAD_WM_LPEN_MASK	geode/lxfb.h	58;"	d
DC_SPARE_PIX8_PAN_FIX	geode/lxfb.h	62;"	d
DC_SPARE_VFIFO_ARB_SELECT	geode/lxfb.h	56;"	d
DC_SPARE_WM_LPEN_OVRD	geode/lxfb.h	57;"	d
DC_SS_LINE_CMP	geode/display_gx1.h	145;"	d
DC_TCFG_BKRT	geode/display_gx1.h	95;"	d
DC_TCFG_BLKE	geode/display_gx1.h	81;"	d
DC_TCFG_BLNK	geode/display_gx1.h	85;"	d
DC_TCFG_CDCE	geode/display_gx1.h	91;"	d
DC_TCFG_CHSP	geode/display_gx1.h	86;"	d
DC_TCFG_CVSP	geode/display_gx1.h	87;"	d
DC_TCFG_DDCI	geode/display_gx1.h	98;"	d
DC_TCFG_DDCK	geode/display_gx1.h	82;"	d
DC_TCFG_DNA	geode/display_gx1.h	100;"	d
DC_TCFG_FCEN	geode/display_gx1.h	90;"	d
DC_TCFG_FHSP	geode/display_gx1.h	88;"	d
DC_TCFG_FPPE	geode/display_gx1.h	78;"	d
DC_TCFG_FVSP	geode/display_gx1.h	89;"	d
DC_TCFG_HSYE	geode/display_gx1.h	79;"	d
DC_TCFG_INTL	geode/display_gx1.h	93;"	d
DC_TCFG_PLNR	geode/display_gx1.h	92;"	d
DC_TCFG_PSD_MASK	geode/display_gx1.h	96;"	d
DC_TCFG_PSD_POS	geode/display_gx1.h	97;"	d
DC_TCFG_PXDB	geode/display_gx1.h	94;"	d
DC_TCFG_SENS	geode/display_gx1.h	99;"	d
DC_TCFG_TGEN	geode/display_gx1.h	83;"	d
DC_TCFG_VIEN	geode/display_gx1.h	84;"	d
DC_TCFG_VINT	geode/display_gx1.h	102;"	d
DC_TCFG_VNA	geode/display_gx1.h	101;"	d
DC_TCFG_VSYE	geode/display_gx1.h	80;"	d
DC_TIMING_CFG	geode/display_gx1.h	77;"	d
DC_UNLOCK	geode/display_gx.h	25;"	d
DC_UNLOCK	geode/display_gx1.h	44;"	d
DC_UNLOCK	geode/lxfb.h	67;"	d
DC_UNLOCK_CODE	geode/display_gx.h	26;"	d
DC_UNLOCK_CODE	geode/display_gx1.h	45;"	d
DC_UNLOCK_CODE	geode/lxfb.h	68;"	d
DC_VID_ST_OFFSET	geode/display_gx1.h	126;"	d
DC_VSYNC_IRQ_MASK	geode/lxfb.h	134;"	d
DC_VSYNC_IRQ_STATUS	geode/lxfb.h	136;"	d
DC_V_ACTIVE_TIMING	geode/display_gx.h	93;"	d
DC_V_ACTIVE_TIMING	geode/lxfb.h	110;"	d
DC_V_BLANK_TIMING	geode/display_gx.h	94;"	d
DC_V_BLANK_TIMING	geode/lxfb.h	111;"	d
DC_V_LINE_CNT	geode/display_gx1.h	142;"	d
DC_V_SYNC_TIMING	geode/display_gx.h	95;"	d
DC_V_SYNC_TIMING	geode/lxfb.h	112;"	d
DC_V_TIMING_1	geode/display_gx1.h	135;"	d
DC_V_TIMING_2	geode/display_gx1.h	136;"	d
DC_V_TIMING_3	geode/display_gx1.h	137;"	d
DDC1B_CLK	matrox/i2c-matroxfb.c	25;"	d	file:
DDC1B_DATA	matrox/i2c-matroxfb.c	26;"	d	file:
DDC1_CLK	matrox/i2c-matroxfb.c	22;"	d	file:
DDC1_DATA	matrox/i2c-matroxfb.c	23;"	d	file:
DDC2_CLK	matrox/i2c-matroxfb.c	28;"	d	file:
DDC2_DATA	matrox/i2c-matroxfb.c	29;"	d	file:
DDCBase	nvidia/nv_type.h	/^	u8 DDCBase;$/;"	m	struct:nvidia_par
DDCPortMixup	sis/vstruct.h	/^	bool				DDCPortMixup;$/;"	m	struct:SiS_Private
DDC_ADDR	fb_ddc.c	18;"	d	file:
DDC_SCL_READ_MASK	riva/rivafb.h	18;"	d
DDC_SCL_WRITE_MASK	riva/rivafb.h	19;"	d
DDC_SDA_READ_MASK	riva/rivafb.h	20;"	d
DDC_SDA_WRITE_MASK	riva/rivafb.h	21;"	d
DEBUG	9331/jz4750_lcd.c	73;"	d	file:
DEBUG	amifb.c	65;"	d	file:
DEBUG	aty/aty128fb.c	91;"	d	file:
DEBUG	aty/atyfb_base.c	105;"	d	file:
DEBUG	aty/mach64_ct.c	12;"	d	file:
DEBUG	aty/radeonfb.h	371;"	d
DEBUG	aty/radeonfb.h	373;"	d
DEBUG	au1100fb.c	58;"	d	file:
DEBUG	au1200fb.c	59;"	d	file:
DEBUG	cfbimgblt.c	38;"	d	file:
DEBUG	fbmon.c	43;"	d	file:
DEBUG	i810/i810-i2c.c	33;"	d	file:
DEBUG	intelfb/intelfb.h	23;"	d
DEBUG	jz4740_slcd.c	38;"	d	file:
DEBUG	jz4750_lcd.c	75;"	d	file:
DEBUG	jzlcd.c	39;"	d	file:
DEBUG	l009_bak/jz4750_lcd.c	75;"	d	file:
DEBUG	matrox/matroxfb_base.h	62;"	d
DEBUG	modedb.c	17;"	d	file:
DEBUG	platinumfb.c	20;"	d	file:
DEBUG	pvr2fb.c	49;"	d	file:
DEBUG	sa1100fb.c	187;"	d	file:
DEBUG	sysimgblt.c	18;"	d	file:
DEBUG_MODE_SELECTION	acornfb.c	59;"	d	file:
DEBUG_OFF	stifb.c	157;"	d	file:
DEBUG_OFF	stifb.c	163;"	d	file:
DEBUG_ON	stifb.c	158;"	d	file:
DEBUG_ON	stifb.c	164;"	d	file:
DEBUG_STIFB_REGS	stifb.c	54;"	d	file:
DEBUG_VAR	imxfb.c	42;"	d	file:
DEBUG_VAR	pxafb.c	54;"	d	file:
DEBUG_VAR	sa1100fb.c	191;"	d	file:
DECREMENT	i810/i810.h	52;"	d
DEFAULT_BPP	acornfb.c	54;"	d	file:
DEFAULT_CURSOR_BLINK_RATE	console/fbcon.c	166;"	d	file:
DEFAULT_CURSOR_BLINK_RATE	console/sticon.c	67;"	d	file:
DEFAULT_FB_MEM	imacfb.c	87;"	d	file:
DEFAULT_GR_BURST_SIZE	riva/riva_hw.c	144;"	d	file:
DEFAULT_GR_LWM	riva/riva_hw.c	142;"	d	file:
DEFAULT_LCDMODE	sis/sis_main.h	210;"	d
DEFAULT_MODE	sis/sis_main.h	209;"	d
DEFAULT_MODEDB_INDEX	macmodes.c	32;"	d	file:
DEFAULT_MODE_1360	sis/sis_main.h	283;"	d
DEFAULT_MODE_848	sis/sis_main.h	217;"	d
DEFAULT_MODE_856	sis/sis_main.h	222;"	d
DEFAULT_TVMODE	sis/sis_main.h	211;"	d
DEFAULT_VIDEO_MODE	sstfb.c	106;"	d	file:
DEFAULT_VID_BURST_SIZE	riva/riva_hw.c	145;"	d	file:
DEFAULT_VID_LWM	riva/riva_hw.c	143;"	d	file:
DEFAULT_XRES	acornfb.c	52;"	d	file:
DEFAULT_YRES	acornfb.c	53;"	d	file:
DEFMODE_AGA	amifb.c	950;"	d	file:
DEFMODE_AMBER_NTSC	amifb.c	949;"	d	file:
DEFMODE_AMBER_PAL	amifb.c	948;"	d	file:
DEFMODE_EXT	atafb.c	568;"	d	file:
DEFMODE_F30	atafb.c	566;"	d	file:
DEFMODE_NTSC	amifb.c	947;"	d	file:
DEFMODE_NTSC	pvr2fb.c	258;"	d	file:
DEFMODE_PAL	amifb.c	946;"	d	file:
DEFMODE_PAL	pvr2fb.c	259;"	d	file:
DEFMODE_STE	atafb.c	567;"	d	file:
DEFMODE_TT	atafb.c	565;"	d	file:
DEFMODE_VGA	pvr2fb.c	260;"	d	file:
DELAY_SAMPLE	g364fb.c	46;"	d	file:
DESCRIPTOR_DATA	edid.h	58;"	d
DEST	dnfb.c	93;"	d	file:
DEST_BUFFER	i810/i810.h	80;"	d
DEST_ONE	dnfb.c	103;"	d	file:
DEST_X	hpfb.c	54;"	d	file:
DEST_Y	hpfb.c	55;"	d	file:
DEST_ZERO	dnfb.c	88;"	d	file:
DETAILED_TIMING_DESCRIPTIONS_START	edid.h	49;"	d
DETAILED_TIMING_DESCRIPTION_1	edid.h	53;"	d
DETAILED_TIMING_DESCRIPTION_2	edid.h	54;"	d
DETAILED_TIMING_DESCRIPTION_3	edid.h	55;"	d
DETAILED_TIMING_DESCRIPTION_4	edid.h	56;"	d
DETAILED_TIMING_DESCRIPTION_SIZE	edid.h	50;"	d
DETECT_VGA_CLASS_ONLY	intelfb/intelfb.h	35;"	d
DEVF_ANY_VXRES	matrox/matroxfb_base.c	1364;"	d	file:
DEVF_CROSS4MB	matrox/matroxfb_base.c	1359;"	d	file:
DEVF_CRTC2	matrox/matroxfb_base.c	1366;"	d	file:
DEVF_DUALHEAD	matrox/matroxfb_base.c	1358;"	d	file:
DEVF_G100	matrox/matroxfb_base.c	1373;"	d	file:
DEVF_G200	matrox/matroxfb_base.c	1374;"	d	file:
DEVF_G2CORE	matrox/matroxfb_base.c	1372;"	d	file:
DEVF_G400	matrox/matroxfb_base.c	1375;"	d	file:
DEVF_G450	matrox/matroxfb_base.c	1377;"	d	file:
DEVF_G450DAC	matrox/matroxfb_base.c	1369;"	d	file:
DEVF_G550	matrox/matroxfb_base.c	1378;"	d	file:
DEVF_GCORE	matrox/matroxfb_base.c	1371;"	d	file:
DEVF_MAVEN_CAPABLE	matrox/matroxfb_base.c	1367;"	d	file:
DEVF_PANELLINK_CAPABLE	matrox/matroxfb_base.c	1368;"	d	file:
DEVF_SRCORG	matrox/matroxfb_base.c	1357;"	d	file:
DEVF_SUPPORT32MB	matrox/matroxfb_base.c	1363;"	d	file:
DEVF_SWAPS	matrox/matroxfb_base.c	1356;"	d	file:
DEVF_TEXT16B	matrox/matroxfb_base.c	1365;"	d	file:
DEVF_TEXT4B	matrox/matroxfb_base.c	1360;"	d	file:
DEVF_VIDEO64BIT	matrox/matroxfb_base.c	1355;"	d	file:
DEVICE_ACCESS	riva/nvreg.h	44;"	d
DEVICE_BASE	riva/nvreg.h	40;"	d
DEVICE_DEF	riva/nvreg.h	51;"	d
DEVICE_MASK	riva/nvreg.h	54;"	d
DEVICE_NAME	ps3fb.c	41;"	d	file:
DEVICE_PRINT	riva/nvreg.h	49;"	d
DEVICE_READ	riva/nvreg.h	48;"	d
DEVICE_SIZE	riva/nvreg.h	41;"	d
DEVICE_VALUE	riva/nvreg.h	53;"	d
DEVICE_WRITE	riva/nvreg.h	47;"	d
DE_N	jzlcd.h	55;"	d
DE_P	jzlcd.h	54;"	d
DFA_FB_A	gxt4500.c	50;"	d	file:
DFA_FB_B	gxt4500.c	51;"	d	file:
DFA_FB_BASE_MASK	gxt4500.c	55;"	d	file:
DFA_FB_C	gxt4500.c	52;"	d	file:
DFA_FB_D	gxt4500.c	53;"	d	file:
DFA_FB_ENABLE	gxt4500.c	54;"	d	file:
DFA_FB_STRIDE_1k	gxt4500.c	56;"	d	file:
DFA_FB_STRIDE_2k	gxt4500.c	57;"	d	file:
DFA_FB_STRIDE_4k	gxt4500.c	58;"	d	file:
DFA_PIX_16BIT_1555	gxt4500.c	61;"	d	file:
DFA_PIX_16BIT_565	gxt4500.c	60;"	d	file:
DFA_PIX_24BIT	gxt4500.c	62;"	d	file:
DFA_PIX_32BIT	gxt4500.c	63;"	d	file:
DFA_PIX_8BIT	gxt4500.c	59;"	d	file:
DF_ALPHA_CONTROL_1	geode/lxfb.h	181;"	d
DF_CONFIG_OUTPUT_MASK	geode/lxfb.h	47;"	d
DF_DCFG_CRT_EN	geode/lxfb.h	159;"	d
DF_DCFG_CRT_HSYNC_POL	geode/lxfb.h	163;"	d
DF_DCFG_CRT_SYNC_SKW_INIT	geode/lxfb.h	167;"	d
DF_DCFG_CRT_SYNC_SKW_MASK	geode/lxfb.h	168;"	d
DF_DCFG_CRT_VSYNC_POL	geode/lxfb.h	164;"	d
DF_DCFG_DAC_BL_EN	geode/lxfb.h	162;"	d
DF_DCFG_GV_PAL_BYP	geode/lxfb.h	165;"	d
DF_DCFG_HSYNC_EN	geode/lxfb.h	160;"	d
DF_DCFG_PWR_SEQ_DLY_INIT	geode/lxfb.h	170;"	d
DF_DCFG_PWR_SEQ_DLY_MASK	geode/lxfb.h	171;"	d
DF_DCFG_VSYNC_EN	geode/lxfb.h	161;"	d
DF_DEFAULT_TFT_DITHCTL	geode/lxfb.h	194;"	d
DF_DEFAULT_TFT_PAD_SEL_HIGH	geode/lxfb.h	53;"	d
DF_DEFAULT_TFT_PAD_SEL_LOW	geode/lxfb.h	52;"	d
DF_DEFAULT_TFT_PMTIM1	geode/lxfb.h	185;"	d
DF_DEFAULT_TFT_PMTIM2	geode/lxfb.h	188;"	d
DF_DISPLAY_CFG	geode/lxfb.h	157;"	d
DF_DITHER_CONTROL	geode/lxfb.h	193;"	d
DF_FP_PM	geode/lxfb.h	190;"	d
DF_FP_PM_P	geode/lxfb.h	191;"	d
DF_MISC	geode/lxfb.h	173;"	d
DF_MISC_A_PWRDN	geode/lxfb.h	177;"	d
DF_MISC_DAC_PWRDN	geode/lxfb.h	176;"	d
DF_MISC_GAM_BYPASS	geode/lxfb.h	175;"	d
DF_OUTPUT_CRT	geode/lxfb.h	49;"	d
DF_OUTPUT_PANEL	geode/lxfb.h	48;"	d
DF_PANEL_TIM1	geode/lxfb.h	184;"	d
DF_PANEL_TIM2	geode/lxfb.h	187;"	d
DF_PAR	geode/lxfb.h	179;"	d
DF_PDR	geode/lxfb.h	180;"	d
DF_SIMULTANEOUS_CRT_AND_FP	geode/lxfb.h	50;"	d
DF_VCFG_VID_EN	geode/lxfb.h	155;"	d
DF_VIDEO_CFG	geode/lxfb.h	154;"	d
DF_VIDEO_REQUEST	geode/lxfb.h	182;"	d
DHDET	mbx/regs.h	184;"	d
DHDET_HDEF	mbx/reg_bits.h	477;"	d
DHDET_HDES	mbx/reg_bits.h	475;"	d
DHT01	mbx/regs.h	98;"	d
DHT01_HBPS	mbx/reg_bits.h	433;"	d
DHT01_HT	mbx/reg_bits.h	435;"	d
DHT02	mbx/regs.h	99;"	d
DHT02_HAS	mbx/reg_bits.h	439;"	d
DHT02_HLBS	mbx/reg_bits.h	441;"	d
DHT03	mbx/regs.h	100;"	d
DHT03_HFPS	mbx/reg_bits.h	445;"	d
DHT03_HRBS	mbx/reg_bits.h	447;"	d
DIFFCHECK	tgafb.c	423;"	d	file:
DINTRCNT	mbx/regs.h	108;"	d
DINTRE	mbx/regs.h	107;"	d
DINTRE_CUR_OR_EN	mbx/reg_bits.h	532;"	d
DINTRE_CUR_OR_EN	mbx/reg_bits.h	556;"	d
DINTRE_CUR_UR_EN	mbx/reg_bits.h	535;"	d
DINTRE_CUR_UR_EN	mbx/reg_bits.h	559;"	d
DINTRE_HBLNK0_EN	mbx/reg_bits.h	541;"	d
DINTRE_HBLNK0_EN	mbx/reg_bits.h	565;"	d
DINTRE_HBLNK1_EN	mbx/reg_bits.h	540;"	d
DINTRE_HBLNK1_EN	mbx/reg_bits.h	564;"	d
DINTRE_STR1_OR_EN	mbx/reg_bits.h	534;"	d
DINTRE_STR1_OR_EN	mbx/reg_bits.h	558;"	d
DINTRE_STR1_UR_EN	mbx/reg_bits.h	537;"	d
DINTRE_STR1_UR_EN	mbx/reg_bits.h	561;"	d
DINTRE_STR2_OR_EN	mbx/reg_bits.h	533;"	d
DINTRE_STR2_OR_EN	mbx/reg_bits.h	557;"	d
DINTRE_STR2_UR_EN	mbx/reg_bits.h	536;"	d
DINTRE_STR2_UR_EN	mbx/reg_bits.h	560;"	d
DINTRE_VEVENT0_EN	mbx/reg_bits.h	539;"	d
DINTRE_VEVENT0_EN	mbx/reg_bits.h	563;"	d
DINTRE_VEVENT1_EN	mbx/reg_bits.h	538;"	d
DINTRE_VEVENT1_EN	mbx/reg_bits.h	562;"	d
DINTRS	mbx/regs.h	106;"	d
DINTRS_CUR_OR_S	mbx/reg_bits.h	520;"	d
DINTRS_CUR_OR_S	mbx/reg_bits.h	544;"	d
DINTRS_CUR_UR_S	mbx/reg_bits.h	523;"	d
DINTRS_CUR_UR_S	mbx/reg_bits.h	547;"	d
DINTRS_HBLNK0_S	mbx/reg_bits.h	529;"	d
DINTRS_HBLNK0_S	mbx/reg_bits.h	553;"	d
DINTRS_HBLNK1_S	mbx/reg_bits.h	528;"	d
DINTRS_HBLNK1_S	mbx/reg_bits.h	552;"	d
DINTRS_STR1_OR_S	mbx/reg_bits.h	522;"	d
DINTRS_STR1_OR_S	mbx/reg_bits.h	546;"	d
DINTRS_STR1_UR_S	mbx/reg_bits.h	525;"	d
DINTRS_STR1_UR_S	mbx/reg_bits.h	549;"	d
DINTRS_STR2_OR_S	mbx/reg_bits.h	521;"	d
DINTRS_STR2_OR_S	mbx/reg_bits.h	545;"	d
DINTRS_STR2_UR_S	mbx/reg_bits.h	524;"	d
DINTRS_STR2_UR_S	mbx/reg_bits.h	548;"	d
DINTRS_VEVENT0_S	mbx/reg_bits.h	527;"	d
DINTRS_VEVENT0_S	mbx/reg_bits.h	551;"	d
DINTRS_VEVENT1_S	mbx/reg_bits.h	526;"	d
DINTRS_VEVENT1_S	mbx/reg_bits.h	550;"	d
DIRTY	controlfb.c	68;"	d	file:
DIRTY_CMAP	controlfb.c	69;"	d	file:
DIRTY_ENABLED	pnx4008/sdum.h	31;"	d
DISABLE	stifb.c	177;"	d	file:
DISPARB	intelfb/intelfbhw.h	324;"	d
DISPARB_AEND_MASK	intelfb/intelfbhw.h	325;"	d
DISPARB_AEND_SHIFT	intelfb/intelfbhw.h	326;"	d
DISPARB_BEND_MASK	intelfb/intelfbhw.h	327;"	d
DISPARB_BEND_SHIFT	intelfb/intelfbhw.h	328;"	d
DISPC_BASE	omap/dispc.c	38;"	d	file:
DISPC_BASE	omap/rfbi.c	58;"	d	file:
DISPC_BURST_16x32	omap/dispc.h	23;"	d
DISPC_BURST_4x32	omap/dispc.h	21;"	d
DISPC_BURST_8x32	omap/dispc.h	22;"	d
DISPC_CAPABLE	omap/dispc.c	48;"	d	file:
DISPC_CONFIG	omap/dispc.c	47;"	d	file:
DISPC_CONTROL	omap/dispc.c	46;"	d	file:
DISPC_CONTROL	omap/rfbi.c	59;"	d	file:
DISPC_DATA_CYCLE1	omap/dispc.c	62;"	d	file:
DISPC_DATA_CYCLE2	omap/dispc.c	63;"	d	file:
DISPC_DATA_CYCLE3	omap/dispc.c	64;"	d	file:
DISPC_DEFAULT_COLOR0	omap/dispc.c	49;"	d	file:
DISPC_DEFAULT_COLOR1	omap/dispc.c	50;"	d	file:
DISPC_DIVISOR	omap/dispc.c	58;"	d	file:
DISPC_GFX_ATTRIBUTES	omap/dispc.c	71;"	d	file:
DISPC_GFX_BA0	omap/dispc.c	67;"	d	file:
DISPC_GFX_BA1	omap/dispc.c	68;"	d	file:
DISPC_GFX_FIFO_SIZE_STATUS	omap/dispc.c	73;"	d	file:
DISPC_GFX_FIFO_THRESHOLD	omap/dispc.c	72;"	d	file:
DISPC_GFX_PIXEL_INC	omap/dispc.c	75;"	d	file:
DISPC_GFX_POSITION	omap/dispc.c	69;"	d	file:
DISPC_GFX_ROW_INC	omap/dispc.c	74;"	d	file:
DISPC_GFX_SIZE	omap/dispc.c	70;"	d	file:
DISPC_GFX_TABLE_BA	omap/dispc.c	77;"	d	file:
DISPC_GFX_WINDOW_SKIP	omap/dispc.c	76;"	d	file:
DISPC_IRQENABLE	omap/dispc.c	45;"	d	file:
DISPC_IRQSTATUS	omap/dispc.c	44;"	d	file:
DISPC_IRQ_ACBIAS_COUNT_STAT	omap/dispc.c	109;"	d	file:
DISPC_IRQ_EVSYNC_EVEN	omap/dispc.c	107;"	d	file:
DISPC_IRQ_EVSYNC_ODD	omap/dispc.c	108;"	d	file:
DISPC_IRQ_FRAMEMASK	omap/dispc.c	105;"	d	file:
DISPC_IRQ_GFX_END_WIN	omap/dispc.c	112;"	d	file:
DISPC_IRQ_GFX_FIFO_UNDERFLOW	omap/dispc.c	111;"	d	file:
DISPC_IRQ_MASK_ALL	omap/dispc.c	121;"	d	file:
DISPC_IRQ_MASK_ERROR	omap/dispc.c	123;"	d	file:
DISPC_IRQ_OCP_ERR	omap/dispc.c	114;"	d	file:
DISPC_IRQ_PAL_GAMMA_MASK	omap/dispc.c	113;"	d	file:
DISPC_IRQ_PROG_LINE_NUM	omap/dispc.c	110;"	d	file:
DISPC_IRQ_SYNC_LOST	omap/dispc.c	119;"	d	file:
DISPC_IRQ_VID1_END_WIN	omap/dispc.c	116;"	d	file:
DISPC_IRQ_VID1_FIFO_UNDERFLOW	omap/dispc.c	115;"	d	file:
DISPC_IRQ_VID2_END_WIN	omap/dispc.c	118;"	d	file:
DISPC_IRQ_VID2_FIFO_UNDERFLOW	omap/dispc.c	117;"	d	file:
DISPC_IRQ_VSYNC	omap/dispc.c	106;"	d	file:
DISPC_LINE_NUMBER	omap/dispc.c	54;"	d	file:
DISPC_LINE_STATUS	omap/dispc.c	53;"	d	file:
DISPC_LOAD_CLUT_AND_FRAME	omap/dispc.h	25;"	d
DISPC_LOAD_CLUT_ONCE_FRAME	omap/dispc.h	28;"	d
DISPC_LOAD_CLUT_ONLY	omap/dispc.h	26;"	d
DISPC_LOAD_FRAME_ONLY	omap/dispc.h	27;"	d
DISPC_MEMTYPE_NUM	omap/dispc.c	142;"	d	file:
DISPC_PLANE_GFX	omap/dispc.h	6;"	d
DISPC_PLANE_VID1	omap/dispc.h	7;"	d
DISPC_PLANE_VID2	omap/dispc.h	8;"	d
DISPC_POL_FREQ	omap/dispc.c	57;"	d	file:
DISPC_REVISION	omap/dispc.c	41;"	d	file:
DISPC_RGB_12_BPP	omap/dispc.h	14;"	d
DISPC_RGB_16_BPP	omap/dispc.h	15;"	d
DISPC_RGB_1_BPP	omap/dispc.h	10;"	d
DISPC_RGB_24_BPP	omap/dispc.h	16;"	d
DISPC_RGB_24_BPP_UNPACK_32	omap/dispc.h	17;"	d
DISPC_RGB_2_BPP	omap/dispc.h	11;"	d
DISPC_RGB_4_BPP	omap/dispc.h	12;"	d
DISPC_RGB_8_BPP	omap/dispc.h	13;"	d
DISPC_SIZE_DIG	omap/dispc.c	59;"	d	file:
DISPC_SIZE_LCD	omap/dispc.c	60;"	d	file:
DISPC_SYSCONFIG	omap/dispc.c	42;"	d	file:
DISPC_SYSSTATUS	omap/dispc.c	43;"	d	file:
DISPC_TFT_DATA_LINES_12	omap/dispc.h	30;"	d
DISPC_TFT_DATA_LINES_16	omap/dispc.h	31;"	d
DISPC_TFT_DATA_LINES_18	omap/dispc.h	32;"	d
DISPC_TFT_DATA_LINES_24	omap/dispc.h	33;"	d
DISPC_TIMING_H	omap/dispc.c	55;"	d	file:
DISPC_TIMING_V	omap/dispc.c	56;"	d	file:
DISPC_TRANS_COLOR0	omap/dispc.c	51;"	d	file:
DISPC_TRANS_COLOR1	omap/dispc.c	52;"	d	file:
DISPC_UYVY_422	omap/dispc.h	19;"	d
DISPC_VID1_BASE	omap/dispc.c	80;"	d	file:
DISPC_VID2_BASE	omap/dispc.c	81;"	d	file:
DISPC_VID_ACCU0	omap/dispc.c	95;"	d	file:
DISPC_VID_ACCU1	omap/dispc.c	96;"	d	file:
DISPC_VID_ATTRIBUTES	omap/dispc.c	88;"	d	file:
DISPC_VID_BA0	omap/dispc.c	84;"	d	file:
DISPC_VID_BA1	omap/dispc.c	85;"	d	file:
DISPC_VID_CONV_COEF0	omap/dispc.c	103;"	d	file:
DISPC_VID_FIFO_SIZE_STATUS	omap/dispc.c	90;"	d	file:
DISPC_VID_FIFO_THRESHOLD	omap/dispc.c	89;"	d	file:
DISPC_VID_FIR	omap/dispc.c	93;"	d	file:
DISPC_VID_FIR_COEF_H0	omap/dispc.c	99;"	d	file:
DISPC_VID_FIR_COEF_HV0	omap/dispc.c	101;"	d	file:
DISPC_VID_PICTURE_SIZE	omap/dispc.c	94;"	d	file:
DISPC_VID_PIXEL_INC	omap/dispc.c	92;"	d	file:
DISPC_VID_POSITION	omap/dispc.c	86;"	d	file:
DISPC_VID_ROW_INC	omap/dispc.c	91;"	d	file:
DISPC_VID_SIZE	omap/dispc.c	87;"	d	file:
DISPC_YUV2_422	omap/dispc.h	18;"	d
DISPLAY2_IS_NOT_CONNECTED	pnx4008/dum.h	127;"	d
DISPLAY_REG	g364fb.c	40;"	d	file:
DISPPLANE_15_16BPP	intelfb/intelfbhw.h	400;"	d
DISPPLANE_16BPP	intelfb/intelfbhw.h	401;"	d
DISPPLANE_32BPP	intelfb/intelfbhw.h	403;"	d
DISPPLANE_32BPP_NO_ALPHA	intelfb/intelfbhw.h	402;"	d
DISPPLANE_8BPP	intelfb/intelfbhw.h	399;"	d
DISPPLANE_ALPHA_TRANS_DISABLE	intelfb/intelfbhw.h	415;"	d
DISPPLANE_ALPHA_TRANS_ENABLE	intelfb/intelfbhw.h	414;"	d
DISPPLANE_GAMMA_DISABLE	intelfb/intelfbhw.h	397;"	d
DISPPLANE_GAMMA_ENABLE	intelfb/intelfbhw.h	396;"	d
DISPPLANE_LINE_DOUBLE	intelfb/intelfbhw.h	409;"	d
DISPPLANE_NO_LINE_DOUBLE	intelfb/intelfbhw.h	410;"	d
DISPPLANE_PIXFORMAT_MASK	intelfb/intelfbhw.h	398;"	d
DISPPLANE_PLANE_DISABLE	intelfb/intelfbhw.h	395;"	d
DISPPLANE_PLANE_ENABLE	intelfb/intelfbhw.h	394;"	d
DISPPLANE_SEL_PIPE_SHIFT	intelfb/intelfbhw.h	406;"	d
DISPPLANE_SPRITE_ABOVE_DISPLAYA	intelfb/intelfbhw.h	416;"	d
DISPPLANE_SPRITE_ABOVE_OVERLAY	intelfb/intelfbhw.h	417;"	d
DISPPLANE_SRC_KEY_DISABLE	intelfb/intelfbhw.h	408;"	d
DISPPLANE_SRC_KEY_ENABLE	intelfb/intelfbhw.h	407;"	d
DISPPLANE_STEREO_DISABLE	intelfb/intelfbhw.h	405;"	d
DISPPLANE_STEREO_ENABLE	intelfb/intelfbhw.h	404;"	d
DISPPLANE_STEREO_POLARITY_FIRST	intelfb/intelfbhw.h	411;"	d
DISPPLANE_STEREO_POLARITY_SECOND	intelfb/intelfbhw.h	412;"	d
DISPPLL	mbx/regs.h	28;"	d
DISP_0_REG	pnx4008/dum.h	90;"	d
DISP_1_REG	pnx4008/dum.h	91;"	d
DISP_BASE	pvr2fb.c	84;"	d	file:
DISP_BRDRCOLR	pvr2fb.c	85;"	d	file:
DISP_BRDRHORZ	pvr2fb.c	91;"	d	file:
DISP_BRDRVERT	pvr2fb.c	93;"	d	file:
DISP_CAL_REG	pnx4008/dum.h	92;"	d
DISP_CRT	savage/savagefb.h	132;"	d
DISP_CTL	gxt4500.c	86;"	d	file:
DISP_CTL_OFF	gxt4500.c	87;"	d	file:
DISP_CTRL	i810/i810.h	145;"	d
DISP_DFP	savage/savagefb.h	134;"	d
DISP_DIWADDRL	pvr2fb.c	87;"	d	file:
DISP_DIWADDRS	pvr2fb.c	88;"	d	file:
DISP_DIWCONF	pvr2fb.c	94;"	d	file:
DISP_DIWHSTRT	pvr2fb.c	95;"	d	file:
DISP_DIWMODE	pvr2fb.c	86;"	d	file:
DISP_DIWSIZE	pvr2fb.c	89;"	d	file:
DISP_DIWVSTRT	pvr2fb.c	96;"	d	file:
DISP_DUMMY1_REG	pnx4008/dum.h	106;"	d
DISP_DUMMY2_REG	pnx4008/dum.h	107;"	d
DISP_DUMP_REG	pnx4008/dum.h	109;"	d
DISP_ID_REG	pnx4008/dum.h	93;"	d
DISP_LCD	savage/savagefb.h	133;"	d
DISP_MAX_X_SIZE	pnx4008/fbcommon.h	31;"	d
DISP_MAX_Y_SIZE	pnx4008/fbcommon.h	32;"	d
DISP_PIXDEPTH	pvr2fb.c	97;"	d	file:
DISP_PIXEL_REG	pnx4008/dum.h	105;"	d
DISP_PLL_EN	mbx/reg_bits.h	46;"	d
DISP_PLL_M	mbx/reg_bits.h	40;"	d
DISP_PLL_N	mbx/reg_bits.h	42;"	d
DISP_PLL_P	mbx/reg_bits.h	44;"	d
DISP_SEL	jz4750_ipu.h	83;"	d
DISP_SL	i810/i810_regs.h	159;"	d
DISP_SLC	i810/i810_regs.h	160;"	d
DISP_SYNCCONF	pvr2fb.c	90;"	d	file:
DISP_SYNCSIZE	pvr2fb.c	92;"	d	file:
DISP_SYNC_EN_REG	pnx4008/dum.h	100;"	d
DISP_SYNC_FALL_H_REG	pnx4008/dum.h	104;"	d
DISP_SYNC_FALL_L_REG	pnx4008/dum.h	103;"	d
DISP_SYNC_RISE_H_REG	pnx4008/dum.h	102;"	d
DISP_SYNC_RISE_L_REG	pnx4008/dum.h	101;"	d
DISP_TIMING_REG	pnx4008/dum.h	108;"	d
DISP_XMAX_H_REG	pnx4008/dum.h	98;"	d
DISP_XMAX_L_REG	pnx4008/dum.h	97;"	d
DISP_XMIN_H_REG	pnx4008/dum.h	95;"	d
DISP_XMIN_L_REG	pnx4008/dum.h	94;"	d
DISP_YMAX_REG	pnx4008/dum.h	99;"	d
DISP_YMIN_REG	pnx4008/dum.h	96;"	d
DIV16	platinumfb.h	72;"	d
DIV2	platinumfb.h	69;"	d
DIV4	platinumfb.h	70;"	d
DIV8	platinumfb.h	71;"	d
DIVUL	amifb.c	580;"	d	file:
DIVUL	amifb.c	584;"	d	file:
DLCRKM	i810/i810_regs.h	111;"	d
DLLCTRL	mbx/regs.h	180;"	d
DLLCTRL_RLD_ADRLN	mbx/reg_bits.h	573;"	d
DLL_RESET_DELAY	aty/radeon_pm.c	1146;"	d	file:
DLL_RESET_DELAY	aty/radeon_pm.c	1187;"	d	file:
DLL_RESET_DELAY	aty/radeon_pm.c	1198;"	d	file:
DLL_RESET_DELAY	aty/radeon_pm.c	1237;"	d	file:
DLL_SLEEP_DELAY	aty/radeon_pm.c	1147;"	d	file:
DLL_SLEEP_DELAY	aty/radeon_pm.c	1188;"	d	file:
DLL_SLEEP_DELAY	aty/radeon_pm.c	1199;"	d	file:
DLL_SLEEP_DELAY	aty/radeon_pm.c	1238;"	d	file:
DLSTS	mbx/regs.h	179;"	d
DLSTS_RLD_ADONE	mbx/reg_bits.h	569;"	d
DMA_BUS_SIZE	bf54x-lq043fb.c	103;"	d	file:
DMA_DESC_NUM	9331/jz4750_lcd.c	105;"	d	file:
DMA_DESC_NUM	jz4750_lcd.c	106;"	d	file:
DMA_DESC_NUM	l009_bak/jz4750_lcd.c	106;"	d	file:
DMA_FADD	i810/i810_regs.h	56;"	d
DMA_GSCR	omap/sossi.c	45;"	d	file:
DMA_LCD_CCR	omap/sossi.c	46;"	d	file:
DMA_LCD_CTRL	omap/sossi.c	47;"	d	file:
DMA_LCD_LCH_CTRL	omap/sossi.c	48;"	d	file:
DMCTRL	mbx/regs.h	110;"	d
DMCTRL_BURSTLEN	mbx/reg_bits.h	516;"	d
DMCTRL_D_THRHLD	mbx/reg_bits.h	514;"	d
DMCTRL_MEM_REF	mbx/reg_bits.h	505;"	d
DMCTRL_MEM_REF_ACT	mbx/reg_bits.h	506;"	d
DMCTRL_MEM_REF_BOTH	mbx/reg_bits.h	509;"	d
DMCTRL_MEM_REF_HB	mbx/reg_bits.h	507;"	d
DMCTRL_MEM_REF_VB	mbx/reg_bits.h	508;"	d
DMCTRL_UV_THRHLD	mbx/reg_bits.h	510;"	d
DMCTRL_V_THRHLD	mbx/reg_bits.h	512;"	d
DODMSK	mbx/regs.h	186;"	d
DODMSK_BLNK_LVL	mbx/reg_bits.h	488;"	d
DODMSK_MASK_B	mbx/reg_bits.h	489;"	d
DODMSK_MASK_G	mbx/reg_bits.h	491;"	d
DODMSK_MASK_LVL	mbx/reg_bits.h	487;"	d
DODMSK_MASK_R	mbx/reg_bits.h	493;"	d
DONT_USE_SPLL	aty/atyfb.h	113;"	d
DONT_USE_XDLL	aty/atyfb.h	114;"	d
DOVOSTA	i810/i810_regs.h	88;"	d
DO_RING_IDLE	intelfb/intelfbhw.h	550;"	d
DPAGE_MAP	jz4750_ipu.h	82;"	d
DPLL_2X_CLOCK_ENABLE	intelfb/intelfbhw.h	150;"	d
DPLL_A	intelfb/intelfbhw.h	147;"	d
DPLL_B	intelfb/intelfbhw.h	148;"	d
DPLL_I9XX_P2_SHIFT	intelfb/intelfbhw.h	155;"	d
DPLL_P1_FORCE_DIV2	intelfb/intelfbhw.h	156;"	d
DPLL_P1_MASK	intelfb/intelfbhw.h	157;"	d
DPLL_P1_SHIFT	intelfb/intelfbhw.h	158;"	d
DPLL_P2_MASK	intelfb/intelfbhw.h	153;"	d
DPLL_P2_SHIFT	intelfb/intelfbhw.h	154;"	d
DPLL_RATE_SELECT_FP0	intelfb/intelfbhw.h	163;"	d
DPLL_RATE_SELECT_FP1	intelfb/intelfbhw.h	164;"	d
DPLL_RATE_SELECT_MASK	intelfb/intelfbhw.h	162;"	d
DPLL_REFERENCE_DEFAULT	intelfb/intelfbhw.h	160;"	d
DPLL_REFERENCE_SELECT_MASK	intelfb/intelfbhw.h	159;"	d
DPLL_REFERENCE_TVCLK	intelfb/intelfbhw.h	161;"	d
DPLL_SYNCLOCK_ENABLE	intelfb/intelfbhw.h	151;"	d
DPLL_VCO_ENABLE	intelfb/intelfbhw.h	149;"	d
DPLL_VGA_MODE_DISABLE	intelfb/intelfbhw.h	152;"	d
DPLYBASE	i810/i810_regs.h	165;"	d
DPLYSTAS	i810/i810_regs.h	166;"	d
DPMS_ACTIVE_OFF	edid.h	134;"	d
DPMS_FLAGS	edid.h	39;"	d
DPMS_MASK	i810/i810.h	157;"	d
DPMS_STANDBY	edid.h	136;"	d
DPMS_SUSPEND	edid.h	135;"	d
DPRINTK	amifb.c	101;"	d	file:
DPRINTK	amifb.c	99;"	d	file:
DPRINTK	aty/atyfb_base.c	127;"	d	file:
DPRINTK	aty/atyfb_base.c	129;"	d	file:
DPRINTK	cfbimgblt.c	41;"	d	file:
DPRINTK	cfbimgblt.c	43;"	d	file:
DPRINTK	cirrusfb.c	83;"	d	file:
DPRINTK	cirrusfb.c	86;"	d	file:
DPRINTK	console/fbcon.c	95;"	d	file:
DPRINTK	console/fbcon.c	97;"	d	file:
DPRINTK	fbmon.c	46;"	d	file:
DPRINTK	fbmon.c	48;"	d	file:
DPRINTK	hgafb.c	51;"	d	file:
DPRINTK	i810/i810-i2c.c	36;"	d	file:
DPRINTK	i810/i810-i2c.c	38;"	d	file:
DPRINTK	modedb.c	25;"	d	file:
DPRINTK	modedb.c	27;"	d	file:
DPRINTK	pm2fb.c	58;"	d	file:
DPRINTK	pm2fb.c	61;"	d	file:
DPRINTK	pm3fb.c	47;"	d	file:
DPRINTK	pm3fb.c	50;"	d	file:
DPRINTK	sa1100fb.h	135;"	d
DPRINTK	sa1100fb.h	137;"	d
DPRINTK	sis/sis.h	63;"	d
DPRINTK	sis/sis.h	66;"	d
DPRINTK	sticore.h	9;"	d
DPRINTK	sysimgblt.c	21;"	d	file:
DPRINTK	sysimgblt.c	23;"	d	file:
DPRINTK	tdfxfb.c	73;"	d	file:
DPY_H	hecubafb.c	67;"	d	file:
DPY_W	hecubafb.c	66;"	d	file:
DP_OCTL	imsttfb.c	/^	DP_OCTL	=  5, \/* 0x14 *\/$/;"	e	enum:__anon143	file:
DP_OP_ROP	w100fb.h	797;"	d
DP_SRC_MEM_RECTANGULAR	w100fb.h	795;"	d
DR1	tridentfb.c	172;"	d	file:
DR2	tridentfb.c	173;"	d	file:
DRAMCH	i810/i810_regs.h	63;"	d
DRAMCL	i810/i810_regs.h	62;"	d
DRAM_OFF	i810/i810.h	139;"	d
DRAM_ON	i810/i810.h	138;"	d
DRIVER_AUTHOR	pmag-aa-fb.c	/^MODULE_AUTHOR(DRIVER_AUTHOR);$/;"	v
DRIVER_AUTHOR	pmag-aa-fb.c	49;"	d	file:
DRIVER_DESC	au1100fb.c	/^MODULE_DESCRIPTION(DRIVER_DESC);$/;"	v
DRIVER_DESC	au1100fb.c	75;"	d	file:
DRIVER_DESC	au1200fb.c	/^MODULE_DESCRIPTION(DRIVER_DESC);$/;"	v
DRIVER_DESC	au1200fb.c	57;"	d	file:
DRIVER_DESCRIPTION	pmag-aa-fb.c	/^MODULE_DESCRIPTION(DRIVER_DESCRIPTION);$/;"	v
DRIVER_DESCRIPTION	pmag-aa-fb.c	50;"	d	file:
DRIVER_DESCRIPTION	xilinxfb.c	/^MODULE_DESCRIPTION(DRIVER_DESCRIPTION);$/;"	v
DRIVER_DESCRIPTION	xilinxfb.c	43;"	d	file:
DRIVER_NAME	au1100fb.c	74;"	d	file:
DRIVER_NAME	au1200fb.c	56;"	d	file:
DRIVER_NAME	bf54x-lq043fb.c	65;"	d	file:
DRIVER_NAME	xilinxfb.c	42;"	d	file:
DRIVER_VERSION	pmag-aa-fb.c	48;"	d	file:
DRT	i810/i810_regs.h	61;"	d
DSA	imsttfb.c	/^	DSA	=  3, \/* 0x0C *\/$/;"	e	enum:__anon143	file:
DSCTRL	mbx/regs.h	97;"	d
DSCTRL_BLNK_DIS	mbx/reg_bits.h	426;"	d
DSCTRL_BLNK_POL	mbx/reg_bits.h	425;"	d
DSCTRL_CLKPOL	mbx/reg_bits.h	421;"	d
DSCTRL_CSYNC_EN	mbx/reg_bits.h	422;"	d
DSCTRL_DPL_RST	mbx/reg_bits.h	414;"	d
DSCTRL_HS_DIS	mbx/reg_bits.h	430;"	d
DSCTRL_HS_POL	mbx/reg_bits.h	429;"	d
DSCTRL_HS_SLAVE	mbx/reg_bits.h	424;"	d
DSCTRL_PWRDN_M	mbx/reg_bits.h	415;"	d
DSCTRL_SYNCGEN_EN	mbx/reg_bits.h	413;"	d
DSCTRL_UPDCNT	mbx/reg_bits.h	418;"	d
DSCTRL_UPDINTCNT	mbx/reg_bits.h	417;"	d
DSCTRL_UPDSYNCCNT	mbx/reg_bits.h	416;"	d
DSCTRL_UPDWAIT	mbx/reg_bits.h	419;"	d
DSCTRL_VS_DIS	mbx/reg_bits.h	428;"	d
DSCTRL_VS_POL	mbx/reg_bits.h	427;"	d
DSCTRL_VS_SLAVE	mbx/reg_bits.h	423;"	d
DSIG	mbx/regs.h	109;"	d
DSLH	i810/i810_regs.h	142;"	d
DSLRADD	i810/i810_regs.h	143;"	d
DSPABASE	intelfb/intelfbhw.h	419;"	d
DSPACNTR	intelfb/intelfbhw.h	392;"	d
DSPASTRIDE	intelfb/intelfbhw.h	420;"	d
DSPBBASE	intelfb/intelfbhw.h	422;"	d
DSPBCNTR	intelfb/intelfbhw.h	393;"	d
DSPBSTRIDE	intelfb/intelfbhw.h	423;"	d
DSP_REG	omap/lcd_sx1.c	49;"	d	file:
DSS_BASE	omap/dispc.c	35;"	d	file:
DSS_SYSCONFIG	omap/dispc.c	36;"	d	file:
DSTAGP	sis/sis_accel.h	99;"	d
DSTVIDEO	sis/sis_accel.h	100;"	d
DST_ADDR	sis/sis_accel.h	114;"	d
DST_EQ_SRC	dnfb.c	62;"	d	file:
DST_HEIGHT	sis/sis_accel.h	116;"	d
DST_PITCH	sis/sis_accel.h	115;"	d
DST_X	sis/sis_accel.h	113;"	d
DST_Y	sis/sis_accel.h	112;"	d
DTG_CONTROL	gxt4500.c	71;"	d	file:
DTG_CTL_ENABLE	gxt4500.c	73;"	d	file:
DTG_CTL_SCREEN_REFRESH	gxt4500.c	72;"	d	file:
DTG_HORIZ_DISPLAY	gxt4500.c	75;"	d	file:
DTG_HORIZ_EXTENT	gxt4500.c	74;"	d	file:
DTG_HSYNC_END	gxt4500.c	77;"	d	file:
DTG_HSYNC_END_COMP	gxt4500.c	78;"	d	file:
DTG_HSYNC_START	gxt4500.c	76;"	d	file:
DTG_VERT_DISPLAY	gxt4500.c	80;"	d	file:
DTG_VERT_EXTENT	gxt4500.c	79;"	d	file:
DTG_VERT_SHORT	gxt4500.c	83;"	d	file:
DTG_VSYNC_END	gxt4500.c	82;"	d	file:
DTG_VSYNC_START	gxt4500.c	81;"	d	file:
DUCTRL	mbx/regs.h	182;"	d
DUMMY	console/dummycon.c	52;"	d	file:
DUMMY	console/newport_con.c	723;"	d	file:
DUMMY	console/promcon.c	567;"	d	file:
DUMMY	console/vgacon.c	1388;"	d	file:
DUMMYSPRITEMEMSIZE	amifb.c	611;"	d	file:
DUMMY_COLUMNS	console/dummycon.c	21;"	d	file:
DUMMY_COLUMNS	console/dummycon.c	25;"	d	file:
DUMMY_COLUMNS	console/dummycon.c	28;"	d	file:
DUMMY_ROWS	console/dummycon.c	22;"	d	file:
DUMMY_ROWS	console/dummycon.c	26;"	d	file:
DUMMY_ROWS	console/dummycon.c	29;"	d	file:
DUMP_REG	nvidia/nvidia.c	253;"	d	file:
DUM_CHANNEL_CFG_MASK	pnx4008/sdum.h	68;"	d
DUM_CHANNEL_CFG_SYNC_MASK	pnx4008/sdum.h	69;"	d
DUM_CHANNEL_CFG_SYNC_MASK_SET	pnx4008/sdum.h	70;"	d
DUM_CH_BASE_ADR	pnx4008/dum.h	21;"	d
DUM_CH_CONF	pnx4008/dum.h	31;"	d
DUM_CH_CONF_ADR	pnx4008/dum.h	24;"	d
DUM_CH_CTRL	pnx4008/dum.h	33;"	d
DUM_CH_CTRL_ADR	pnx4008/dum.h	26;"	d
DUM_CH_MAX	pnx4008/dum.h	30;"	d
DUM_CH_MAX_ADR	pnx4008/dum.h	23;"	d
DUM_CH_MIN	pnx4008/dum.h	29;"	d
DUM_CH_MIN_ADR	pnx4008/dum.h	22;"	d
DUM_CH_STAT	pnx4008/dum.h	32;"	d
DUM_CH_STAT_ADR	pnx4008/dum.h	25;"	d
DUM_CLK_DISABLE	pnx4008/sdum.h	66;"	d
DUM_CLK_DIV	pnx4008/dum.h	61;"	d
DUM_CLK_DIV_ADR	pnx4008/dum.h	41;"	d
DUM_CLK_ENABLE	pnx4008/sdum.h	65;"	d
DUM_COM_BASE	pnx4008/dum.h	59;"	d
DUM_COM_BASE_ADR	pnx4008/dum.h	39;"	d
DUM_CONF	pnx4008/dum.h	55;"	d
DUM_CONF_ADR	pnx4008/dum.h	35;"	d
DUM_CTRL	pnx4008/dum.h	56;"	d
DUM_CTRL_ADR	pnx4008/dum.h	36;"	d
DUM_DECODE	pnx4008/dum.h	58;"	d
DUM_DECODE_ADR	pnx4008/dum.h	38;"	d
DUM_DECODE_MASK	pnx4008/sdum.h	67;"	d
DUM_DIRTY_HIGH	pnx4008/dum.h	63;"	d
DUM_DIRTY_HIGH_ADR	pnx4008/dum.h	43;"	d
DUM_DIRTY_LOW	pnx4008/dum.h	62;"	d
DUM_DIRTY_LOW_ADR	pnx4008/dum.h	42;"	d
DUM_FORMAT	pnx4008/dum.h	64;"	d
DUM_FORMAT_ADR	pnx4008/dum.h	44;"	d
DUM_OUTP_FORMAT1	pnx4008/dum.h	70;"	d
DUM_OUTP_FORMAT1_ADR	pnx4008/dum.h	50;"	d
DUM_OUTP_FORMAT2	pnx4008/dum.h	71;"	d
DUM_OUTP_FORMAT2_ADR	pnx4008/dum.h	51;"	d
DUM_RTCFG1	pnx4008/dum.h	66;"	d
DUM_RTCFG1_ADR	pnx4008/dum.h	46;"	d
DUM_RTCFG2	pnx4008/dum.h	68;"	d
DUM_RTCFG2_ADR	pnx4008/dum.h	48;"	d
DUM_SLAVE_READ1_I	pnx4008/dum.h	84;"	d
DUM_SLAVE_READ1_I_ADR	pnx4008/dum.h	77;"	d
DUM_SLAVE_READ1_R	pnx4008/dum.h	85;"	d
DUM_SLAVE_READ1_R_ADR	pnx4008/dum.h	78;"	d
DUM_SLAVE_READ2_I	pnx4008/dum.h	86;"	d
DUM_SLAVE_READ2_I_ADR	pnx4008/dum.h	79;"	d
DUM_SLAVE_READ2_R	pnx4008/dum.h	87;"	d
DUM_SLAVE_READ2_R_ADR	pnx4008/dum.h	80;"	d
DUM_SLAVE_WRITE_ADR	pnx4008/dum.h	76;"	d
DUM_SLAVE_WRITE_HW	pnx4008/dum.h	83;"	d
DUM_SLAVE_WRITE_W	pnx4008/dum.h	82;"	d
DUM_STAT	pnx4008/dum.h	57;"	d
DUM_STAT_ADR	pnx4008/dum.h	37;"	d
DUM_SYNC_C	pnx4008/dum.h	60;"	d
DUM_SYNC_C_ADR	pnx4008/dum.h	40;"	d
DUM_SYNC_MODE	pnx4008/dum.h	72;"	d
DUM_SYNC_MODE_ADR	pnx4008/dum.h	52;"	d
DUM_SYNC_OUT_C	pnx4008/dum.h	73;"	d
DUM_SYNC_OUT_C_ADR	pnx4008/dum.h	53;"	d
DUM_TCFG	pnx4008/dum.h	69;"	d
DUM_TCFG_ADR	pnx4008/dum.h	49;"	d
DUM_WTCFG1	pnx4008/dum.h	65;"	d
DUM_WTCFG1_ADR	pnx4008/dum.h	45;"	d
DUM_WTCFG2	pnx4008/dum.h	67;"	d
DUM_WTCFG2_ADR	pnx4008/dum.h	47;"	d
DVDET	mbx/regs.h	185;"	d
DVDET_VDEF	mbx/reg_bits.h	483;"	d
DVDET_VDES	mbx/reg_bits.h	481;"	d
DVECTRL	mbx/regs.h	183;"	d
DVECTRL_VEVENT	mbx/reg_bits.h	469;"	d
DVECTRL_VFETCH	mbx/reg_bits.h	471;"	d
DVLNUM	mbx/regs.h	181;"	d
DVLNUM_VLINE	mbx/reg_bits.h	501;"	d
DVOA	intelfb/intelfbhw.h	265;"	d
DVOA_PORT	intelfb/intelfbhw.h	19;"	d
DVOA_SRCDIM	intelfb/intelfbhw.h	275;"	d
DVOB	intelfb/intelfbhw.h	266;"	d
DVOB_PORT	intelfb/intelfbhw.h	20;"	d
DVOB_SRCDIM	intelfb/intelfbhw.h	276;"	d
DVOC	intelfb/intelfbhw.h	267;"	d
DVOC_PORT	intelfb/intelfbhw.h	21;"	d
DVOC_SRCDIM	intelfb/intelfbhw.h	277;"	d
DVT01	mbx/regs.h	101;"	d
DVT01_VBPS	mbx/reg_bits.h	451;"	d
DVT01_VT	mbx/reg_bits.h	453;"	d
DVT02	mbx/regs.h	102;"	d
DVT02_VAS	mbx/reg_bits.h	457;"	d
DVT02_VTBS	mbx/reg_bits.h	459;"	d
DVT03	mbx/regs.h	103;"	d
DVT03_VBBS	mbx/reg_bits.h	465;"	d
DVT03_VFPS	mbx/reg_bits.h	463;"	d
DWFILL	kyro/STG4000Reg.h	14;"	d
DWINPOS	i810/i810_regs.h	101;"	d
DWINSZ	i810/i810_regs.h	102;"	d
DW_LENGTH_MASK	intelfb/intelfbhw.h	494;"	d
DYN_COLOR_DIS	i810/i810.h	50;"	d
DYN_COLOR_EN	i810/i810.h	49;"	d
D_SYNC_FORM	g364fb.c	58;"	d	file:
DataDynamic	stifb.c	370;"	d	file:
DataWrite	9331/jz4750_lcd.h	/^static inline void DataWrite(unsigned int data)$/;"	f
DataWrite	jz4750_lcd.h	/^static inline void DataWrite(unsigned int data)$/;"	f
DataWrite	l009_bak/jz4750_lcd.h	/^static inline void DataWrite(unsigned int data)$/;"	f
Dbcol_Bordcol	mbx/reg_bits.h	498;"	d
Dhdet_Hdef	mbx/reg_bits.h	478;"	d
Dhdet_Hdes	mbx/reg_bits.h	476;"	d
Dht01_Hbps	mbx/reg_bits.h	434;"	d
Dht01_Ht	mbx/reg_bits.h	436;"	d
Dht02_Has	mbx/reg_bits.h	440;"	d
Dht02_Hlbs	mbx/reg_bits.h	442;"	d
Dht03_Hfps	mbx/reg_bits.h	446;"	d
Dht03_Hrbs	mbx/reg_bits.h	448;"	d
DigVidPortCtrl	kyro/STG4000Reg.h	/^	volatile unsigned long DigVidPortCtrl;	\/* 0x1700 *\/$/;"	m	struct:__anon136
DigVidPortStat	kyro/STG4000Reg.h	/^	volatile unsigned long DigVidPortStat;	\/* 0x1704 *\/$/;"	m	struct:__anon136
DisableCRT2Display	sis/initdef.h	127;"	d
DisableRamdacOutput	kyro/STG4000Ramdac.c	/^void DisableRamdacOutput(volatile STG4000REG __iomem * pSTGReg)$/;"	f
DisableVGA	kyro/STG4000VTG.c	/^void DisableVGA(volatile STG4000REG __iomem *pSTGReg)$/;"	f
Disp_Pll_M	mbx/reg_bits.h	41;"	d
Disp_Pll_N	mbx/reg_bits.h	43;"	d
Disp_Pll_P	mbx/reg_bits.h	45;"	d
Dllctrl_Rld_Adrln	mbx/reg_bits.h	574;"	d
Dmctrl_Burstlen	mbx/reg_bits.h	517;"	d
Dmctrl_D_Thrhld	mbx/reg_bits.h	515;"	d
Dmctrl_Uv_Thrhld	mbx/reg_bits.h	511;"	d
Dmctrl_V_Thrhld	mbx/reg_bits.h	513;"	d
Dodmsk_Mask_B	mbx/reg_bits.h	490;"	d
Dodmsk_Mask_G	mbx/reg_bits.h	492;"	d
Dodmsk_Mask_R	mbx/reg_bits.h	494;"	d
DontCalcRes	atafb.c	/^static int DontCalcRes = 0;$/;"	v	file:
DontExpandLCD	sis/initdef.h	297;"	d
DontExpandLCDShift	sis/initdef.h	299;"	d
DoubleScanMode	sis/initdef.h	161;"	d
DrawTriangle3D	riva/riva_hw.h	/^    U032 DrawTriangle3D;$/;"	m	struct:__anon72
DriverMode	sis/initdef.h	128;"	d
Dsctrl_Updwait	mbx/reg_bits.h	420;"	d
DspOn	aty/aty128fb.c	/^	u8 DspOn;$/;"	m	struct:aty128_meminfo	file:
DstColor	sis/sis.h	/^	u16		DstColor;		\/* For 2d acceleration *\/$/;"	m	struct:sis_video_info
Dvdet_Vdef	mbx/reg_bits.h	484;"	d
Dvdet_Vdes	mbx/reg_bits.h	482;"	d
Dvectrl_Vevent	mbx/reg_bits.h	470;"	d
Dvectrl_Vfetch	mbx/reg_bits.h	472;"	d
Dvlnum_Vline	mbx/reg_bits.h	502;"	d
Dvt01_Vbps	mbx/reg_bits.h	452;"	d
Dvt01_Vt	mbx/reg_bits.h	454;"	d
Dvt02_Vas	mbx/reg_bits.h	458;"	d
Dvt02_Vtbs	mbx/reg_bits.h	460;"	d
Dvt03_Vbbs	mbx/reg_bits.h	466;"	d
Dvt03_Vfps	mbx/reg_bits.h	464;"	d
ECLK_MCLK_DISTANCE	sis/initdef.h	691;"	d
ECOPYFAILED	pnx4008/fbcommon.h	/^	ECOPYFAILED,$/;"	e	enum:fb_ioctl_returntype
EDID	riva/rivafb.h	/^	unsigned char *EDID;$/;"	m	struct:riva_par
EDID_HEADER	edid.h	22;"	d
EDID_HEADER_END	edid.h	23;"	d
EDID_LENGTH	edid.h	21;"	d
EDID_STRUCT_DISPLAY	edid.h	37;"	d
EDID_STRUCT_REVISION	edid.h	35;"	d
EDID_STRUCT_VERSION	edid.h	34;"	d
EFBNOTOWNER	pnx4008/fbcommon.h	/^	EFBNOTOWNER,$/;"	e	enum:fb_ioctl_returntype
EIOREMAPFAILED	pnx4008/fbcommon.h	/^	EIOREMAPFAILED,$/;"	e	enum:fb_ioctl_returntype
EIR	i810/i810_regs.h	48;"	d
EMI_30	sis/vstruct.h	/^	unsigned char			EMI_30,EMI_31,EMI_32,EMI_33;$/;"	m	struct:SiS_Private
EMI_31	sis/vstruct.h	/^	unsigned char			EMI_30,EMI_31,EMI_32,EMI_33;$/;"	m	struct:SiS_Private
EMI_32	sis/vstruct.h	/^	unsigned char			EMI_30,EMI_31,EMI_32,EMI_33;$/;"	m	struct:SiS_Private
EMI_33	sis/vstruct.h	/^	unsigned char			EMI_30,EMI_31,EMI_32,EMI_33;$/;"	m	struct:SiS_Private
EMR	i810/i810_regs.h	49;"	d
EMR_MASK	i810/i810.h	162;"	d
EModeIDTablePtrOffset	sis/initdef.h	694;"	d
ENABLE	stifb.c	176;"	d	file:
ENABLE_DISABLE_DISPLAY	stifb.c	/^ENABLE_DISABLE_DISPLAY(struct stifb_info *fb, int enable)$/;"	f	file:
ENABLE_SET_RESET_INDEX	vga16fb.c	33;"	d	file:
ENABLE_VTG	g364fb.c	63;"	d	file:
ENAB_DISP	dnfb.c	67;"	d	file:
ENCODE_BIT	cyber2000fb.c	550;"	d	file:
ENCOLOREXP	sis/sis_accel.h	59;"	d
ENGINE	riva/riva_hw.c	149;"	d	file:
ENORESOURCESLEFT	pnx4008/fbcommon.h	/^	ENORESOURCESLEFT = RETURNVAL_BASE,$/;"	e	enum:fb_ioctl_returntype
ENTER	jz4750_android_ipu.c	50;"	d	file:
ENTER	jz4750_android_ipu.c	64;"	d	file:
EPPI0_18	bf54x-lq043fb.c	70;"	d	file:
EPPI0_24	bf54x-lq043fb.c	74;"	d	file:
EPPI_CLIP	bf54x-lq043fb.c	158;"	d	file:
EPPI_CONTROL	bf54x-lq043fb.c	175;"	d	file:
EPPI_FRAME	bf54x-lq043fb.c	138;"	d	file:
EPPI_FS1P_AVPL	bf54x-lq043fb.c	144;"	d	file:
EPPI_FS1W_HBL	bf54x-lq043fb.c	141;"	d	file:
EPPI_FS2P_LAVF	bf54x-lq043fb.c	153;"	d	file:
EPPI_FS2W_LVB	bf54x-lq043fb.c	150;"	d	file:
EPPI_HCOUNT	bf54x-lq043fb.c	129;"	d	file:
EPPI_HDELAY	bf54x-lq043fb.c	147;"	d	file:
EPPI_LINE	bf54x-lq043fb.c	135;"	d	file:
EPPI_VCOUNT	bf54x-lq043fb.c	132;"	d	file:
EPPI_VDELAY	bf54x-lq043fb.c	156;"	d	file:
EPROCNOTOWNER	pnx4008/fbcommon.h	/^	EPROCNOTOWNER,$/;"	e	enum:fb_ioctl_returntype
EPSON1355FB_BASE_PHYS	epson1355fb.c	75;"	d	file:
EPSON1355FB_FB_LEN	epson1355fb.c	102;"	d	file:
EPSON1355FB_FB_OFS	epson1355fb.c	100;"	d	file:
EPSON1355FB_FB_PHYS	epson1355fb.c	101;"	d	file:
EPSON1355FB_REGS_LEN	epson1355fb.c	98;"	d	file:
EPSON1355FB_REGS_OFS	epson1355fb.c	96;"	d	file:
EPSON1355FB_REGS_PHYS	epson1355fb.c	97;"	d	file:
ERESOURCESNOTFREED	pnx4008/fbcommon.h	/^	ERESOURCESNOTFREED,$/;"	e	enum:fb_ioctl_returntype
ERR_MSG	intelfb/intelfb.h	89;"	d
ESR	i810/i810_regs.h	50;"	d
ESTABLISHED_TIMING_1	edid.h	40;"	d
ESTABLISHED_TIMING_2	edid.h	41;"	d
EXTEND4	acornfb.h	23;"	d
EXTEND8	acornfb.h	22;"	d
EXTENDED_PALETTE	i810/i810.h	189;"	d
EXT_ATTRIB_CTL	cyber2000fb.h	126;"	d
EXT_ATTRIB_CTL_EXT	cyber2000fb.h	127;"	d
EXT_BIU_MISC	cyber2000fb.h	74;"	d
EXT_BIU_MISC_COP_BFC	cyber2000fb.h	77;"	d
EXT_BIU_MISC_COP_ENABLE	cyber2000fb.h	76;"	d
EXT_BIU_MISC_LIN_ENABLE	cyber2000fb.h	75;"	d
EXT_BUS_CTL	cyber2000fb.h	64;"	d
EXT_BUS_CTL_LIN_1MB	cyber2000fb.h	65;"	d
EXT_BUS_CTL_LIN_2MB	cyber2000fb.h	66;"	d
EXT_BUS_CTL_LIN_4MB	cyber2000fb.h	67;"	d
EXT_BUS_CTL_PCIBURST_READ	cyber2000fb.h	70;"	d
EXT_BUS_CTL_PCIBURST_WRITE	cyber2000fb.h	69;"	d
EXT_BUS_CTL_ZEROWAIT	cyber2000fb.h	68;"	d
EXT_CAP_CTL1	cyber2000fb.h	192;"	d
EXT_CAP_CTL2	cyber2000fb.h	194;"	d
EXT_CAP_CTL2_ANYFRAMEIRQ	cyber2000fb.h	196;"	d
EXT_CAP_CTL2_ODDFRAMEIRQ	cyber2000fb.h	195;"	d
EXT_CAP_MODE1	cyber2000fb.h	201;"	d
EXT_CAP_MODE1_8BIT	cyber2000fb.h	202;"	d
EXT_CAP_MODE1_ALTFIFO	cyber2000fb.h	205;"	d
EXT_CAP_MODE1_CCIR656	cyber2000fb.h	203;"	d
EXT_CAP_MODE1_IGNOREVGT	cyber2000fb.h	204;"	d
EXT_CAP_MODE1_MIRRORX	cyber2000fb.h	208;"	d
EXT_CAP_MODE1_MIRRORY	cyber2000fb.h	207;"	d
EXT_CAP_MODE1_SWAPUV	cyber2000fb.h	206;"	d
EXT_CAP_MODE2	cyber2000fb.h	210;"	d
EXT_CAP_MODE2_CCIRDGH	cyber2000fb.h	216;"	d
EXT_CAP_MODE2_CCIRINVDG	cyber2000fb.h	214;"	d
EXT_CAP_MODE2_CCIRINVHGT	cyber2000fb.h	213;"	d
EXT_CAP_MODE2_CCIRINVOE	cyber2000fb.h	211;"	d
EXT_CAP_MODE2_CCIRINVVGT	cyber2000fb.h	212;"	d
EXT_CAP_MODE2_DATEND	cyber2000fb.h	215;"	d
EXT_CAP_MODE2_FIXSONY	cyber2000fb.h	217;"	d
EXT_CAP_MODE2_SYNCFREEZE	cyber2000fb.h	218;"	d
EXT_COLOUR_COMPARE	cyber2000fb.h	258;"	d
EXT_CRT_IRQ	cyber2000fb.h	48;"	d
EXT_CRT_IRQ_ACT_HIGH	cyber2000fb.h	50;"	d
EXT_CRT_IRQ_ENABLE	cyber2000fb.h	49;"	d
EXT_CRT_TEST	cyber2000fb.h	52;"	d
EXT_CRT_VRTOFL	cyber2000fb.h	44;"	d
EXT_CRT_VRTOFL_INTERLACE	cyber2000fb.h	46;"	d
EXT_CRT_VRTOFL_LINECOMP10	cyber2000fb.h	45;"	d
EXT_DCLK_DIV	cyber2000fb.h	223;"	d
EXT_DCLK_DIV_VFSEL	cyber2000fb.h	224;"	d
EXT_DCLK_MULT	cyber2000fb.h	222;"	d
EXT_DDA_X_INC	cyber2000fb.h	260;"	d
EXT_DDA_X_INIT	cyber2000fb.h	259;"	d
EXT_DDA_Y_INC	cyber2000fb.h	262;"	d
EXT_DDA_Y_INIT	cyber2000fb.h	261;"	d
EXT_FEATURE	cyber2000fb.h	231;"	d
EXT_FEATURE_1682	cyber2000fb.h	236;"	d
EXT_FEATURE_BUS_MASK	cyber2000fb.h	232;"	d
EXT_FEATURE_BUS_PCI	cyber2000fb.h	233;"	d
EXT_FEATURE_BUS_VL_LINEAR	cyber2000fb.h	235;"	d
EXT_FEATURE_BUS_VL_STD	cyber2000fb.h	234;"	d
EXT_FIFO_CTL	cyber2000fb.h	172;"	d
EXT_FUNC_CTL	cyber2000fb.h	79;"	d
EXT_FUNC_CTL_EXTREGENBL	cyber2000fb.h	80;"	d
EXT_HIDDEN_CTL1	cyber2000fb.h	170;"	d
EXT_HIDDEN_CTL4	cyber2000fb.h	183;"	d
EXT_LATCH1	cyber2000fb.h	228;"	d
EXT_LATCH1_VAFC_EN	cyber2000fb.h	229;"	d
EXT_LATCH2	cyber2000fb.h	238;"	d
EXT_LATCH2_I2C_CLK	cyber2000fb.h	240;"	d
EXT_LATCH2_I2C_CLKEN	cyber2000fb.h	239;"	d
EXT_LATCH2_I2C_DAT	cyber2000fb.h	242;"	d
EXT_LATCH2_I2C_DATEN	cyber2000fb.h	241;"	d
EXT_MCLK_DIV	cyber2000fb.h	226;"	d
EXT_MCLK_MULT	cyber2000fb.h	225;"	d
EXT_MEM_CTL0	cyber2000fb.h	142;"	d
EXT_MEM_CTL0_7CLK	cyber2000fb.h	143;"	d
EXT_MEM_CTL0_ASYM	cyber2000fb.h	147;"	d
EXT_MEM_CTL0_CAS1ON	cyber2000fb.h	148;"	d
EXT_MEM_CTL0_FIFOFLUSH	cyber2000fb.h	149;"	d
EXT_MEM_CTL0_MULTCAS	cyber2000fb.h	146;"	d
EXT_MEM_CTL0_RAS2CAS_1	cyber2000fb.h	145;"	d
EXT_MEM_CTL0_RAS_1	cyber2000fb.h	144;"	d
EXT_MEM_CTL0_SEQRESET	cyber2000fb.h	150;"	d
EXT_MEM_CTL1	cyber2000fb.h	152;"	d
EXT_MEM_CTL1_1Mx16	cyber2000fb.h	161;"	d
EXT_MEM_CTL1_256Kx4	cyber2000fb.h	159;"	d
EXT_MEM_CTL1_4K_REFRESH	cyber2000fb.h	158;"	d
EXT_MEM_CTL1_512Kx8	cyber2000fb.h	160;"	d
EXT_MEM_CTL1_PAR	cyber2000fb.h	153;"	d
EXT_MEM_CTL1_SER	cyber2000fb.h	155;"	d
EXT_MEM_CTL1_SERPAR	cyber2000fb.h	154;"	d
EXT_MEM_CTL1_SYNC	cyber2000fb.h	156;"	d
EXT_MEM_CTL1_VRAM	cyber2000fb.h	157;"	d
EXT_MEM_CTL2	cyber2000fb.h	163;"	d
EXT_MEM_START	cyber2000fb.h	249;"	d
EXT_OVERSCAN_BLUE	cyber2000fb.h	131;"	d
EXT_OVERSCAN_GREEN	cyber2000fb.h	130;"	d
EXT_OVERSCAN_RED	cyber2000fb.h	129;"	d
EXT_ROM_UCB4GH	cyber2000fb.h	294;"	d
EXT_ROM_UCB4GH_1HL	cyber2000fb.h	297;"	d
EXT_ROM_UCB4GH_FREEZE	cyber2000fb.h	295;"	d
EXT_ROM_UCB4GH_INTSTAT	cyber2000fb.h	299;"	d
EXT_ROM_UCB4GH_ODD	cyber2000fb.h	298;"	d
EXT_ROM_UCB4GH_ODDFRAME	cyber2000fb.h	296;"	d
EXT_SEG_READ_PTR	cyber2000fb.h	73;"	d
EXT_SEG_WRITE_PTR	cyber2000fb.h	72;"	d
EXT_SEQ_MISC	cyber2000fb.h	174;"	d
EXT_SEQ_MISC_16_RGB444	cyber2000fb.h	181;"	d
EXT_SEQ_MISC_16_RGB555	cyber2000fb.h	179;"	d
EXT_SEQ_MISC_16_RGB565	cyber2000fb.h	176;"	d
EXT_SEQ_MISC_24_RGB888	cyber2000fb.h	178;"	d
EXT_SEQ_MISC_32	cyber2000fb.h	177;"	d
EXT_SEQ_MISC_8	cyber2000fb.h	175;"	d
EXT_SEQ_MISC_8_RGB332	cyber2000fb.h	180;"	d
EXT_SRC_HEIGHT	cyber2000fb.h	252;"	d
EXT_SRC_WIDTH	cyber2000fb.h	251;"	d
EXT_SRC_WIN_WIDTH	cyber2000fb.h	257;"	d
EXT_SYNC_CTL	cyber2000fb.h	54;"	d
EXT_SYNC_CTL_HS_0	cyber2000fb.h	56;"	d
EXT_SYNC_CTL_HS_1	cyber2000fb.h	57;"	d
EXT_SYNC_CTL_HS_HSVS	cyber2000fb.h	58;"	d
EXT_SYNC_CTL_HS_NORMAL	cyber2000fb.h	55;"	d
EXT_SYNC_CTL_VS_0	cyber2000fb.h	60;"	d
EXT_SYNC_CTL_VS_1	cyber2000fb.h	61;"	d
EXT_SYNC_CTL_VS_COMP	cyber2000fb.h	62;"	d
EXT_SYNC_CTL_VS_NORMAL	cyber2000fb.h	59;"	d
EXT_TV_CTL	cyber2000fb.h	220;"	d
EXT_VID_DISP_CTL1	cyber2000fb.h	280;"	d
EXT_VID_DISP_CTL1_ENABLE_WINDOW	cyber2000fb.h	288;"	d
EXT_VID_DISP_CTL1_FULL_WIN	cyber2000fb.h	287;"	d
EXT_VID_DISP_CTL1_IGNORE_CCOMP	cyber2000fb.h	282;"	d
EXT_VID_DISP_CTL1_INTRAM	cyber2000fb.h	281;"	d
EXT_VID_DISP_CTL1_NOCLIP	cyber2000fb.h	283;"	d
EXT_VID_DISP_CTL1_UV_AVG	cyber2000fb.h	284;"	d
EXT_VID_DISP_CTL1_VINTERPOL_OFF	cyber2000fb.h	286;"	d
EXT_VID_DISP_CTL1_Y128	cyber2000fb.h	285;"	d
EXT_VID_FIFO_CTL	cyber2000fb.h	264;"	d
EXT_VID_FIFO_CTL1	cyber2000fb.h	290;"	d
EXT_VID_FIFO_CTL1_INTERLEAVE	cyber2000fb.h	292;"	d
EXT_VID_FIFO_CTL1_OE_HIGH	cyber2000fb.h	291;"	d
EXT_VID_FMT	cyber2000fb.h	266;"	d
EXT_VID_FMT_DBL_H_PIX	cyber2000fb.h	277;"	d
EXT_VID_FMT_DUP_PIX_ZOON	cyber2000fb.h	275;"	d
EXT_VID_FMT_MOD_3RD_PIX	cyber2000fb.h	276;"	d
EXT_VID_FMT_RGB4444	cyber2000fb.h	273;"	d
EXT_VID_FMT_RGB555	cyber2000fb.h	268;"	d
EXT_VID_FMT_RGB565	cyber2000fb.h	269;"	d
EXT_VID_FMT_RGB8	cyber2000fb.h	272;"	d
EXT_VID_FMT_RGB888_24	cyber2000fb.h	270;"	d
EXT_VID_FMT_RGB888_32	cyber2000fb.h	271;"	d
EXT_VID_FMT_RGB8T	cyber2000fb.h	274;"	d
EXT_VID_FMT_YUV128	cyber2000fb.h	278;"	d
EXT_VID_FMT_YUV422	cyber2000fb.h	267;"	d
EXT_XT_CAP16	cyber2000fb.h	245;"	d
EXT_XT_CTL	cyber2000fb.h	244;"	d
EXT_XT_LINEARFB	cyber2000fb.h	246;"	d
EXT_XT_PAL	cyber2000fb.h	247;"	d
EXT_X_END	cyber2000fb.h	254;"	d
EXT_X_START	cyber2000fb.h	253;"	d
EXT_Y_END	cyber2000fb.h	256;"	d
EXT_Y_START	cyber2000fb.h	255;"	d
Enable302LV_DualLink	sis/initdef.h	331;"	d
EnableCHScart	sis/initdef.h	306;"	d
EnableCHYPbPr	sis/initdef.h	307;"	d
EnableDualEdge	sis/initdef.h	304;"	d
EnableIRQ	riva/riva_hw.h	/^    U032 EnableIRQ;$/;"	m	struct:_riva_hw_inst
EnableLVDSDDA	sis/initdef.h	188;"	d
EnableNTSCJ	sis/initdef.h	315;"	d
EnableOverlayPlane	kyro/STG4000OverlayDevice.c	/^void EnableOverlayPlane(volatile STG4000REG __iomem *pSTGReg)$/;"	f
EnablePALM	sis/initdef.h	313;"	d
EnablePALMN	sis/initdef.h	327;"	d
EnablePALN	sis/initdef.h	314;"	d
EnableRamdacOutput	kyro/STG4000Ramdac.c	/^void EnableRamdacOutput(volatile STG4000REG __iomem * pSTGReg)$/;"	f
EnableSiSYPbPr	sis/initdef.h	308;"	d
EnableYPbPr1080i	sis/initdef.h	312;"	d
EnableYPbPr525i	sis/initdef.h	309;"	d
EnableYPbPr525p	sis/initdef.h	310;"	d
EnableYPbPr750p	sis/initdef.h	311;"	d
EndHorizRetrace	console/vgacon.c	/^	unsigned char EndHorizRetrace;	\/* CRT-Controller:05h *\/$/;"	m	struct:__anon46	file:
EndHorizRetrace	vga16fb.c	/^		unsigned char	EndHorizRetrace;  \/* CRT-Controller:05h *\/$/;"	m	struct:vga16fb_par::__anon57	file:
EndVertRetrace	console/vgacon.c	/^	unsigned char EndVertRetrace;	\/* CRT-Controller:11h *\/$/;"	m	struct:__anon46	file:
EndVertRetrace	vga16fb.c	/^		unsigned char	EndVertRetrace;	  \/* CRT-Controller:11h *\/$/;"	m	struct:vga16fb_par::__anon57	file:
ExtHiTVHT	sis/initdef.h	505;"	d
ExtHiTVVT	sis/initdef.h	506;"	d
Ext_CRT1CRTC	sis/vstruct.h	/^	unsigned char  Ext_CRT1CRTC;$/;"	m	struct:SiS_Ext2
Ext_CRT1CRTC_NORM	sis/vstruct.h	/^	unsigned char  Ext_CRT1CRTC_NORM;$/;"	m	struct:SiS_Ext2
Ext_CRT1CRTC_WIDE	sis/vstruct.h	/^	unsigned char  Ext_CRT1CRTC_WIDE;$/;"	m	struct:SiS_Ext2
Ext_CRT2CRTC	sis/vstruct.h	/^	unsigned char  Ext_CRT2CRTC;$/;"	m	struct:SiS_Ext2
Ext_CRT2CRTC_NS	sis/vstruct.h	/^	unsigned char  Ext_CRT2CRTC_NS;$/;"	m	struct:SiS_Ext2
Ext_CRTVCLK	sis/vstruct.h	/^	unsigned char  Ext_CRTVCLK;$/;"	m	struct:SiS_Ext2
Ext_CRTVCLK_NORM	sis/vstruct.h	/^	unsigned char  Ext_CRTVCLK_NORM;$/;"	m	struct:SiS_Ext2
Ext_CRTVCLK_WIDE	sis/vstruct.h	/^	unsigned char  Ext_CRTVCLK_WIDE;$/;"	m	struct:SiS_Ext2
Ext_FakeCRT2CRTC	sis/vstruct.h	/^	unsigned char  Ext_FakeCRT2CRTC;$/;"	m	struct:SiS_Ext2
Ext_FakeCRT2Clk	sis/vstruct.h	/^	unsigned char  Ext_FakeCRT2Clk;$/;"	m	struct:SiS_Ext2
Ext_InfoFlag	sis/vstruct.h	/^	unsigned short Ext_InfoFlag;$/;"	m	struct:SiS_Ext2
Ext_ModeFlag	sis/vstruct.h	/^	unsigned short Ext_ModeFlag;$/;"	m	struct:SiS_Ext
Ext_ModeID	sis/vstruct.h	/^	unsigned char  Ext_ModeID;$/;"	m	struct:SiS_Ext
Ext_PDC	sis/vstruct.h	/^	unsigned char  Ext_PDC;$/;"	m	struct:SiS_Ext2
Ext_RESINFO	sis/vstruct.h	/^	unsigned char  Ext_RESINFO;$/;"	m	struct:SiS_Ext
Ext_VESAID	sis/vstruct.h	/^	unsigned short Ext_VESAID;$/;"	m	struct:SiS_Ext
EyeM	riva/riva_hw.h	/^        float EyeM;$/;"	m	struct:__anon72::__anon73
EyeM	riva/riva_hw.h	/^    float EyeM;$/;"	m	struct:__anon71
F1stBit	mbx/reg_bits.h	11;"	d
FAIL	aty/atyfb_base.c	114;"	d	file:
FAIL	vga16fb.c	299;"	d	file:
FAIL	vga16fb.c	539;"	d	file:
FAIL_MAX	aty/atyfb_base.c	119;"	d	file:
FALLBACK_TO_1BPP	stifb.c	52;"	d	file:
FALSE	riva/riva_hw.h	60;"	d
FAlnMsk	mbx/reg_bits.h	10;"	d
FBCONDEBUG	console/fbcon.c	59;"	d	file:
FBCON_ATTRIBUTE_BOLD	console/fbcon.h	182;"	d
FBCON_ATTRIBUTE_REVERSE	console/fbcon.h	181;"	d
FBCON_ATTRIBUTE_UNDERLINE	console/fbcon.h	180;"	d
FBCON_FLAGS_CURSOR_TIMER	console/fbcon.h	21;"	d
FBCON_FLAGS_INIT	console/fbcon.h	20;"	d
FBCON_HAS_CFB16	acornfb.c	43;"	d	file:
FBCON_HAS_CFB32	acornfb.c	44;"	d	file:
FBCON_LOGO_CANSHOW	console/fbcon.c	/^	FBCON_LOGO_CANSHOW	= -1,	\/* the logo can be shown *\/$/;"	e	enum:__anon47	file:
FBCON_LOGO_DONTSHOW	console/fbcon.c	/^	FBCON_LOGO_DONTSHOW	= -3	\/* do not show the logo *\/$/;"	e	enum:__anon47	file:
FBCON_LOGO_DRAW	console/fbcon.c	/^	FBCON_LOGO_DRAW		= -2,	\/* draw the logo to a console *\/$/;"	e	enum:__anon47	file:
FBCON_SWAP	console/fbcon.h	209;"	d
FBIMSTT_GETCMAPREG	imsttfb.c	1263;"	d	file:
FBIMSTT_GETIDXREG	imsttfb.c	1265;"	d	file:
FBIMSTT_GETREG	imsttfb.c	1261;"	d	file:
FBIMSTT_SETCMAPREG	imsttfb.c	1262;"	d	file:
FBIMSTT_SETIDXREG	imsttfb.c	1264;"	d	file:
FBIMSTT_SETREG	imsttfb.c	1260;"	d	file:
FBIODISPOFF	9331/jz4750_lcd.h	87;"	d
FBIODISPOFF	jz4740_slcd.h	26;"	d
FBIODISPOFF	jz4750_lcd.h	87;"	d
FBIODISPOFF	jzlcd.h	73;"	d
FBIODISPOFF	l009_bak/jz4750_lcd.h	87;"	d
FBIODISPON	9331/jz4750_lcd.h	86;"	d
FBIODISPON	jz4740_slcd.h	25;"	d
FBIODISPON	jz4750_lcd.h	86;"	d
FBIODISPON	jzlcd.h	72;"	d
FBIODISPON	l009_bak/jz4750_lcd.h	86;"	d
FBIOGETBUFADDRS	9331/jz4750_lcd.h	91;"	d
FBIOGETBUFADDRS	jz4750_lcd.h	91;"	d
FBIOGETBUFADDRS	jzlcd.h	76;"	d
FBIOGETBUFADDRS	l009_bak/jz4750_lcd.h	91;"	d
FBIOGET_CURSORSTATE	amifb.c	666;"	d	file:
FBIOGET_FCURSORINFO	amifb.c	663;"	d	file:
FBIOGET_VCURSORINFO	amifb.c	664;"	d	file:
FBIOPRINT_REG	9331/jz4750_lcd.h	89;"	d
FBIOPRINT_REG	jz4740_slcd.h	28;"	d
FBIOPRINT_REG	jz4750_lcd.h	89;"	d
FBIOPRINT_REG	l009_bak/jz4750_lcd.h	89;"	d
FBIOPRINT_REGS	jzlcd.h	75;"	d
FBIOPUT_CURSORSTATE	amifb.c	667;"	d	file:
FBIOPUT_VCURSORINFO	amifb.c	665;"	d	file:
FBIORESET	9331/jz4750_lcd.h	88;"	d
FBIORESET	jz4740_slcd.h	27;"	d
FBIORESET	jz4750_lcd.h	88;"	d
FBIORESET	jzlcd.h	74;"	d
FBIORESET	l009_bak/jz4750_lcd.h	88;"	d
FBIOROTATE	9331/jz4750_lcd.h	90;"	d
FBIOROTATE	jz4750_lcd.h	90;"	d
FBIOROTATE	jzlcd.h	77;"	d
FBIOROTATE	l009_bak/jz4750_lcd.h	90;"	d
FBIOSETBACKLIGHT	9331/jz4750_lcd.h	85;"	d
FBIOSETBACKLIGHT	jz4740_slcd.h	24;"	d
FBIOSETBACKLIGHT	jz4750_lcd.h	85;"	d
FBIOSETBACKLIGHT	jzlcd.h	71;"	d
FBIOSETBACKLIGHT	l009_bak/jz4750_lcd.h	85;"	d
FBIO_ATY128_GET_MIRROR	aty/aty128fb.c	2270;"	d	file:
FBIO_ATY128_SET_MIRROR	aty/aty128fb.c	2272;"	d	file:
FBIO_DEEP_SET_MODE	9331/jz4750_lcd.h	94;"	d
FBIO_DEEP_SET_MODE	jz4750_lcd.h	94;"	d
FBIO_DEEP_SET_MODE	l009_bak/jz4750_lcd.h	94;"	d
FBIO_DO_REFRESH	jz4740_slcd.h	31;"	d
FBIO_GET_MODE	9331/jz4750_lcd.h	92;"	d
FBIO_GET_MODE	jz4750_lcd.h	92;"	d
FBIO_GET_MODE	l009_bak/jz4750_lcd.h	92;"	d
FBIO_GET_TVE_MODE	9331/jz4750_lcd.h	96;"	d
FBIO_GET_TVE_MODE	jz4750_lcd.h	96;"	d
FBIO_GET_TVE_MODE	l009_bak/jz4750_lcd.h	96;"	d
FBIO_MODE_SWITCH	9331/jz4750_lcd.h	95;"	d
FBIO_MODE_SWITCH	jz4750_lcd.h	95;"	d
FBIO_MODE_SWITCH	l009_bak/jz4750_lcd.h	95;"	d
FBIO_REFRESH_ALWAYS	jz4740_slcd.h	29;"	d
FBIO_REFRESH_EVENTS	jz4740_slcd.h	30;"	d
FBIO_SET_MODE	9331/jz4750_lcd.h	93;"	d
FBIO_SET_MODE	jz4750_lcd.h	93;"	d
FBIO_SET_MODE	l009_bak/jz4750_lcd.h	93;"	d
FBIO_SET_REG	jz4740_slcd.h	32;"	d
FBIO_SET_TVE_MODE	9331/jz4750_lcd.h	97;"	d
FBIO_SET_TVE_MODE	jz4750_lcd.h	97;"	d
FBIO_SET_TVE_MODE	l009_bak/jz4750_lcd.h	97;"	d
FBIO_WAITFORVSYNC	aty/atyfb_base.c	1739;"	d	file:
FBIO_WAITFORVSYNC	intelfb/intelfb.h	364;"	d
FBMON_FIX_HEADER	fbmon.c	51;"	d	file:
FBMON_FIX_INPUT	fbmon.c	52;"	d	file:
FBMON_FIX_TIMINGS	fbmon.c	53;"	d	file:
FBPIXMAPSIZE	fbmem.c	45;"	d	file:
FB_AB_CTRL	gxt4500.c	33;"	d	file:
FB_ACCEL_SIS_GLAMOUR_2	sis/sis.h	121;"	d
FB_ACCEL_SIS_XABRE	sis/sis.h	124;"	d
FB_ACCEL_XGI_VOLARI_V	sis/sis.h	127;"	d
FB_ACCEL_XGI_VOLARI_Z	sis/sis.h	130;"	d
FB_BLANK_HSYNC_SUSPEND	sis/sis.h	410;"	d
FB_BLANK_NORMAL	sis/sis.h	404;"	d
FB_BLANK_POWERDOWN	sis/sis.h	413;"	d
FB_BLANK_UNBLANK	sis/sis.h	401;"	d
FB_BLANK_VSYNC_SUSPEND	sis/sis.h	407;"	d
FB_CD_CTRL	gxt4500.c	34;"	d	file:
FB_CTRL_START_SEG_MASK	gxt4500.c	44;"	d	file:
FB_CTRL_TYPE	gxt4500.c	41;"	d	file:
FB_CTRL_WIDTH_MASK	gxt4500.c	42;"	d	file:
FB_CTRL_WIDTH_SHIFT	gxt4500.c	43;"	d	file:
FB_CURSOR_FLASH	amifb.c	695;"	d	file:
FB_CURSOR_OFF	amifb.c	693;"	d	file:
FB_CURSOR_ON	amifb.c	694;"	d	file:
FB_CVT_CELLSIZE	fbcvt.c	17;"	d	file:
FB_CVT_FLAG_INTERLACED	fbcvt.c	32;"	d	file:
FB_CVT_FLAG_MARGINS	fbcvt.c	31;"	d	file:
FB_CVT_FLAG_REDUCED_BLANK	fbcvt.c	30;"	d	file:
FB_CVT_GTF_C	fbcvt.c	18;"	d	file:
FB_CVT_GTF_J	fbcvt.c	19;"	d	file:
FB_CVT_GTF_K	fbcvt.c	20;"	d	file:
FB_CVT_GTF_M	fbcvt.c	21;"	d	file:
FB_CVT_MIN_BPORCH	fbcvt.c	24;"	d	file:
FB_CVT_MIN_VPORCH	fbcvt.c	23;"	d	file:
FB_CVT_MIN_VSYNC_BP	fbcvt.c	22;"	d	file:
FB_CVT_RB_HBLANK	fbcvt.c	27;"	d	file:
FB_CVT_RB_MIN_VBLANK	fbcvt.c	26;"	d	file:
FB_CVT_RB_V_FPORCH	fbcvt.c	28;"	d	file:
FB_DMA_SIZE	pnx4008/sdum.h	49;"	d
FB_LOGO_EX_NUM_MAX	fbmem.c	487;"	d	file:
FB_MEMORY_START	mbx/regs.h	193;"	d
FB_OVL_CTRL	gxt4500.c	40;"	d	file:
FB_READL	cfbcopyarea.c	36;"	d	file:
FB_READL	cfbcopyarea.c	39;"	d	file:
FB_READL	cfbfillrect.c	28;"	d	file:
FB_READL	cfbfillrect.c	31;"	d	file:
FB_READL	cfbimgblt.c	77;"	d	file:
FB_READL	epson1355fb.c	329;"	d	file:
FB_START_MASK	i810/i810.h	134;"	d
FB_SYSFS_FLAG_ATTR	fbsysfs.c	23;"	d	file:
FB_TYPE_RGB	pnx4008/sdum.h	/^	FB_TYPE_RGB$/;"	e	enum:__anon106
FB_TYPE_YUV	pnx4008/sdum.h	/^	FB_TYPE_YUV,$/;"	e	enum:__anon106
FB_VGA_CTRL	gxt4500.c	37;"	d	file:
FB_WID_CTRL	gxt4500.c	35;"	d	file:
FB_WRITEL	cfbcopyarea.c	35;"	d	file:
FB_WRITEL	cfbcopyarea.c	38;"	d	file:
FB_WRITEL	cfbfillrect.c	27;"	d	file:
FB_WRITEL	cfbfillrect.c	30;"	d	file:
FB_WRITEL	cfbimgblt.c	76;"	d	file:
FB_WRITEL	epson1355fb.c	330;"	d	file:
FB_Z_CTRL	gxt4500.c	36;"	d	file:
FENCE	i810/i810_regs.h	33;"	d
FENCE	intelfb/intelfbhw.h	55;"	d
FENCE_NUM	intelfb/intelfbhw.h	56;"	d
FFBFifo	ffb.c	/^static void FFBFifo(struct ffb_par *par, int n)$/;"	f	file:
FFBWait	ffb.c	/^static void FFBWait(struct ffb_par *par)$/;"	f	file:
FFB_BM_FBC_REGS_POFF	ffb.c	101;"	d	file:
FFB_BM_FBC_REGS_VOFF	ffb.c	73;"	d	file:
FFB_DAC_CUR_CTRL	ffb.c	350;"	d	file:
FFB_DAC_CUR_CTRL_P0	ffb.c	351;"	d	file:
FFB_DAC_CUR_CTRL_P1	ffb.c	352;"	d	file:
FFB_DAC_DID	ffb.c	344;"	d	file:
FFB_DAC_DID_PNUM	ffb.c	345;"	d	file:
FFB_DAC_DID_PNUM_SHIFT	ffb.c	346;"	d	file:
FFB_DAC_DID_REV	ffb.c	347;"	d	file:
FFB_DAC_DID_REV_SHIFT	ffb.c	348;"	d	file:
FFB_DAC_POFF	ffb.c	109;"	d	file:
FFB_DAC_TGEN	ffb.c	342;"	d	file:
FFB_DAC_TGEN_VIDE	ffb.c	343;"	d	file:
FFB_DAC_UCTRL	ffb.c	339;"	d	file:
FFB_DAC_UCTRL_MANREV	ffb.c	340;"	d	file:
FFB_DAC_UCTRL_MANREV_SHIFT	ffb.c	341;"	d	file:
FFB_DAC_VOFF	ffb.c	90;"	d	file:
FFB_DFB24B_POFF	ffb.c	114;"	d	file:
FFB_DFB24B_VOFF	ffb.c	82;"	d	file:
FFB_DFB24_POFF	ffb.c	106;"	d	file:
FFB_DFB24_VOFF	ffb.c	78;"	d	file:
FFB_DFB32_POFF	ffb.c	107;"	d	file:
FFB_DFB32_VOFF	ffb.c	79;"	d	file:
FFB_DFB422AD_POFF	ffb.c	113;"	d	file:
FFB_DFB422AD_VOFF	ffb.c	81;"	d	file:
FFB_DFB422A_POFF	ffb.c	112;"	d	file:
FFB_DFB422A_VOFF	ffb.c	80;"	d	file:
FFB_DFB422BD_POFF	ffb.c	116;"	d	file:
FFB_DFB422BD_VOFF	ffb.c	84;"	d	file:
FFB_DFB422B_POFF	ffb.c	115;"	d	file:
FFB_DFB422B_VOFF	ffb.c	83;"	d	file:
FFB_DFB8B_POFF	ffb.c	104;"	d	file:
FFB_DFB8B_VOFF	ffb.c	76;"	d	file:
FFB_DFB8G_POFF	ffb.c	103;"	d	file:
FFB_DFB8G_VOFF	ffb.c	75;"	d	file:
FFB_DFB8R_POFF	ffb.c	102;"	d	file:
FFB_DFB8R_VOFF	ffb.c	74;"	d	file:
FFB_DFB8X_POFF	ffb.c	105;"	d	file:
FFB_DFB8X_VOFF	ffb.c	77;"	d	file:
FFB_DRAWOP_AADOT	ffb.c	124;"	d	file:
FFB_DRAWOP_AALINE	ffb.c	128;"	d	file:
FFB_DRAWOP_BCOPY	ffb.c	133;"	d	file:
FFB_DRAWOP_BRLINECAP	ffb.c	125;"	d	file:
FFB_DRAWOP_BRLINEOPEN	ffb.c	126;"	d	file:
FFB_DRAWOP_DDLINE	ffb.c	127;"	d	file:
FFB_DRAWOP_DOT	ffb.c	123;"	d	file:
FFB_DRAWOP_FASTFILL	ffb.c	132;"	d	file:
FFB_DRAWOP_POLYGON	ffb.c	130;"	d	file:
FFB_DRAWOP_RECTANGLE	ffb.c	131;"	d	file:
FFB_DRAWOP_TRIANGLE	ffb.c	129;"	d	file:
FFB_DRAWOP_VSCROLL	ffb.c	134;"	d	file:
FFB_EXP_POFF	ffb.c	111;"	d	file:
FFB_EXP_VOFF	ffb.c	92;"	d	file:
FFB_FBC_KREGS_POFF	ffb.c	108;"	d	file:
FFB_FBC_KREGS_VOFF	ffb.c	89;"	d	file:
FFB_FBC_REGS_POFF	ffb.c	100;"	d	file:
FFB_FBC_REGS_VOFF	ffb.c	72;"	d	file:
FFB_FLAG_AFB	ffb.c	360;"	d	file:
FFB_FLAG_BLANKED	ffb.c	361;"	d	file:
FFB_FLAG_INVCURSOR	ffb.c	362;"	d	file:
FFB_PPC_ABE_DISABLE	ffb.c	148;"	d	file:
FFB_PPC_ABE_ENABLE	ffb.c	149;"	d	file:
FFB_PPC_ACE_AUX_ADD	ffb.c	143;"	d	file:
FFB_PPC_ACE_AUX_SUB	ffb.c	142;"	d	file:
FFB_PPC_ACE_DISABLE	ffb.c	141;"	d	file:
FFB_PPC_APE_DISABLE	ffb.c	155;"	d	file:
FFB_PPC_APE_ENABLE	ffb.c	156;"	d	file:
FFB_PPC_CS_CONST	ffb.c	172;"	d	file:
FFB_PPC_CS_VAR	ffb.c	171;"	d	file:
FFB_PPC_DCE_DISABLE	ffb.c	145;"	d	file:
FFB_PPC_DCE_ENABLE	ffb.c	146;"	d	file:
FFB_PPC_FW_DISABLE	ffb.c	138;"	d	file:
FFB_PPC_FW_ENABLE	ffb.c	139;"	d	file:
FFB_PPC_TBE_OPAQUE	ffb.c	158;"	d	file:
FFB_PPC_TBE_TRANSPARENT	ffb.c	159;"	d	file:
FFB_PPC_VCE_2D	ffb.c	152;"	d	file:
FFB_PPC_VCE_3D	ffb.c	153;"	d	file:
FFB_PPC_VCE_DISABLE	ffb.c	151;"	d	file:
FFB_PPC_XS_CONST	ffb.c	169;"	d	file:
FFB_PPC_XS_VAR	ffb.c	168;"	d	file:
FFB_PPC_XS_WID	ffb.c	167;"	d	file:
FFB_PPC_YS_CONST	ffb.c	165;"	d	file:
FFB_PPC_YS_VAR	ffb.c	164;"	d	file:
FFB_PPC_ZS_CONST	ffb.c	162;"	d	file:
FFB_PPC_ZS_VAR	ffb.c	161;"	d	file:
FFB_PROM_POFF	ffb.c	110;"	d	file:
FFB_PROM_VOFF	ffb.c	91;"	d	file:
FFB_ROP_NEW	ffb.c	174;"	d	file:
FFB_ROP_NEW_XOR_OLD	ffb.c	176;"	d	file:
FFB_ROP_OLD	ffb.c	175;"	d	file:
FFB_SFB16Z_POFF	ffb.c	117;"	d	file:
FFB_SFB16Z_VOFF	ffb.c	85;"	d	file:
FFB_SFB32_POFF	ffb.c	98;"	d	file:
FFB_SFB32_VOFF	ffb.c	70;"	d	file:
FFB_SFB422D_POFF	ffb.c	120;"	d	file:
FFB_SFB422D_VOFF	ffb.c	88;"	d	file:
FFB_SFB422_POFF	ffb.c	119;"	d	file:
FFB_SFB422_VOFF	ffb.c	87;"	d	file:
FFB_SFB64_POFF	ffb.c	99;"	d	file:
FFB_SFB64_VOFF	ffb.c	71;"	d	file:
FFB_SFB8B_POFF	ffb.c	96;"	d	file:
FFB_SFB8B_VOFF	ffb.c	68;"	d	file:
FFB_SFB8G_POFF	ffb.c	95;"	d	file:
FFB_SFB8G_VOFF	ffb.c	67;"	d	file:
FFB_SFB8R_POFF	ffb.c	94;"	d	file:
FFB_SFB8R_VOFF	ffb.c	66;"	d	file:
FFB_SFB8X_POFF	ffb.c	97;"	d	file:
FFB_SFB8X_VOFF	ffb.c	69;"	d	file:
FFB_SFB8Z_POFF	ffb.c	118;"	d	file:
FFB_SFB8Z_VOFF	ffb.c	86;"	d	file:
FFB_UCSR_ALL_BUSY	ffb.c	181;"	d	file:
FFB_UCSR_ALL_ERRORS	ffb.c	184;"	d	file:
FFB_UCSR_FB_BUSY	ffb.c	179;"	d	file:
FFB_UCSR_FIFO_MASK	ffb.c	178;"	d	file:
FFB_UCSR_FIFO_OVFL	ffb.c	183;"	d	file:
FFB_UCSR_READ_ERR	ffb.c	182;"	d	file:
FFB_UCSR_RP_BUSY	ffb.c	180;"	d	file:
FG0_CHANGE_POSITION	9331/jz4750_lcd.h	68;"	d
FG0_CHANGE_POSITION	jz4750_lcd.h	68;"	d
FG0_CHANGE_POSITION	l009_bak/jz4750_lcd.h	68;"	d
FG0_CHANGE_SIZE	9331/jz4750_lcd.h	67;"	d
FG0_CHANGE_SIZE	jz4750_lcd.h	67;"	d
FG0_CHANGE_SIZE	l009_bak/jz4750_lcd.h	67;"	d
FG1_CHANGE_POSITION	9331/jz4750_lcd.h	70;"	d
FG1_CHANGE_POSITION	jz4750_lcd.h	70;"	d
FG1_CHANGE_POSITION	l009_bak/jz4750_lcd.h	70;"	d
FG1_CHANGE_SIZE	9331/jz4750_lcd.h	69;"	d
FG1_CHANGE_SIZE	jz4750_lcd.h	69;"	d
FG1_CHANGE_SIZE	l009_bak/jz4750_lcd.h	69;"	d
FG_CHANGE_ALL	9331/jz4750_lcd.h	71;"	d
FG_CHANGE_ALL	jz4750_lcd.h	71;"	d
FG_CHANGE_ALL	l009_bak/jz4750_lcd.h	71;"	d
FG_NOCHANGE	9331/jz4750_lcd.h	66;"	d
FG_NOCHANGE	jz4750_lcd.h	66;"	d
FG_NOCHANGE	l009_bak/jz4750_lcd.h	66;"	d
FGx	stifb.c	377;"	d	file:
FIELD_CONF_EN	jz4750_ipu.h	84;"	d
FIELD_SEL	jz4750_ipu.h	85;"	d
FIFO	nvidia/nv_type.h	/^	volatile u32 __iomem *FIFO;$/;"	m	struct:nvidia_par
FIFO	riva/riva_hw.h	/^    volatile U032 __iomem *FIFO;$/;"	m	struct:_riva_hw_inst
FIFOBistKey	kyro/STG4000Reg.h	/^	volatile unsigned long FIFOBistKey;	\/* 0x0C88 *\/$/;"	m	struct:__anon136
FIFOBistResult	kyro/STG4000Reg.h	/^	volatile unsigned long FIFOBistResult;	\/* 0x0C90 *\/$/;"	m	struct:__anon136
FIFO_CONTROL_REG	savage/savagefb.h	91;"	d
FINISH_ATTR_ACCESS	stifb.c	/^FINISH_ATTR_ACCESS(struct stifb_info *fb) $/;"	f	file:
FINISH_IMAGE_COLORMAP_ACCESS	stifb.c	/^FINISH_IMAGE_COLORMAP_ACCESS(struct stifb_info *fb) $/;"	f	file:
FIRE_TRIGGER	sis/sis_accel.h	129;"	d
FIXED_MODE	intelfb/intelfb.h	112;"	d
FLAGS	edid.h	119;"	d
FLATPANEL_SGI_1600SW	sgivwfb.c	37;"	d	file:
FLD_MASK	omap/dispc.c	132;"	d	file:
FLUSH	i810/i810.h	72;"	d
FLYBACK	fbmon.c	973;"	d	file:
FL_300	sis/sis_main.h	365;"	d
FL_315	sis/sis_main.h	366;"	d
FL_550_DSTN	sis/sis_main.h	363;"	d
FL_550_FSTN	sis/sis_main.h	364;"	d
FM2FB_MODE_NTSC	fm2fb.c	142;"	d	file:
FM2FB_MODE_PAL	fm2fb.c	141;"	d	file:
FMODE_BPAGEM	amifb.c	485;"	d	file:
FMODE_BPL32	amifb.c	486;"	d	file:
FMODE_BSCAN2	amifb.c	482;"	d	file:
FMODE_SPAGEM	amifb.c	483;"	d	file:
FMODE_SPR32	amifb.c	484;"	d	file:
FMODE_SSCAN2	amifb.c	481;"	d	file:
FM_IRQ_EN	jz4750_ipu.h	72;"	d
FMsk	mbx/reg_bits.h	9;"	d
FNTCHARCNT	console/fbcon.h	114;"	d
FNTCHARCNT	console/newport_con.c	41;"	d	file:
FNTSIZE	console/fbcon.h	113;"	d
FNTSIZE	console/newport_con.c	40;"	d	file:
FNTSUM	console/fbcon.h	115;"	d
FONTDATAMAX	console/font_10x18.c	8;"	d	file:
FONTDATAMAX	console/font_6x11.c	9;"	d	file:
FONTDATAMAX	console/font_7x14.c	8;"	d	file:
FONTDATAMAX	console/font_8x16.c	10;"	d	file:
FONTDATAMAX	console/font_8x8.c	9;"	d	file:
FONTDATAMAX	console/font_mini_4x6.c	44;"	d	file:
FONTDATAMAX	console/font_pearl_8x8.c	14;"	d	file:
FONTDATAMAX	console/font_sun12x22.c	3;"	d	file:
FONTDATAMAX	console/font_sun8x16.c	3;"	d	file:
FONTDATAMAX	i810/i810.h	132;"	d
FONT_DATA	console/newport_con.c	36;"	d	file:
FONT_EXTRA_WORDS	console/fbcon.h	116;"	d
FONT_EXTRA_WORDS	console/newport_con.c	42;"	d	file:
FORCE_BLANK	g364fb.c	53;"	d	file:
FPA0	intelfb/intelfbhw.h	166;"	d
FPA1	intelfb/intelfbhw.h	167;"	d
FPB0	intelfb/intelfbhw.h	168;"	d
FPB1	intelfb/intelfbhw.h	169;"	d
FPDither	nvidia/nv_type.h	/^	int FPDither;$/;"	m	struct:nvidia_par
FP_DITHER	riva/riva_hw.h	414;"	d
FP_DIVISOR_MASK	intelfb/intelfbhw.h	170;"	d
FP_ENABLE	riva/riva_hw.h	413;"	d
FP_M1_DIVISOR_SHIFT	intelfb/intelfbhw.h	172;"	d
FP_M2_DIVISOR_SHIFT	intelfb/intelfbhw.h	173;"	d
FP_N_DIVISOR_SHIFT	intelfb/intelfbhw.h	171;"	d
FRAMEBUFFER_REQ	i810/i810.h	197;"	d
FRAMEMASTER_COMPL	fm2fb.c	125;"	d	file:
FRAMEMASTER_ENABLE	fm2fb.c	124;"	d	file:
FRAMEMASTER_NOLACE	fm2fb.c	123;"	d	file:
FRAMEMASTER_REG	fm2fb.c	121;"	d	file:
FRAMEMASTER_ROM	fm2fb.c	126;"	d	file:
FRAMEMASTER_SIZE	fm2fb.c	120;"	d	file:
FRAME_BUFFER_LEN	dnfb.c	44;"	d	file:
FRAME_BUFFER_START	dnfb.c	43;"	d	file:
FRAME_FLY_PAT	g364fb.c	59;"	d	file:
FRC_READ	i810/i810_regs.h	209;"	d
FRC_WRITE_CGA	i810/i810_regs.h	211;"	d
FRC_WRITE_MDA	i810/i810_regs.h	210;"	d
FREQ_MASK	i810/i810.h	136;"	d
FRONT_BUFFER	i810/i810.h	79;"	d
FShft	mbx/reg_bits.h	8;"	d
FSize	mbx/reg_bits.h	7;"	d
FW_BLC	i810/i810_regs.h	57;"	d
FW_BLC_0	intelfb/intelfbhw.h	113;"	d
FW_BLC_1	intelfb/intelfbhw.h	123;"	d
FW_BLC_MASK	i810/i810.h	163;"	d
FW_DISPA_BL_MASK	intelfb/intelfbhw.h	117;"	d
FW_DISPA_BL_SHIFT	intelfb/intelfbhw.h	116;"	d
FW_DISPA_WM_MASK	intelfb/intelfbhw.h	115;"	d
FW_DISPA_WM_SHIFT	intelfb/intelfbhw.h	114;"	d
FW_DISPB_BL_MASK	intelfb/intelfbhw.h	121;"	d
FW_DISPB_BL_SHIFT	intelfb/intelfbhw.h	120;"	d
FW_DISPB_WM_MASK	intelfb/intelfbhw.h	119;"	d
FW_DISPB_WM_SHIFT	intelfb/intelfbhw.h	118;"	d
FW_DISPC_BL_MASK	intelfb/intelfbhw.h	127;"	d
FW_DISPC_BL_SHIFT	intelfb/intelfbhw.h	126;"	d
FW_DISPC_WM_MASK	intelfb/intelfbhw.h	125;"	d
FW_DISPC_WM_SHIFT	intelfb/intelfbhw.h	124;"	d
F_MON_SC	atafb.c	860;"	d	file:
F_MON_SM	atafb.c	859;"	d	file:
F_MON_TV	atafb.c	862;"	d	file:
F_MON_VGA	atafb.c	861;"	d	file:
FbAddress	nvidia/nv_type.h	/^	unsigned long FbAddress;$/;"	m	struct:nvidia_par
FbMapSize	nvidia/nv_type.h	/^	u32 FbMapSize;$/;"	m	struct:nvidia_par
FbStart	nvidia/nv_type.h	/^	u8 __iomem *FbStart;$/;"	m	struct:nvidia_par
FbUsableSize	nvidia/nv_type.h	/^	u32 FbUsableSize;$/;"	m	struct:nvidia_par
FifoEmptyCount	riva/riva_hw.h	/^    U032 FifoEmptyCount;$/;"	m	struct:_riva_hw_inst
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon58
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon59
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon60
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon61
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon62
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon63
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon64
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon71
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon72
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon74
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon79
FifoFree	riva/riva_hw.h	/^    U016 FifoFree;$/;"	m	struct:__anon80
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon58
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon59
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon60
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon61
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon62
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon63
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon64
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon71
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon72
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon74
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon79
FifoFree	riva/riva_hw.h	/^    U032 FifoFree;$/;"	m	struct:__anon80
FifoFreeCount	riva/riva_hw.h	/^    U032 FifoFreeCount;$/;"	m	struct:_riva_hw_inst
Fill0	kyro/STG4000Reg.h	/^	volatile unsigned long Fill0[6];	\/* GAP 0x0068 - 0x007C *\/$/;"	m	struct:__anon136
Fill1	kyro/STG4000Reg.h	/^	volatile unsigned long Fill1[37];	\/* GAP 0x0088 - 0x011C *\/$/;"	m	struct:__anon136
Fill10	kyro/STG4000Reg.h	/^	volatile unsigned long Fill10[151];	\/*GAP 0x14A4 - 0x16FC *\/$/;"	m	struct:__anon136
Fill11	kyro/STG4000Reg.h	/^	volatile unsigned long Fill11[1598];$/;"	m	struct:__anon136
Fill2	kyro/STG4000Reg.h	/^	volatile unsigned long Fill2[6];	\/* GAP 0x0138 - 0x014C *\/$/;"	m	struct:__anon136
Fill3	kyro/STG4000Reg.h	/^	volatile unsigned long Fill3[2];	\/* GAP 0x0160 - 0x0168 *\/$/;"	m	struct:__anon136
Fill4	kyro/STG4000Reg.h	/^	volatile unsigned long Fill4[412];	\/* 0x0190 - 0x07FC *\/$/;"	m	struct:__anon136
Fill5	kyro/STG4000Reg.h	/^	volatile unsigned long Fill5[235];	\/* GAP 0x0850 - 0x0BF8 *\/$/;"	m	struct:__anon136
Fill6	kyro/STG4000Reg.h	/^	volatile unsigned long Fill6[2];	\/* GAP 0x0C78 - 0x0C7C *\/$/;"	m	struct:__anon136
Fill7	kyro/STG4000Reg.h	/^	volatile unsigned long Fill7[16];	\/* 0x0c94 - 0x0cd0 *\/$/;"	m	struct:__anon136
Fill8	kyro/STG4000Reg.h	/^	volatile unsigned long Fill8[454];	\/*GAP 0x0CE8 - 0x13FC *\/$/;"	m	struct:__anon136
Fill9	kyro/STG4000Reg.h	/^	volatile unsigned long Fill9[9];	\/* GAP 0x1424 - 0x1444 *\/$/;"	m	struct:__anon136
Fill_3	kyro/STG4000Reg.h	/^	volatile unsigned long Fill_3;$/;"	m	struct:__anon136
FilterTableSize	sis/initdef.h	631;"	d
FlatPanel	nvidia/nv_type.h	/^	int FlatPanel;$/;"	m	struct:nvidia_par
FlatPanel	riva/rivafb.h	/^	int FlatPanel;$/;"	m	struct:riva_par
Fld	mbx/reg_bits.h	6;"	d
FlickerMode	sis/vstruct.h	/^	unsigned char  FlickerMode;$/;"	m	struct:SiS_TVData
FogAndIndex	riva/riva_hw.h	/^    U032 FogAndIndex;$/;"	m	struct:__anon71
FogColor	riva/riva_hw.h	/^    U032 FogColor;$/;"	m	struct:__anon71
FogColor	riva/riva_hw.h	/^    U032 FogColor;$/;"	m	struct:__anon72
FpScale	nvidia/nv_type.h	/^	int FpScale;$/;"	m	struct:nvidia_par
Fref	asiliantfb.c	/^static const unsigned Fref = 14318180;$/;"	v	file:
G364_MEM_BASE	g364fb.c	35;"	d	file:
G364_PORT_BASE	g364fb.c	36;"	d	file:
G400_XMISCCTRL_VDO_BYPASS656	matrox/matroxfb_DAC1064.h	113;"	d
G400_XMISCCTRL_VDO_C2_BYPASS656	matrox/matroxfb_DAC1064.h	115;"	d
G400_XMISCCTRL_VDO_C2_MAFC12	matrox/matroxfb_DAC1064.h	114;"	d
G400_XMISCCTRL_VDO_MAFC12	matrox/matroxfb_DAC1064.h	112;"	d
G400_XMISCCTRL_VDO_MASK	matrox/matroxfb_DAC1064.h	116;"	d
G450CTRLS	matrox/matroxfb_g450.c	61;"	d	file:
G450_MNP_FREQBITS	matrox/g450_pll.c	50;"	d	file:
GAMMA	i810/i810_regs.h	89;"	d
GAMMA	jz4740_slcd.h	361;"	d
GAMMA	jz_kgm_spfd5420a.h	254;"	d
GBBASE	mbx/regs.h	81;"	d
GBBASE_COLKEY	mbx/reg_bits.h	204;"	d
GBBASE_GLALPHA	mbx/reg_bits.h	201;"	d
GBE_BASE	gbefb.c	44;"	d	file:
GBE_BASE	gbefb.c	48;"	d	file:
GCTL	matrox/matroxfb_base.h	/^	unsigned char	GCTL[9];$/;"	m	struct:matrox_hw_state
GDRCTRL	mbx/regs.h	83;"	d
GDRCTRL_COLKEYM	mbx/reg_bits.h	212;"	d
GDRCTRL_LNDBL	mbx/reg_bits.h	210;"	d
GDRCTRL_LNHLV	mbx/reg_bits.h	211;"	d
GDRCTRL_PIXDBL	mbx/reg_bits.h	208;"	d
GDRCTRL_PIXHLV	mbx/reg_bits.h	209;"	d
GENMASK	sis/init.c	3847;"	d	file:
GETBITS	sis/init.c	3848;"	d	file:
GETBITSTR	sis/init.c	3849;"	d	file:
GETVXRES	console/fbcon_rotate.h	18;"	d
GETVYRES	console/fbcon_rotate.h	14;"	d
GET_DINFO	intelfb/intelfb.h	100;"	d
GET_FIFO_SLOTS	stifb.c	350;"	d	file:
GET_ROMTABLE_INDEX	stifb.c	339;"	d	file:
GFIFO_SIZE	riva/riva_hw.c	150;"	d	file:
GFIFO_SIZE_128	riva/riva_hw.c	151;"	d	file:
GFXGAM0	mbx/regs.h	161;"	d
GFXGAM1	mbx/regs.h	162;"	d
GFXGAM10	mbx/regs.h	171;"	d
GFXGAM11	mbx/regs.h	172;"	d
GFXGAM12	mbx/regs.h	173;"	d
GFXGAM13	mbx/regs.h	174;"	d
GFXGAM14	mbx/regs.h	175;"	d
GFXGAM15	mbx/regs.h	176;"	d
GFXGAM16	mbx/regs.h	177;"	d
GFXGAM2	mbx/regs.h	163;"	d
GFXGAM3	mbx/regs.h	164;"	d
GFXGAM4	mbx/regs.h	165;"	d
GFXGAM5	mbx/regs.h	166;"	d
GFXGAM6	mbx/regs.h	167;"	d
GFXGAM7	mbx/regs.h	168;"	d
GFXGAM8	mbx/regs.h	169;"	d
GFXGAM9	mbx/regs.h	170;"	d
GIO	imsttfb.c	/^	GIO	= 33, \/* 0x84 *\/$/;"	e	enum:__anon143	file:
GIOE	imsttfb.c	/^	GIOE	= 32, \/* 0x80 *\/$/;"	e	enum:__anon143	file:
GLCP_DOTPLL_BYPASS	geode/lxfb.h	43;"	d
GLCP_DOTPLL_HALFPIX	geode/lxfb.h	44;"	d
GLCP_DOTPLL_LOCK	geode/lxfb.h	45;"	d
GLCP_DOTPLL_RESET	geode/lxfb.h	42;"	d
GLD_MSR_CONFIG	geode/display_gx.h	20;"	d
GLD_MSR_CONFIG_DM_FP	geode/display_gx.h	21;"	d
GLOBAL_ALPHA	kyro/STG4000Reg.h	/^	GRAPHICS_MODE = 0, COLOR_KEY, PER_PIXEL_ALPHA, GLOBAL_ALPHA,$/;"	e	enum:_BLEND_MODE
GMC_BRUSH_NONE	w100fb.h	793;"	d
GMC_BRUSH_SOLID_COLOR	w100fb.h	792;"	d
GPIOA	i810/i810_regs.h	71;"	d
GPIOA	intelfb/intelfbhw.h	129;"	d
GPIOB	i810/i810_regs.h	72;"	d
GPIOB	intelfb/intelfbhw.h	130;"	d
GPIOC	i810/i810_regs.h	73;"	d
GPIOC	intelfb/intelfbhw.h	131;"	d
GPIOCGF	mbx/regs.h	46;"	d
GPIOD	intelfb/intelfbhw.h	132;"	d
GPIOE	intelfb/intelfbhw.h	133;"	d
GPIOF	intelfb/intelfbhw.h	134;"	d
GPIOHI	mbx/regs.h	47;"	d
GPIOLO	mbx/regs.h	48;"	d
GPIOSTAT	mbx/regs.h	49;"	d
GPIO_DATA_INPUT	omap/lcd_sx1.c	34;"	d	file:
GPIO_DATA_OUTPUT	omap/lcd_sx1.c	35;"	d	file:
GPIO_DIR_CONTROL	omap/lcd_sx1.c	36;"	d	file:
GPIO_INT_CONTROL	omap/lcd_sx1.c	37;"	d	file:
GPIO_INT_MASK	omap/lcd_sx1.c	38;"	d	file:
GPIO_INT_STATUS	omap/lcd_sx1.c	39;"	d	file:
GPIO_PIN_CONTROL	omap/lcd_sx1.c	40;"	d	file:
GPIO_PWM	jzlcd.h	659;"	d
GPIO_PWM	jzlcd.h	676;"	d
GPLUT	mbx/regs.h	96;"	d
GPLUT_LUTADR	mbx/reg_bits.h	240;"	d
GPLUT_LUTDATA	mbx/reg_bits.h	242;"	d
GPRegister1	kyro/STG4000Reg.h	/^	volatile unsigned long GPRegister1;	\/* 0x0054 *\/$/;"	m	struct:__anon136
GPRegister2	kyro/STG4000Reg.h	/^	volatile unsigned long GPRegister2;	\/* 0x0058 *\/$/;"	m	struct:__anon136
GPRegister3	kyro/STG4000Reg.h	/^	volatile unsigned long GPRegister3;	\/* 0x005C *\/$/;"	m	struct:__anon136
GPRegister4	kyro/STG4000Reg.h	/^	volatile unsigned long GPRegister4;	\/* 0x0060 *\/$/;"	m	struct:__anon136
GPU_ALIGN_UP	ps3fb.c	57;"	d	file:
GPU_CMD_BUF_SIZE	ps3fb.c	54;"	d	file:
GPU_DRIVER_INFO_VERSION	ps3fb.c	69;"	d	file:
GPU_FB_START	ps3fb.c	55;"	d	file:
GPU_INTR_STATUS_FLIP_0	ps3fb.c	64;"	d	file:
GPU_INTR_STATUS_FLIP_1	ps3fb.c	65;"	d	file:
GPU_INTR_STATUS_QUEUE_0	ps3fb.c	66;"	d	file:
GPU_INTR_STATUS_QUEUE_1	ps3fb.c	67;"	d	file:
GPU_INTR_STATUS_VSYNC_0	ps3fb.c	62;"	d	file:
GPU_INTR_STATUS_VSYNC_1	ps3fb.c	63;"	d	file:
GPU_IOIF	ps3fb.c	56;"	d	file:
GPU_MAX_LINE_LENGTH	ps3fb.c	58;"	d	file:
GPU_RES_INDEX	ps3fb.c	174;"	d	file:
GP_BLT_STATUS	geode/lxfb.h	195;"	d
GP_BS_BLT_BUSY	geode/lxfb.h	196;"	d
GP_BS_CB_EMPTY	geode/lxfb.h	197;"	d
GR00	i810/i810_regs.h	226;"	d
GR01	i810/i810_regs.h	227;"	d
GR02	i810/i810_regs.h	228;"	d
GR03	i810/i810_regs.h	229;"	d
GR04	i810/i810_regs.h	230;"	d
GR05	i810/i810_regs.h	231;"	d
GR06	i810/i810_regs.h	232;"	d
GR07	i810/i810_regs.h	233;"	d
GR08	i810/i810_regs.h	234;"	d
GR10	i810/i810_regs.h	181;"	d
GR11	i810/i810_regs.h	182;"	d
GRADIENT_FILL	sis/sis_accel.h	69;"	d
GRAPHICS	kyro/STG4000Reg.h	/^	NO_LUT = 0, RESERVED, GRAPHICS, OVERLAY$/;"	e	enum:_LUT_USES
GRAPHICS	riva/riva_hw.c	147;"	d	file:
GRAPHICS_ADDR_REG	vga16fb.c	29;"	d	file:
GRAPHICS_DATA_REG	vga16fb.c	30;"	d	file:
GRAPHICS_MODE	kyro/STG4000Reg.h	/^	GRAPHICS_MODE = 0, COLOR_KEY, PER_PIXEL_ALPHA, GLOBAL_ALPHA,$/;"	e	enum:_BLEND_MODE
GRAPHICS_MODE_INDEX	vga16fb.c	35;"	d	file:
GRAin	riva/fbdev.c	/^static inline unsigned char GRAin(struct riva_par *par,$/;"	f	file:
GRAout	riva/fbdev.c	/^static inline void GRAout(struct riva_par *par, unsigned char index,$/;"	f	file:
GRC	sis/vstruct.h	/^	unsigned char  GRC[9];$/;"	m	struct:SiS_StandTable_S
GREEN_SHIFT	xilinxfb.c	75;"	d	file:
GR_DATA	i810/i810_regs.h	179;"	d
GR_INDEX	i810/i810_regs.h	178;"	d
GSADR	mbx/regs.h	89;"	d
GSADR_SRCSTRIDE	mbx/reg_bits.h	232;"	d
GSADR_XSTART	mbx/reg_bits.h	234;"	d
GSADR_YSTART	mbx/reg_bits.h	236;"	d
GSCADR	mbx/regs.h	85;"	d
GSCADR_BLEND_CUR	mbx/reg_bits.h	227;"	d
GSCADR_BLEND_GFX	mbx/reg_bits.h	225;"	d
GSCADR_BLEND_GLOB	mbx/reg_bits.h	222;"	d
GSCADR_BLEND_INV	mbx/reg_bits.h	221;"	d
GSCADR_BLEND_M	mbx/reg_bits.h	219;"	d
GSCADR_BLEND_NONE	mbx/reg_bits.h	220;"	d
GSCADR_BLEND_PIX	mbx/reg_bits.h	223;"	d
GSCADR_BLEND_POS	mbx/reg_bits.h	224;"	d
GSCADR_BLEND_VID	mbx/reg_bits.h	226;"	d
GSCADR_COLKEYSRC	mbx/reg_bits.h	218;"	d
GSCADR_COLKEY_EN	mbx/reg_bits.h	217;"	d
GSCADR_GBASE_ADR	mbx/reg_bits.h	228;"	d
GSCADR_STR_EN	mbx/reg_bits.h	216;"	d
GSCTRL	mbx/regs.h	79;"	d
GSCTRL_GAMMA_EN	mbx/reg_bits.h	190;"	d
GSCTRL_GPIXFMT	mbx/reg_bits.h	183;"	d
GSCTRL_GPIXFMT_ARGB1555	mbx/reg_bits.h	186;"	d
GSCTRL_GPIXFMT_ARGB4444	mbx/reg_bits.h	185;"	d
GSCTRL_GPIXFMT_ARGB8888	mbx/reg_bits.h	189;"	d
GSCTRL_GPIXFMT_INDEXED	mbx/reg_bits.h	184;"	d
GSCTRL_GPIXFMT_RGB565	mbx/reg_bits.h	188;"	d
GSCTRL_GPIXFMT_RGB888	mbx/reg_bits.h	187;"	d
GSCTRL_GSHEIGHT	mbx/reg_bits.h	196;"	d
GSCTRL_GSWIDTH	mbx/reg_bits.h	192;"	d
GSCTRL_LUT_EN	mbx/reg_bits.h	182;"	d
GSC_BASE	macfb.c	51;"	d	file:
GTF_SUPPORT	edid.h	132;"	d
GTT	i810/i810_regs.h	84;"	d
GTT_PAGE_SIZE	intelfb/intelfb.h	79;"	d
GTT_SIZE	i810/i810.h	124;"	d
GUI_RESERVE	aty/atyfb_base.c	111;"	d	file:
GX00_XMISCCTRL_MFC_DIS	matrox/matroxfb_DAC1064.h	105;"	d
GX00_XMISCCTRL_MFC_MAFC	matrox/matroxfb_DAC1064.h	103;"	d
GX00_XMISCCTRL_MFC_MASK	matrox/matroxfb_DAC1064.h	106;"	d
GX00_XMISCCTRL_MFC_PANELLINK	matrox/matroxfb_DAC1064.h	104;"	d
GXT4500P	gxt4500.c	/^	GXT4500P,$/;"	e	enum:gxt_cards	file:
GXT6000P	gxt4500.c	/^	GXT6000P$/;"	e	enum:gxt_cards	file:
GX_DCFG	geode/video_gx.h	23;"	d
GX_DCFG_CRT_EN	geode/video_gx.h	24;"	d
GX_DCFG_CRT_HSYNC_POL	geode/video_gx.h	30;"	d
GX_DCFG_CRT_SYNC_SKW_DFLT	geode/video_gx.h	33;"	d
GX_DCFG_CRT_SYNC_SKW_MASK	geode/video_gx.h	32;"	d
GX_DCFG_CRT_VSYNC_POL	geode/video_gx.h	31;"	d
GX_DCFG_DAC_BL_EN	geode/video_gx.h	27;"	d
GX_DCFG_DAC_VREF	geode/video_gx.h	36;"	d
GX_DCFG_FP_DATA_EN	geode/video_gx.h	29;"	d
GX_DCFG_FP_PWR_EN	geode/video_gx.h	28;"	d
GX_DCFG_GV_GAM	geode/video_gx.h	35;"	d
GX_DCFG_HSYNC_EN	geode/video_gx.h	25;"	d
GX_DCFG_VG_CK	geode/video_gx.h	34;"	d
GX_DCFG_VSYNC_EN	geode/video_gx.h	26;"	d
GX_FP_DFC	geode/video_gx.h	58;"	d
GX_FP_PM	geode/video_gx.h	55;"	d
GX_FP_PM_P	geode/video_gx.h	56;"	d
GX_FP_PT1	geode/video_gx.h	47;"	d
GX_FP_PT1_VSIZE_MASK	geode/video_gx.h	48;"	d
GX_FP_PT1_VSIZE_SHIFT	geode/video_gx.h	49;"	d
GX_FP_PT2	geode/video_gx.h	51;"	d
GX_FP_PT2_HSP	geode/video_gx.h	53;"	d
GX_FP_PT2_VSP	geode/video_gx.h	52;"	d
GX_MISC	geode/video_gx.h	40;"	d
GX_MISC_A_PWRDN	geode/video_gx.h	43;"	d
GX_MISC_DAC_PWRDN	geode/video_gx.h	42;"	d
GX_MISC_GAM_EN	geode/video_gx.h	41;"	d
GX_VP_MSR_PAD_SELECT	geode/video_gx.h	17;"	d
GX_VP_PAD_SELECT_MASK	geode/video_gx.h	18;"	d
GX_VP_PAD_SELECT_TFT	geode/video_gx.h	19;"	d
Gbbase_Colkey	mbx/reg_bits.h	205;"	d
Gbbase_Glalpha	mbx/reg_bits.h	202;"	d
Gdrctrl_Colkeym	mbx/reg_bits.h	213;"	d
GetBF	nvidia/nv_type.h	20;"	d
GetBF	riva/nvreg.h	35;"	d
GetLCDPtrIndex	sis/init301.c	/^GetLCDPtrIndex(struct SiS_Private *SiS_Pr)$/;"	f	file:
GetLCDPtrIndexBIOS	sis/init301.c	/^GetLCDPtrIndexBIOS(struct SiS_Private *SiS_Pr)$/;"	f	file:
GetLCDStructPtr661	sis/init301.c	/^GetLCDStructPtr661(struct SiS_Private *SiS_Pr)$/;"	f	file:
GetLCDStructPtr661_2	sis/init301.c	/^GetLCDStructPtr661_2(struct SiS_Private *SiS_Pr)$/;"	f	file:
GetLCDromptr	sis/init301.c	/^GetLCDromptr(struct SiS_Private *SiS_Pr)$/;"	f	file:
GetOEMLCDPtr	sis/init301.c	/^GetOEMLCDPtr(struct SiS_Private *SiS_Pr, int Flag)$/;"	f	file:
GetOEMTVPtr	sis/init301.c	/^GetOEMTVPtr(struct SiS_Private *SiS_Pr)$/;"	f	file:
GetOEMTVPtr661	sis/init301.c	/^GetOEMTVPtr661(struct SiS_Private *SiS_Pr)$/;"	f	file:
GetOEMTVPtr661_2_GEN	sis/init301.c	/^GetOEMTVPtr661_2_GEN(struct SiS_Private *SiS_Pr, int addme)$/;"	f	file:
GetOEMTVPtr661_2_OLD	sis/init301.c	/^GetOEMTVPtr661_2_OLD(struct SiS_Private *SiS_Pr)$/;"	f	file:
GetRAMDACromptr	sis/init301.c	/^GetRAMDACromptr(struct SiS_Private *SiS_Pr)$/;"	f	file:
GetTVPtrIndex	sis/init301.c	/^GetTVPtrIndex(struct SiS_Private *SiS_Pr)$/;"	f	file:
GetTVromptr	sis/init301.c	/^GetTVromptr(struct SiS_Private *SiS_Pr)$/;"	f	file:
Gplut_Lutadr	mbx/reg_bits.h	241;"	d
Gplut_Lutdata	mbx/reg_bits.h	243;"	d
Graphics	savage/savagefb.h	/^	unsigned char Graphics[9];    \/* Video Graphics *\/$/;"	m	struct:savage_reg
Gsadr_Srcstride	mbx/reg_bits.h	233;"	d
Gsadr_Xstart	mbx/reg_bits.h	235;"	d
Gsadr_Ystart	mbx/reg_bits.h	237;"	d
Gscadr_Gbase_Adr	mbx/reg_bits.h	229;"	d
Gsctrl_Height	mbx/reg_bits.h	197;"	d
Gsctrl_Width	mbx/reg_bits.h	193;"	d
HACTIVE_MASK	intelfb/intelfbhw.h	221;"	d
HACTIVE_SHIFT	intelfb/intelfbhw.h	222;"	d
HALFRVBHRS	sis/vstruct.h	/^	unsigned short HALFRVBHRS;$/;"	m	struct:SiS_TVData
HALF_BASE_FREQ	savage/savagefb.h	89;"	d
HAS_ACCELERATION	i810/i810.h	204;"	d
HAS_FONTCACHE	i810/i810.h	200;"	d
HAS_MTRR	i810/i810.h	203;"	d
HAdjusted	savage/savagefb.h	/^	unsigned int HAdjusted;$/;"	m	struct:xtimings
HBB	atafb.c	165;"	d	file:
HBE	atafb.c	166;"	d	file:
HBLANK	i810/i810_regs.h	149;"	d
HBLANKEND_MASK	intelfb/intelfbhw.h	223;"	d
HBLANKEND_SHIFT	intelfb/intelfbhw.h	224;"	d
HBLANKSTART_MASK	intelfb/intelfbhw.h	225;"	d
HBLANKSTART_SHIFT	intelfb/intelfbhw.h	226;"	d
HBLANK_A	intelfb/intelfbhw.h	202;"	d
HBLANK_B	intelfb/intelfbhw.h	211;"	d
HCBADR	mbx/regs.h	94;"	d
HCBADR_COLKEY	mbx/reg_bits.h	405;"	d
HCBADR_GLALPHA	mbx/reg_bits.h	403;"	d
HCB_ACK_BIT	hecubafb.c	63;"	d	file:
HCB_NCD_BIT	hecubafb.c	62;"	d	file:
HCB_NDS_BIT	hecubafb.c	60;"	d	file:
HCB_NWUP_BIT	hecubafb.c	59;"	d	file:
HCB_RW_BIT	hecubafb.c	61;"	d	file:
HCCKMSK	mbx/regs.h	95;"	d
HCCKMSK_COLKEY_M	mbx/reg_bits.h	409;"	d
HCCTRL	mbx/regs.h	91;"	d
HCCTRL_BLEND_GLOB	mbx/reg_bits.h	374;"	d
HCCTRL_BLEND_INV	mbx/reg_bits.h	373;"	d
HCCTRL_BLEND_M	mbx/reg_bits.h	371;"	d
HCCTRL_BLEND_NONE	mbx/reg_bits.h	372;"	d
HCCTRL_BLEND_PIX	mbx/reg_bits.h	375;"	d
HCCTRL_CBASE_ADR	mbx/reg_bits.h	380;"	d
HCCTRL_COLKEYSRC	mbx/reg_bits.h	370;"	d
HCCTRL_COLKEY_EN	mbx/reg_bits.h	369;"	d
HCCTRL_CPIXFMT	mbx/reg_bits.h	376;"	d
HCCTRL_CPIXFMT_ARGB1555	mbx/reg_bits.h	379;"	d
HCCTRL_CPIXFMT_ARGB4444	mbx/reg_bits.h	378;"	d
HCCTRL_CPIXFMT_RGB332	mbx/reg_bits.h	377;"	d
HCCTRL_CUR_EN	mbx/reg_bits.h	368;"	d
HCIV	imsttfb.c	/^	HCIV	= 20, \/* 0x50 *\/$/;"	e	enum:__anon143	file:
HCPOS	mbx/regs.h	93;"	d
HCPOS_CURBLINK	mbx/reg_bits.h	395;"	d
HCPOS_SWITCHSRC	mbx/reg_bits.h	394;"	d
HCPOS_XSTART	mbx/reg_bits.h	397;"	d
HCPOS_YSTART	mbx/reg_bits.h	399;"	d
HCSIZE	mbx/regs.h	92;"	d
HCSIZE_BLEND_CUR	mbx/reg_bits.h	387;"	d
HCSIZE_BLEND_GFX	mbx/reg_bits.h	385;"	d
HCSIZE_BLEND_POS	mbx/reg_bits.h	384;"	d
HCSIZE_BLEND_VID	mbx/reg_bits.h	386;"	d
HCSIZE_CHEIGHT	mbx/reg_bits.h	390;"	d
HCSIZE_CWIDTH	mbx/reg_bits.h	388;"	d
HDB	atafb.c	167;"	d	file:
HDE	atafb.c	168;"	d	file:
HDisplay	matrox/matroxfb_base.h	/^	unsigned int HDisplay;$/;"	m	struct:my_timming
HDisplay	savage/savagefb.h	/^	unsigned int HDisplay;$/;"	m	struct:xtimings
HEAD_A	ps3fb.c	289;"	d	file:
HEAD_B	ps3fb.c	290;"	d	file:
HEAD_CRT	sm501fb.c	/^	HEAD_CRT	= 0,$/;"	e	enum:sm501_controller	file:
HEAD_PANEL	sm501fb.c	/^	HEAD_PANEL	= 1,$/;"	e	enum:sm501_controller	file:
HEB	imsttfb.c	/^	HEB	= 13, \/* 0x34 *\/$/;"	e	enum:__anon143	file:
HEIGHT	ps3fb.c	295;"	d	file:
HEIGHT_SHIFT	intelfb/intelfbhw.h	514;"	d
HES	imsttfb.c	/^	HES	= 12, \/* 0x30 *\/$/;"	e	enum:__anon143	file:
HFMAX	i810/i810.h	179;"	d
HFMIN	i810/i810.h	180;"	d
HGA_CONFIG_COL132	hgafb.c	100;"	d	file:
HGA_CURSOR_BLINKING	hgafb.c	87;"	d	file:
HGA_CURSOR_OFF	hgafb.c	88;"	d	file:
HGA_CURSOR_SLOWBLINK	hgafb.c	89;"	d	file:
HGA_GFX	hgafb.c	67;"	d	file:
HGA_GFX_MODE_EN	hgafb.c	101;"	d	file:
HGA_GFX_PAGE_EN	hgafb.c	102;"	d	file:
HGA_GFX_PORT	hgafb.c	83;"	d	file:
HGA_INDEX_PORT	hgafb.c	79;"	d	file:
HGA_MODE_BLINK_EN	hgafb.c	93;"	d	file:
HGA_MODE_GFX_PAGE1	hgafb.c	94;"	d	file:
HGA_MODE_GRAPHICS	hgafb.c	91;"	d	file:
HGA_MODE_PORT	hgafb.c	81;"	d	file:
HGA_MODE_VIDEO_EN	hgafb.c	92;"	d	file:
HGA_ROWADDR	hgafb.c	65;"	d	file:
HGA_STATUS_HSYNC	hgafb.c	96;"	d	file:
HGA_STATUS_PORT	hgafb.c	82;"	d	file:
HGA_STATUS_VIDEO	hgafb.c	98;"	d	file:
HGA_STATUS_VSYNC	hgafb.c	97;"	d	file:
HGA_TXT	hgafb.c	66;"	d	file:
HGA_VALUE_PORT	hgafb.c	80;"	d	file:
HHT	atafb.c	164;"	d	file:
HORIZ_SEED	intelfb/intelfbhw.h	499;"	d
HORZ_PH	i810/i810_regs.h	99;"	d
HOR_PHASE_SHIFT	cyber2000fb.h	250;"	d
HOST_PORT_EVENT_INTERRUPT	intelfb/intelfbhw.h	99;"	d
HP680_DEFAULT_INTENSITY	backlight/hp680_bl.c	26;"	d	file:
HP680_MAX_INTENSITY	backlight/hp680_bl.c	25;"	d	file:
HPFB_DHLSB	hpfb.c	205;"	d	file:
HPFB_DHMSB	hpfb.c	204;"	d	file:
HPFB_DWLSB	hpfb.c	203;"	d	file:
HPFB_DWMSB	hpfb.c	202;"	d	file:
HPFB_FBHLSB	hpfb.c	201;"	d	file:
HPFB_FBHMSB	hpfb.c	200;"	d	file:
HPFB_FBOLSB	hpfb.c	208;"	d	file:
HPFB_FBOMSB	hpfb.c	207;"	d	file:
HPFB_FBWLSB	hpfb.c	199;"	d	file:
HPFB_FBWMSB	hpfb.c	198;"	d	file:
HPFB_NUMPLANES	hpfb.c	206;"	d	file:
HRIR	imsttfb.c	/^	HRIR	= 26, \/* 0x68 *\/$/;"	e	enum:__anon143	file:
HRSZ_EN	jz4750_ipu.h	69;"	d
HRSZ_LUT_BASE	jz4750_ipu.h	61;"	d
HSB	imsttfb.c	/^	HSB	= 14, \/* 0x38 *\/$/;"	e	enum:__anon143	file:
HSCOEFF0	mbx/regs.h	127;"	d
HSCOEFF1	mbx/regs.h	128;"	d
HSCOEFF2	mbx/regs.h	129;"	d
HSCOEFF3	mbx/regs.h	130;"	d
HSCOEFF4	mbx/regs.h	131;"	d
HSCOEFF5	mbx/regs.h	132;"	d
HSCOEFF6	mbx/regs.h	133;"	d
HSCOEFF7	mbx/regs.h	134;"	d
HSCOEFF8	mbx/regs.h	135;"	d
HSS	atafb.c	169;"	d	file:
HSYNC	i810/i810_regs.h	150;"	d
HSYNCEND_MASK	intelfb/intelfbhw.h	227;"	d
HSYNCEND_SHIFT	intelfb/intelfbhw.h	228;"	d
HSYNCPOS	imsttfb.c	/^	HSYNCPOS	= 0x04,	\/* (0x00) Horizontal Sync Position *\/$/;"	e	enum:__anon145	file:
HSYNCSTART_MASK	intelfb/intelfbhw.h	229;"	d
HSYNCSTART_SHIFT	intelfb/intelfbhw.h	230;"	d
HSYNC_A	intelfb/intelfbhw.h	203;"	d
HSYNC_B	intelfb/intelfbhw.h	212;"	d
HSYNC_N	jzlcd.h	61;"	d
HSYNC_P	jzlcd.h	60;"	d
HSYNC_POSITIVE	edid.h	124;"	d
HSyncEnd	matrox/matroxfb_base.h	/^	unsigned int HSyncEnd;$/;"	m	struct:my_timming
HSyncEnd	savage/savagefb.h	/^	unsigned int HSyncEnd;$/;"	m	struct:xtimings
HSyncStart	matrox/matroxfb_base.h	/^	unsigned int HSyncStart;$/;"	m	struct:my_timming
HSyncStart	savage/savagefb.h	/^	unsigned int HSyncStart;$/;"	m	struct:xtimings
HT	imsttfb.c	/^	HT	= 15, \/* 0x3C *\/$/;"	e	enum:__anon143	file:
HTOTAL	i810/i810_regs.h	148;"	d
HTOTAL_A	intelfb/intelfbhw.h	201;"	d
HTOTAL_B	intelfb/intelfbhw.h	210;"	d
HTOTAL_MASK	intelfb/intelfbhw.h	219;"	d
HTOTAL_SHIFT	intelfb/intelfbhw.h	220;"	d
HTotal	matrox/matroxfb_base.h	/^	unsigned int HTotal;$/;"	m	struct:my_timming
HTotal	savage/savagefb.h	/^	unsigned int HTotal;$/;"	m	struct:xtimings
HTotal	sis/vstruct.h	/^	unsigned short HTotal;$/;"	m	struct:SiS_ModeResInfo_S
HTotal	sis/vstruct.h	/^	unsigned short HTotal;$/;"	m	struct:SiS_StResInfo_S
HVSYNC	i810/i810_regs.h	70;"	d
HWA742_AUTO_UPDATE_TIME	omap/hwa742.c	73;"	d	file:
HWA742_CLK_SRC_REG	omap/hwa742.c	41;"	d	file:
HWA742_CONFIG_REG	omap/hwa742.c	34;"	d	file:
HWA742_DISP_MODE_REG	omap/hwa742.c	55;"	d	file:
HWA742_HP_S_REG	omap/hwa742.c	49;"	d	file:
HWA742_HS_W_REG	omap/hwa742.c	48;"	d	file:
HWA742_H_DISP_REG	omap/hwa742.c	43;"	d	file:
HWA742_H_NDP_REG	omap/hwa742.c	44;"	d	file:
HWA742_INPUT_MODE_REG	omap/hwa742.c	53;"	d	file:
HWA742_MEMORY_READ_0	omap/hwa742.c	67;"	d	file:
HWA742_MEMORY_READ_1	omap/hwa742.c	68;"	d	file:
HWA742_MEMORY_READ_2	omap/hwa742.c	69;"	d	file:
HWA742_MEMORY_WRITE_LSB	omap/hwa742.c	65;"	d	file:
HWA742_MEMORY_WRITE_MSB	omap/hwa742.c	66;"	d	file:
HWA742_NDP_CTRL	omap/hwa742.c	71;"	d	file:
HWA742_PANEL_TYPE_REG	omap/hwa742.c	42;"	d	file:
HWA742_PCLK_POL_REG	omap/hwa742.c	52;"	d	file:
HWA742_PLL_0_REG	omap/hwa742.c	36;"	d	file:
HWA742_PLL_1_REG	omap/hwa742.c	37;"	d	file:
HWA742_PLL_2_REG	omap/hwa742.c	38;"	d	file:
HWA742_PLL_3_REG	omap/hwa742.c	39;"	d	file:
HWA742_PLL_4_REG	omap/hwa742.c	40;"	d	file:
HWA742_PLL_DIV_REG	omap/hwa742.c	35;"	d	file:
HWA742_POWER_SAVE	omap/hwa742.c	70;"	d	file:
HWA742_REV_CODE_REG	omap/hwa742.c	33;"	d	file:
HWA742_TRANSL_MODE_REG1	omap/hwa742.c	54;"	d	file:
HWA742_VP_S_REG	omap/hwa742.c	51;"	d	file:
HWA742_VS_W_REG	omap/hwa742.c	50;"	d	file:
HWA742_V_DISP_1_REG	omap/hwa742.c	45;"	d	file:
HWA742_V_DISP_2_REG	omap/hwa742.c	46;"	d	file:
HWA742_V_NDP_REG	omap/hwa742.c	47;"	d	file:
HWA742_WINDOW_TYPE	omap/hwa742.c	56;"	d	file:
HWA742_WINDOW_X_END_0	omap/hwa742.c	61;"	d	file:
HWA742_WINDOW_X_END_1	omap/hwa742.c	62;"	d	file:
HWA742_WINDOW_X_START_0	omap/hwa742.c	57;"	d	file:
HWA742_WINDOW_X_START_1	omap/hwa742.c	58;"	d	file:
HWA742_WINDOW_Y_END_0	omap/hwa742.c	63;"	d	file:
HWA742_WINDOW_Y_END_1	omap/hwa742.c	64;"	d	file:
HWA742_WINDOW_Y_START_0	omap/hwa742.c	59;"	d	file:
HWA742_WINDOW_Y_START_1	omap/hwa742.c	60;"	d	file:
HWSTAM	i810/i810_regs.h	43;"	d
HWSTAM	intelfb/intelfbhw.h	91;"	d
HWS_PGA	i810/i810_regs.h	38;"	d
HW_CURSOR_AREA_SIZE_300	sis/sis.h	142;"	d
HW_CURSOR_AREA_SIZE_315	sis/sis.h	147;"	d
HW_CURSOR_CAP	sis/sis.h	134;"	d
HW_CURSOR_SIZE	intelfb/intelfb.h	117;"	d
HW_LEVEL_MAX	backlight/progear_bl.c	29;"	d	file:
HW_LEVEL_MIN	backlight/progear_bl.c	30;"	d	file:
HYPERBOWL_MODE01_8_24_LUT0_OPAQUE_LUT1_OPAQUE	stifb.c	861;"	d	file:
HYPERBOWL_MODE01_8_24_LUT0_TRANSPARENT_LUT1_OPAQUE	stifb.c	860;"	d	file:
HYPERBOWL_MODE2_8_24	stifb.c	862;"	d	file:
HYPERBOWL_MODE_FOR_8_OVER_88_LUT0_NO_TRANSPARENCIES	stifb.c	859;"	d	file:
HYPER_CMAP24	stifb.c	453;"	d	file:
HYPER_CMAP8	stifb.c	452;"	d	file:
HYPER_CMAP_TYPE	stifb.c	523;"	d	file:
HYPER_CONFIG_PLANES_24	stifb.c	342;"	d	file:
HYPER_ENABLE_DISABLE_DISPLAY	stifb.c	/^HYPER_ENABLE_DISABLE_DISPLAY(struct stifb_info *fb, int enable)$/;"	f	file:
HZ_TO_PS	omap/sossi.c	122;"	d	file:
H_ACTIVE	edid.h	78;"	d
H_ACTIVE_HI	edid.h	77;"	d
H_ACTIVE_LO	edid.h	75;"	d
H_BLANKING	edid.h	80;"	d
H_BLANKING_HI	edid.h	79;"	d
H_BLANKING_LO	edid.h	76;"	d
H_BLANKSCALE	fbmon.c	977;"	d	file:
H_BORDER	edid.h	116;"	d
H_GRADIENT	fbmon.c	978;"	d	file:
H_MAX_RATE	edid.h	130;"	d
H_MIN_RATE	edid.h	129;"	d
H_OFFSET	fbmon.c	975;"	d	file:
H_SCALEFACTOR	fbmon.c	976;"	d	file:
H_SCALE_SHIFT	jz4750_ipu.h	77;"	d
H_SIZE	edid.h	113;"	d
H_SIZE_HI	edid.h	110;"	d
H_SIZE_LO	edid.h	107;"	d
H_SYNC_OFFSET	edid.h	105;"	d
H_SYNC_OFFSET_HI	edid.h	99;"	d
H_SYNC_OFFSET_LO	edid.h	89;"	d
H_SYNC_WIDTH	edid.h	104;"	d
H_SYNC_WIDTH_HI	edid.h	98;"	d
H_SYNC_WIDTH_LO	edid.h	90;"	d
H_UP_SCALE	jz4750_ipu.h	75;"	d
HalfDCLK	sis/initdef.h	158;"	d
HaveEMI	sis/vstruct.h	/^	bool				HaveEMI;$/;"	m	struct:SiS_Private
HaveEMILCD	sis/vstruct.h	/^	bool				HaveEMILCD;$/;"	m	struct:SiS_Private
HaveWideTiming	sis/initdef.h	177;"	d
Hcbadr_Colkey	mbx/reg_bits.h	406;"	d
Hcbadr_Glalpha	mbx/reg_bits.h	404;"	d
Hcckmsk_Colkey_M	mbx/reg_bits.h	410;"	d
Hcctrl_Cbase_Adr	mbx/reg_bits.h	381;"	d
Hcpos_Curblink	mbx/reg_bits.h	396;"	d
Hcpos_Xstart	mbx/reg_bits.h	398;"	d
Hcpos_Ystart	mbx/reg_bits.h	400;"	d
Hcsize_Cheight	mbx/reg_bits.h	391;"	d
Hcsize_Cwidth	mbx/reg_bits.h	389;"	d
HiTVDataLen	sis/initdef.h	581;"	d
HiTVSimuVCLK	sis/initdef.h	554;"	d
HiTVTextVCLK	sis/initdef.h	555;"	d
HiTVVCLK	sis/initdef.h	553;"	d
HiTVVCLKDIV2	sis/initdef.h	552;"	d
HorizBlankEnd	cirrusfb.c	/^	long HorizBlankEnd;$/;"	m	struct:cirrusfb_regs	file:
HorizBlankStart	cirrusfb.c	/^	long HorizBlankStart;$/;"	m	struct:cirrusfb_regs	file:
HorizDispEnd	cirrusfb.c	/^	long HorizDispEnd;$/;"	m	struct:cirrusfb_regs	file:
HorizDisplayEnd	console/vgacon.c	/^	unsigned char HorizDisplayEnd;	\/* CRT-Controller:01h *\/$/;"	m	struct:__anon46	file:
HorizDisplayEnd	vga16fb.c	/^		unsigned char	HorizDisplayEnd;  \/* CRT-Controller:01h *\/$/;"	m	struct:vga16fb_par::__anon57	file:
HorizRes	cirrusfb.c	/^	long HorizRes;		\/* The x resolution in pixel *\/$/;"	m	struct:cirrusfb_regs	file:
HorizScaleFactor	savage/savagefb.h	/^	int HorizScaleFactor;$/;"	m	struct:savagefb_par
HorizSyncEnd	cirrusfb.c	/^	long HorizSyncEnd;$/;"	m	struct:cirrusfb_regs	file:
HorizSyncStart	cirrusfb.c	/^	long HorizSyncStart;$/;"	m	struct:cirrusfb_regs	file:
HorizTotal	cirrusfb.c	/^	long HorizTotal;$/;"	m	struct:cirrusfb_regs	file:
HorizontalTotal	console/vgacon.c	/^	unsigned char HorizontalTotal;	\/* CRT-Controller:00h *\/$/;"	m	struct:__anon46	file:
HorizontalTotal	vga16fb.c	/^		unsigned char	HorizontalTotal;  \/* CRT-Controller:00h *\/$/;"	m	struct:vga16fb_par::__anon57	file:
HotKeySwitch	sis/initdef.h	129;"	d
HotPlugFunction	sis/initdef.h	562;"	d
I810_PAGESIZE	i810/i810.h	119;"	d
IBM	imsttfb.c	/^	IBM = 0,$/;"	e	enum:__anon148	file:
IBOvals	stifb.c	384;"	d	file:
ID	mbx/regs.h	62;"	d
IDCT_CLOCK	jz4750_ipu.h	13;"	d
IDCT__OFFSET	jz4750_ipu.h	38;"	d
IDCT__SIZE	jz4750_ipu.h	32;"	d
ID_CYBERPRO_2000	cyber2000fb.h	493;"	d
ID_CYBERPRO_2010	cyber2000fb.h	494;"	d
ID_CYBERPRO_5000	cyber2000fb.h	495;"	d
ID_IGA_1682	cyber2000fb.h	492;"	d
ID_MANUFACTURER_NAME	edid.h	25;"	d
ID_MANUFACTURER_NAME_END	edid.h	26;"	d
ID_MODEL	edid.h	27;"	d
ID_REG	g364fb.c	37;"	d	file:
ID_SERIAL_NUMBER	edid.h	29;"	d
ID_VOODOO1	sstfb.c	/^	ID_VOODOO1 = 0,$/;"	e	enum:__anon117	file:
ID_VOODOO2	sstfb.c	/^	ID_VOODOO2 = 1,$/;"	e	enum:__anon117	file:
IER	i810/i810_regs.h	44;"	d
IER	intelfb/intelfbhw.h	92;"	d
IER_MASK	i810/i810.h	153;"	d
IIR	i810/i810_regs.h	45;"	d
IIR	intelfb/intelfbhw.h	93;"	d
IMR	i810/i810_regs.h	46;"	d
IMR	intelfb/intelfbhw.h	94;"	d
IMR_MASK	i810/i810.h	154;"	d
IMX_NAME	imxfb.h	66;"	d
INB	atafb.c	2241;"	d	file:
INCLUDE_TIMING_TABLE_DATA	sgivwfb.c	27;"	d	file:
INCREMENT	i810/i810.h	51;"	d
IND_SIS_AGP_IO_PAD	sis/sis.h	202;"	d
IND_SIS_CMDQUEUE_SET	sis/sis.h	199;"	d
IND_SIS_CMDQUEUE_THRESHOLD	sis/sis.h	200;"	d
IND_SIS_COLOR_MODE	sis/sis.h	190;"	d
IND_SIS_DRAM_SIZE	sis/sis.h	192;"	d
IND_SIS_MODULE_ENABLE	sis/sis.h	193;"	d
IND_SIS_PASSWORD	sis/sis.h	189;"	d
IND_SIS_PCI_ADDRESS_SET	sis/sis.h	194;"	d
IND_SIS_POWER_ON_TRAP	sis/sis.h	197;"	d
IND_SIS_POWER_ON_TRAP2	sis/sis.h	198;"	d
IND_SIS_RAMDAC_CONTROL	sis/sis.h	191;"	d
IND_SIS_TURBOQUEUE_ADR	sis/sis.h	195;"	d
IND_SIS_TURBOQUEUE_SET	sis/sis.h	196;"	d
INFMT_YCbCr411	jz4750_ipu.h	102;"	d
INFMT_YCbCr420	jz4750_ipu.h	99;"	d
INFMT_YCbCr422	jz4750_ipu.h	100;"	d
INFMT_YCbCr444	jz4750_ipu.h	101;"	d
INFMT_YUV411	jz4750_ipu.h	98;"	d
INFMT_YUV420	jz4750_ipu.h	95;"	d
INFMT_YUV422	jz4750_ipu.h	96;"	d
INFMT_YUV444	jz4750_ipu.h	97;"	d
INF_MSG	intelfb/intelfb.h	92;"	d
INIT_1	omap/lcd_sx1.c	/^const unsigned char INIT_1[12] = {$/;"	v
INIT_2	omap/lcd_sx1.c	/^const unsigned char INIT_2[127] = {$/;"	v
INIT_3	omap/lcd_sx1.c	/^const unsigned char INIT_3[15] = {$/;"	v
INIT_BPP	imsttfb.c	333;"	d	file:
INIT_PH	i810/i810_regs.h	100;"	d
INIT_XRES	imsttfb.c	334;"	d	file:
INIT_YRES	imsttfb.c	335;"	d	file:
INMC	aty/radeon_pm.c	/^static u32 INMC(struct radeonfb_info *rinfo, u8 indx)$/;"	f	file:
INPLL	aty/radeonfb.h	501;"	d
INREG	aty/radeonfb.h	406;"	d
INREG	intelfb/intelfbhw.h	525;"	d
INREG16	aty/radeonfb.h	404;"	d
INREG16	intelfb/intelfbhw.h	524;"	d
INREG8	aty/radeonfb.h	402;"	d
INREG8	intelfb/intelfbhw.h	523;"	d
INSTDONE	i810/i810_regs.h	41;"	d
INSTDONE	intelfb/intelfbhw.h	88;"	d
INSTPM	i810/i810_regs.h	51;"	d
INSTPM	intelfb/intelfbhw.h	104;"	d
INSTPS	i810/i810_regs.h	52;"	d
INSTPS	intelfb/intelfbhw.h	107;"	d
INTELFB_CLASS_MASK	intelfb/intelfbdrv.c	169;"	d	file:
INTELFB_CLASS_MASK	intelfb/intelfbdrv.c	171;"	d	file:
INTELFB_DVO_CHIP_LVDS	intelfb/intelfb.h	137;"	d
INTELFB_DVO_CHIP_NONE	intelfb/intelfb.h	136;"	d
INTELFB_DVO_CHIP_TMDS	intelfb/intelfb.h	138;"	d
INTELFB_DVO_CHIP_TVOUT	intelfb/intelfb.h	139;"	d
INTELFB_FB_ACQUIRED	intelfb/intelfb.h	49;"	d
INTELFB_MMIO_ACQUIRED	intelfb/intelfb.h	50;"	d
INTELFB_MODULE_NAME	intelfb/intelfb.h	16;"	d
INTELFB_OUTPUT_ANALOG	intelfb/intelfb.h	130;"	d
INTELFB_OUTPUT_DVO	intelfb/intelfb.h	131;"	d
INTELFB_OUTPUT_LVDS	intelfb/intelfb.h	133;"	d
INTELFB_OUTPUT_PIPE_A	intelfb/intelfb.h	142;"	d
INTELFB_OUTPUT_PIPE_B	intelfb/intelfb.h	143;"	d
INTELFB_OUTPUT_PIPE_NC	intelfb/intelfb.h	141;"	d
INTELFB_OUTPUT_SDVO	intelfb/intelfb.h	132;"	d
INTELFB_OUTPUT_TVOUT	intelfb/intelfb.h	134;"	d
INTELFB_OUTPUT_UNUSED	intelfb/intelfb.h	129;"	d
INTELFB_VERSION	intelfb/intelfb.h	15;"	d
INTEL_830M	intelfb/intelfb.h	/^	INTEL_830M,$/;"	e	enum:intel_chips
INTEL_830_GMCH_GMS_DISABLED	intelfb/intelfbhw.h	35;"	d
INTEL_830_GMCH_GMS_LOCAL	intelfb/intelfbhw.h	36;"	d
INTEL_830_GMCH_GMS_MASK	intelfb/intelfbhw.h	34;"	d
INTEL_830_GMCH_GMS_STOLEN_1024	intelfb/intelfbhw.h	38;"	d
INTEL_830_GMCH_GMS_STOLEN_512	intelfb/intelfbhw.h	37;"	d
INTEL_830_GMCH_GMS_STOLEN_8192	intelfb/intelfbhw.h	39;"	d
INTEL_845G	intelfb/intelfb.h	/^	INTEL_845G,$/;"	e	enum:intel_chips
INTEL_852GM	intelfb/intelfb.h	/^	INTEL_852GM,$/;"	e	enum:intel_chips
INTEL_852GME	intelfb/intelfb.h	/^	INTEL_852GME,$/;"	e	enum:intel_chips
INTEL_855GM	intelfb/intelfb.h	/^	INTEL_855GM,$/;"	e	enum:intel_chips
INTEL_855GME	intelfb/intelfb.h	/^	INTEL_855GME,$/;"	e	enum:intel_chips
INTEL_855_GMCH_GMS_DISABLED	intelfb/intelfbhw.h	42;"	d
INTEL_855_GMCH_GMS_MASK	intelfb/intelfbhw.h	41;"	d
INTEL_855_GMCH_GMS_STOLEN_16M	intelfb/intelfbhw.h	46;"	d
INTEL_855_GMCH_GMS_STOLEN_1M	intelfb/intelfbhw.h	43;"	d
INTEL_855_GMCH_GMS_STOLEN_32M	intelfb/intelfbhw.h	47;"	d
INTEL_855_GMCH_GMS_STOLEN_4M	intelfb/intelfbhw.h	44;"	d
INTEL_855_GMCH_GMS_STOLEN_8M	intelfb/intelfbhw.h	45;"	d
INTEL_85XGM	intelfb/intelfb.h	/^	INTEL_85XGM,$/;"	e	enum:intel_chips
INTEL_85X_CAPID	intelfb/intelfbhw.h	10;"	d
INTEL_85X_VARIANT_MASK	intelfb/intelfbhw.h	11;"	d
INTEL_85X_VARIANT_SHIFT	intelfb/intelfbhw.h	12;"	d
INTEL_865G	intelfb/intelfb.h	/^	INTEL_865G,$/;"	e	enum:intel_chips
INTEL_915G	intelfb/intelfb.h	/^	INTEL_915G,$/;"	e	enum:intel_chips
INTEL_915GM	intelfb/intelfb.h	/^	INTEL_915GM,$/;"	e	enum:intel_chips
INTEL_915G_GMCH_GMS_STOLEN_48M	intelfb/intelfbhw.h	49;"	d
INTEL_915G_GMCH_GMS_STOLEN_64M	intelfb/intelfbhw.h	50;"	d
INTEL_945G	intelfb/intelfb.h	/^	INTEL_945G,$/;"	e	enum:intel_chips
INTEL_945GM	intelfb/intelfb.h	/^	INTEL_945GM,$/;"	e	enum:intel_chips
INTEL_GMCH_CTRL	intelfb/intelfbhw.h	28;"	d
INTEL_GMCH_ENABLED	intelfb/intelfbhw.h	29;"	d
INTEL_GMCH_MEM_128M	intelfb/intelfbhw.h	32;"	d
INTEL_GMCH_MEM_64M	intelfb/intelfbhw.h	31;"	d
INTEL_GMCH_MEM_MASK	intelfb/intelfbhw.h	30;"	d
INTEL_REG_SIZE	intelfb/intelfb.h	63;"	d
INTEL_VAR_852GM	intelfb/intelfbhw.h	16;"	d
INTEL_VAR_852GME	intelfb/intelfbhw.h	15;"	d
INTEL_VAR_855GM	intelfb/intelfbhw.h	14;"	d
INTEL_VAR_855GME	intelfb/intelfbhw.h	13;"	d
INTERLACED	edid.h	121;"	d
INTERLACE_BIT	i810/i810.h	152;"	d
INTFBPADDR	hpfb.c	381;"	d	file:
INTFBVADDR	hpfb.c	380;"	d	file:
INTL_STAND	g364fb.c	61;"	d	file:
INVERSE	dnfb.c	56;"	d	file:
INVERT_ROP	i810/i810.h	33;"	d
IN_FMT_BIT	jz4750_ipu.h	308;"	d
IN_FMT_MASK	jz4750_ipu.h	309;"	d
IN_FMT_YUV411	jz4750_ipu.h	313;"	d
IN_FMT_YUV420	jz4750_ipu.h	310;"	d
IN_FMT_YUV422	jz4750_ipu.h	311;"	d
IN_FMT_YUV444	jz4750_ipu.h	312;"	d
IN_FM_H	jz4750_ipu.h	111;"	d
IN_FM_W	jz4750_ipu.h	110;"	d
IN_N_MSK	jz4750_ipu.h	129;"	d
IN_OFT_BIT	jz4750_ipu.h	301;"	d
IN_OFT_MASK	jz4750_ipu.h	302;"	d
IN_OFT_UY1VY0	jz4750_ipu.h	305;"	d
IN_OFT_VY1UY0	jz4750_ipu.h	306;"	d
IN_OFT_Y1UY0V	jz4750_ipu.h	303;"	d
IN_OFT_Y1VY0U	jz4750_ipu.h	304;"	d
IO	riva/riva_hw.h	/^    U032 IO;$/;"	m	struct:_riva_hw_inst
IOADDRESS	sis/vgatypes.h	/^typedef unsigned long IOADDRESS;$/;"	t
IOAddress	sis/vstruct.h	/^	SISIOADDRESS			IOAddress;$/;"	m	struct:SiS_Private
IOAddress2	sis/vstruct.h	/^	SISIOADDRESS			IOAddress2;  \/* For dual chip XGI volari *\/$/;"	m	struct:SiS_Private
IOBase	nvidia/nv_type.h	/^	u32 IOBase;$/;"	m	struct:nvidia_par
IOCTL_IPU_CLOSE	jz4750_ipu.h	/^	IOCTL_IPU_CLOSE,$/;"	e	enum:__anon110
IOCTL_IPU_DEINIT	jz4750_ipu.h	/^	IOCTL_IPU_DEINIT,$/;"	e	enum:__anon110
IOCTL_IPU_DUMP_REGS	jz4750_ipu.h	/^	IOCTL_IPU_DUMP_REGS,$/;"	e	enum:__anon110
IOCTL_IPU_FB_SIZE	jz4750_ipu.h	/^	IOCTL_IPU_FB_SIZE,$/;"	e	enum:__anon110
IOCTL_IPU_GET_ADDR	jz4750_ipu.h	/^	IOCTL_IPU_GET_ADDR,$/;"	e	enum:__anon110
IOCTL_IPU_INIT	jz4750_ipu.h	/^	IOCTL_IPU_INIT,$/;"	e	enum:__anon110
IOCTL_IPU_OPEN	jz4750_ipu.h	/^	IOCTL_IPU_OPEN = 1,$/;"	e	enum:__anon110
IOCTL_IPU_PENDING_OUTEND	jz4750_ipu.h	/^	IOCTL_IPU_PENDING_OUTEND,$/;"	e	enum:__anon110
IOCTL_IPU_RESIZE	jz4750_ipu.h	/^	IOCTL_IPU_RESIZE,$/;"	e	enum:__anon110
IOCTL_IPU_SET_BUFF	jz4750_ipu.h	/^	IOCTL_IPU_SET_BUFF,$/;"	e	enum:__anon110
IOCTL_IPU_SET_CSC	jz4750_ipu.h	/^	IOCTL_IPU_SET_CSC,$/;"	e	enum:__anon110
IOCTL_IPU_SET_CTRL_REG	jz4750_ipu.h	/^	IOCTL_IPU_SET_CTRL_REG,$/;"	e	enum:__anon110
IOCTL_IPU_SET_FMT_REG	jz4750_ipu.h	/^	IOCTL_IPU_SET_FMT_REG,$/;"	e	enum:__anon110
IOCTL_IPU_SET_OUTSIZE	jz4750_ipu.h	/^	IOCTL_IPU_SET_OUTSIZE,$/;"	e	enum:__anon110
IOCTL_IPU_SET_STRIDE	jz4750_ipu.h	/^	IOCTL_IPU_SET_STRIDE,$/;"	e	enum:__anon110
IOCTL_IPU_START	jz4750_ipu.h	/^	IOCTL_IPU_START,$/;"	e	enum:__anon110
IOCTL_IPU_STOP	jz4750_ipu.h	/^	IOCTL_IPU_STOP,$/;"	e	enum:__anon110
IOCTL_IPU_SWAP_BUFF	jz4750_ipu.h	/^	IOCTL_IPU_SWAP_BUFF,$/;"	e	enum:__anon110
IPEHR	i810/i810_regs.h	40;"	d
IPEHR	intelfb/intelfbhw.h	86;"	d
IPEIR	i810/i810_regs.h	39;"	d
IPU_ADDRSEL	jz4750_ipu.h	86;"	d
IPU_CHANGE_BUF	jz4750_android_ipu.c	83;"	d	file:
IPU_CLOCK	jz4750_ipu.h	17;"	d
IPU_DBG	jz4750_android_ipu.c	46;"	d	file:
IPU_DST_USE_ALPHA	jz4750_ipu.h	406;"	d
IPU_DST_USE_COLOR_KEY	jz4750_ipu.h	405;"	d
IPU_EN	jz4750_ipu.h	67;"	d
IPU_INIT	jz4750_android_ipu.c	79;"	d	file:
IPU_INTC_DISABLE	jz4750_android_ipu.c	90;"	d	file:
IPU_INTC_ENABLE	jz4750_android_ipu.c	91;"	d	file:
IPU_LCDCSEL	jz4750_ipu.h	80;"	d
IPU_LUT_LEN	jz4750_ipu.h	451;"	d
IPU_OPEN	jz4750_android_ipu.c	78;"	d	file:
IPU_OUTPUT_BLOCK_MODE	jz4750_ipu.h	407;"	d
IPU_OUTPUT_MODE_MASK	jz4750_ipu.h	404;"	d
IPU_OUTPUT_TO_FRAMEBUFFER	jz4750_ipu.h	403;"	d
IPU_OUTPUT_TO_LCD_FB0	jz4750_ipu.h	401;"	d
IPU_OUTPUT_TO_LCD_FB1	jz4750_ipu.h	402;"	d
IPU_OUTPUT_TO_LCD_FG1	jz4750_ipu.h	400;"	d
IPU_P_BASE	jz4750_ipu.h	24;"	d
IPU_RATIO_MUL	jz4750_android_ipu.c	87;"	d	file:
IPU_RESET	jz4750_ipu.h	73;"	d
IPU_RUN	jz4750_ipu.h	68;"	d
IPU_SET_CSC	jz4750_android_ipu.c	86;"	d	file:
IPU_SET_CTRL	jz4750_android_ipu.c	84;"	d	file:
IPU_SET_DAT_FMT	jz4750_android_ipu.c	85;"	d	file:
IPU_SET_STATE_BIT	jz4750_android_ipu.c	80;"	d	file:
IPU_SET_STATE_MASK	jz4750_android_ipu.c	81;"	d	file:
IPU_STOP	jz4750_ipu.h	74;"	d
IPU_V_BASE	jz4750_ipu.h	21;"	d
IPU__OFFSET	jz4750_ipu.h	26;"	d
IPU__SIZE	jz4750_ipu.h	27;"	d
IRING	i810/i810_regs.h	37;"	d
IRING_PAD	i810/i810.h	131;"	d
IRQ_REQ_POOL_SIZE	omap/blizzard.c	82;"	d	file:
IRQ_REQ_POOL_SIZE	omap/hwa742.c	77;"	d	file:
ISPSignature	kyro/STG4000Reg.h	/^	volatile unsigned long ISPSignature;	\/* 0x0CE4 *\/$/;"	m	struct:__anon136
ISR	i810/i810_regs.h	47;"	d
IS_24_DEVICE	stifb.c	344;"	d	file:
IS_888_DEVICE	stifb.c	347;"	d	file:
IS_AGA	amifb.c	90;"	d	file:
IS_AGA	amifb.c	92;"	d	file:
IS_AGA	amifb.c	95;"	d	file:
IS_DVT	i810/i810_main.h	90;"	d
IS_DVT	i810/i810_main.h	92;"	d
IS_ECS	amifb.c	81;"	d	file:
IS_ECS	amifb.c	83;"	d	file:
IS_ECS	amifb.c	86;"	d	file:
IS_I9XX	intelfb/intelfb.h	358;"	d
IS_MV300	atafb.c	/^enum cardtype { IS_VGA, IS_MV300 };$/;"	e	enum:cardtype	file:
IS_OCS	amifb.c	72;"	d	file:
IS_OCS	amifb.c	74;"	d	file:
IS_OCS	amifb.c	77;"	d	file:
IS_R300_VARIANT	aty/radeonfb.h	65;"	d
IS_RV100_VARIANT	aty/radeonfb.h	56;"	d
IS_SIS330	sis/initdef.h	56;"	d
IS_SIS550	sis/initdef.h	57;"	d
IS_SIS550650740	sis/initdef.h	70;"	d
IS_SIS550650740660	sis/initdef.h	72;"	d
IS_SIS650	sis/initdef.h	58;"	d
IS_SIS650740	sis/initdef.h	69;"	d
IS_SIS650740660	sis/initdef.h	71;"	d
IS_SIS651	sis/initdef.h	60;"	d
IS_SIS65x	sis/initdef.h	62;"	d
IS_SIS660	sis/initdef.h	65;"	d
IS_SIS661	sis/initdef.h	63;"	d
IS_SIS661741660760	sis/initdef.h	68;"	d
IS_SIS740	sis/initdef.h	59;"	d
IS_SIS741	sis/initdef.h	64;"	d
IS_SIS760	sis/initdef.h	66;"	d
IS_SIS761	sis/initdef.h	67;"	d
IS_SISM650	sis/initdef.h	61;"	d
IS_VGA	atafb.c	/^enum cardtype { IS_VGA, IS_MV300 };$/;"	e	enum:cardtype	file:
IS_VOODOO2	sstfb.c	115;"	d	file:
InPortByte	sis/osdef.h	108;"	d
InPortByte	sis/osdef.h	127;"	d
InPortByte	sis/osdef.h	74;"	d
InPortLong	sis/osdef.h	110;"	d
InPortLong	sis/osdef.h	129;"	d
InPortLong	sis/osdef.h	82;"	d
InPortWord	sis/osdef.h	109;"	d
InPortWord	sis/osdef.h	128;"	d
InPortWord	sis/osdef.h	78;"	d
IndexedDcd	stifb.c	356;"	d	file:
InitCommonPointer	sis/init.c	/^InitCommonPointer(struct SiS_Private *SiS_Pr)$/;"	f	file:
InitSDRAMRegisters	kyro/STG4000InitDevice.c	/^static u32 InitSDRAMRegisters(volatile STG4000REG __iomem *pSTGReg,$/;"	f	file:
InitTo300Pointer	sis/init.c	/^InitTo300Pointer(struct SiS_Private *SiS_Pr)$/;"	f	file:
InitTo310Pointer	sis/init.c	/^InitTo310Pointer(struct SiS_Private *SiS_Pr)$/;"	f	file:
Init_P4_0E	sis/vstruct.h	/^	unsigned char			Init_P4_0E;$/;"	m	struct:SiS_Private
InitialiseRamdac	kyro/STG4000Ramdac.c	/^int InitialiseRamdac(volatile STG4000REG __iomem * pSTGReg,$/;"	f
IntClear	kyro/STG4000Reg.h	/^	volatile unsigned long IntClear;	\/* 0x0134 *\/$/;"	m	struct:__anon136
IntMask	kyro/STG4000Reg.h	/^	volatile unsigned long IntMask;	\/* 0x0130 *\/$/;"	m	struct:__anon136
IntStatus	kyro/STG4000Reg.h	/^	volatile unsigned long IntStatus;	\/* 0x012C *\/$/;"	m	struct:__anon136
InterlaceMode	sis/initdef.h	175;"	d
IsM650	sis/initdef.h	493;"	d
IsTextMode	sis/initdef.h	148;"	d
J_X2_VID_MEM_START	cyber2000fb.h	103;"	d
J_X2_VID_SRC_WIDTH	cyber2000fb.h	104;"	d
J_X2_VID_SRC_WIN_WIDTH	cyber2000fb.h	109;"	d
J_X2_X_END	cyber2000fb.h	106;"	d
J_X2_X_START	cyber2000fb.h	105;"	d
J_X2_Y_END	cyber2000fb.h	108;"	d
J_X2_Y_START	cyber2000fb.h	107;"	d
KB	intelfb/intelfb.h	74;"	d
KD_GRAPHICS_RETURN	cyblafb.c	100;"	d	file:
KD_GRAPHICS_RETURN	cyblafb.c	95;"	d	file:
KEYCTL	imsttfb.c	/^	KEYCTL		= 0x78	\/* (0x00) Key Control\/DB Operation *\/$/;"	e	enum:__anon145	file:
KHZ2PICOS	kyro/fbdev.c	40;"	d	file:
KS_CEHI	arcfb.c	64;"	d	file:
KS_CELO	arcfb.c	65;"	d	file:
KS_CLRINT	arcfb.c	71;"	d	file:
KS_DPY_OFF	arcfb.c	69;"	d	file:
KS_DPY_ON	arcfb.c	68;"	d	file:
KS_INTACK	arcfb.c	70;"	d	file:
KS_SEL_CMD	arcfb.c	66;"	d	file:
KS_SEL_DATA	arcfb.c	67;"	d	file:
KS_SET_DPY_START_LINE	arcfb.c	61;"	d	file:
KS_SET_PAGE_NUM	arcfb.c	62;"	d	file:
KS_SET_X	arcfb.c	63;"	d	file:
K_CAP_X2_CTL1	cyber2000fb.h	118;"	d
K_X2_DDA_X_INC	cyber2000fb.h	112;"	d
K_X2_DDA_X_INIT	cyber2000fb.h	111;"	d
K_X2_DDA_Y_INC	cyber2000fb.h	114;"	d
K_X2_DDA_Y_INIT	cyber2000fb.h	113;"	d
K_X2_VID_DISP_CTL1	cyber2000fb.h	116;"	d
K_X2_VID_FMT	cyber2000fb.h	115;"	d
L	console/newport_con.c	282;"	d	file:
L	console/newport_con.c	287;"	d	file:
L1GPU_CONTEXT_ATTRIBUTE_DISPLAY_FLIP	ps3fb.c	44;"	d	file:
L1GPU_CONTEXT_ATTRIBUTE_DISPLAY_SYNC	ps3fb.c	43;"	d	file:
L1GPU_CONTEXT_ATTRIBUTE_FB_BLIT	ps3fb.c	46;"	d	file:
L1GPU_CONTEXT_ATTRIBUTE_FB_BLIT_SYNC	ps3fb.c	47;"	d	file:
L1GPU_CONTEXT_ATTRIBUTE_FB_SETUP	ps3fb.c	45;"	d	file:
L1GPU_DISPLAY_SYNC_HSYNC	ps3fb.c	51;"	d	file:
L1GPU_DISPLAY_SYNC_VSYNC	ps3fb.c	52;"	d	file:
L1GPU_FB_BLIT_WAIT_FOR_COMPLETION	ps3fb.c	49;"	d	file:
LAST_DESCRIPTOR	aty/mach64_accel.c	23;"	d	file:
LCCR0_INVALID_CONFIG_MASK	pxafb.c	59;"	d	file:
LCCR3_INVALID_CONFIG_MASK	pxafb.c	60;"	d	file:
LCDCFG_IN_FMT	mbx/reg_bits.h	90;"	d
LCDCFG_LCD1C_DS	mbx/reg_bits.h	102;"	d
LCDCFG_LCD1DEN_POL	mbx/reg_bits.h	92;"	d
LCDCFG_LCD1D_DS	mbx/reg_bits.h	101;"	d
LCDCFG_LCD1D_POL	mbx/reg_bits.h	95;"	d
LCDCFG_LCD1FCLK_POL	mbx/reg_bits.h	93;"	d
LCDCFG_LCD1LCLK_POL	mbx/reg_bits.h	94;"	d
LCDCFG_LCD1_IS_IN	mbx/reg_bits.h	103;"	d
LCDCFG_LCD1_TS	mbx/reg_bits.h	100;"	d
LCDCFG_LCD2C_DS	mbx/reg_bits.h	106;"	d
LCDCFG_LCD2DEN_POL	mbx/reg_bits.h	96;"	d
LCDCFG_LCD2D_DS	mbx/reg_bits.h	105;"	d
LCDCFG_LCD2D_POL	mbx/reg_bits.h	99;"	d
LCDCFG_LCD2FCLK_POL	mbx/reg_bits.h	97;"	d
LCDCFG_LCD2LCLK_POL	mbx/reg_bits.h	98;"	d
LCDCFG_LCD2_IS_IN	mbx/reg_bits.h	107;"	d
LCDCFG_LCD2_TS	mbx/reg_bits.h	104;"	d
LCDC_H	omap/lcdc.h	2;"	d
LCDC_PALETTE	imxfb.c	69;"	d	file:
LCDDataLen	sis/initdef.h	580;"	d
LCDDelayPtr1Offset	sis/initdef.h	704;"	d
LCDDualLink	sis/initdef.h	295;"	d
LCDHDES	sis/vstruct.h	/^	unsigned short LCDHDES;$/;"	m	struct:SiS_LVDSDes
LCDHPosTableSize	sis/initdef.h	632;"	d
LCDHPosTable_1Addr	sis/initdef.h	623;"	d
LCDHPosTable_2Addr	sis/initdef.h	624;"	d
LCDHT	sis/vstruct.h	/^	unsigned short LCDHT;$/;"	m	struct:SiS_LCDData
LCDHT	sis/vstruct.h	/^	unsigned short LCDHT;$/;"	m	struct:SiS_LVDSData
LCDNonExpanding	sis/initdef.h	292;"	d
LCDNonExpandingShift	sis/initdef.h	298;"	d
LCDPass11	sis/initdef.h	294;"	d
LCDPass1_1	sis/initdef.h	330;"	d
LCDRGB18Bit	sis/initdef.h	291;"	d
LCDSync	sis/initdef.h	293;"	d
LCDSyncBit	sis/initdef.h	300;"	d
LCDSyncShift	sis/initdef.h	301;"	d
LCDTV_C	i810/i810_regs.h	154;"	d
LCDVDES	sis/vstruct.h	/^	unsigned short LCDVDES;$/;"	m	struct:SiS_LVDSDes
LCDVESATiming	sis/initdef.h	187;"	d
LCDVPosTableSize	sis/initdef.h	633;"	d
LCDVPosTable_1Addr	sis/initdef.h	625;"	d
LCDVPosTable_2Addr	sis/initdef.h	626;"	d
LCDVT	sis/vstruct.h	/^	unsigned short LCDVT;$/;"	m	struct:SiS_LCDData
LCDVT	sis/vstruct.h	/^	unsigned short LCDVT;$/;"	m	struct:SiS_LVDSData
LCD_1024x600	sis/sis.h	/^    LCD_1024x600,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1024x768	sis/sis.h	/^    LCD_1024x768,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1152x768	sis/sis.h	/^    LCD_1152x768,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1152x864	sis/sis.h	/^    LCD_1152x864,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1280x1024	sis/sis.h	/^    LCD_1280x1024,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1280x720	sis/sis.h	/^    LCD_1280x720,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1280x768	sis/sis.h	/^    LCD_1280x768,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1280x800	sis/sis.h	/^    LCD_1280x800,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1280x854	sis/sis.h	/^    LCD_1280x854,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1280x960	sis/sis.h	/^    LCD_1280x960,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1400x1050	sis/sis.h	/^    LCD_1400x1050,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1600x1200	sis/sis.h	/^    LCD_1600x1200,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1680x1050	sis/sis.h	/^    LCD_1680x1050,$/;"	e	enum:_SIS_LCD_TYPE
LCD_1920x1440	sis/sis.h	/^    LCD_1920x1440,$/;"	e	enum:_SIS_LCD_TYPE
LCD_2048x1536	sis/sis.h	/^    LCD_2048x1536,$/;"	e	enum:_SIS_LCD_TYPE
LCD_320x240	sis/sis.h	/^    LCD_320x240,	\/* FSTN *\/$/;"	e	enum:_SIS_LCD_TYPE
LCD_320x240_2	sis/sis.h	/^    LCD_320x240_2,	\/* DSTN *\/$/;"	e	enum:_SIS_LCD_TYPE
LCD_320x240_3	sis/sis.h	/^    LCD_320x240_3,	\/* DSTN *\/$/;"	e	enum:_SIS_LCD_TYPE
LCD_640x480	sis/sis.h	/^    LCD_640x480,$/;"	e	enum:_SIS_LCD_TYPE
LCD_800x600	sis/sis.h	/^    LCD_800x600,$/;"	e	enum:_SIS_LCD_TYPE
LCD_848x480	sis/sis.h	/^    LCD_848x480,$/;"	e	enum:_SIS_LCD_TYPE
LCD_BACKCOLOR_SBGB	au1200fb.h	102;"	d
LCD_BACKCOLOR_SBGB	au1200fb.h	388;"	d
LCD_BACKCOLOR_SBGB_N	au1200fb.h	105;"	d
LCD_BACKCOLOR_SBGB_N	au1200fb.h	391;"	d
LCD_BACKCOLOR_SBGG	au1200fb.h	101;"	d
LCD_BACKCOLOR_SBGG	au1200fb.h	387;"	d
LCD_BACKCOLOR_SBGG_N	au1200fb.h	104;"	d
LCD_BACKCOLOR_SBGG_N	au1200fb.h	390;"	d
LCD_BACKCOLOR_SBGR	au1200fb.h	100;"	d
LCD_BACKCOLOR_SBGR	au1200fb.h	386;"	d
LCD_BACKCOLOR_SBGR_N	au1200fb.h	103;"	d
LCD_BACKCOLOR_SBGR_N	au1200fb.h	389;"	d
LCD_BBP	pnx4008/fbcommon.h	29;"	d
LCD_BPP	bf54x-lq043fb.c	102;"	d	file:
LCD_CLK	bf54x-lq043fb.c	126;"	d	file:
LCD_CLKCONTROL	au1100fb.h	198;"	d
LCD_CLKCONTROL_BF	au1200fb.h	229;"	d
LCD_CLKCONTROL_BF	au1200fb.h	515;"	d
LCD_CLKCONTROL_BF_BIT	au1100fb.h	203;"	d
LCD_CLKCONTROL_BF_MASK	au1100fb.h	204;"	d
LCD_CLKCONTROL_BF_N	au1100fb.h	205;"	d
LCD_CLKCONTROL_BF_N	au1200fb.h	231;"	d
LCD_CLKCONTROL_BF_N	au1200fb.h	517;"	d
LCD_CLKCONTROL_CDD	au1200fb.h	224;"	d
LCD_CLKCONTROL_CDD	au1200fb.h	510;"	d
LCD_CLKCONTROL_DELAY	au1200fb.h	223;"	d
LCD_CLKCONTROL_DELAY	au1200fb.h	509;"	d
LCD_CLKCONTROL_EXT	au1200fb.h	222;"	d
LCD_CLKCONTROL_EXT	au1200fb.h	508;"	d
LCD_CLKCONTROL_IB	au1100fb.h	199;"	d
LCD_CLKCONTROL_IB	au1200fb.h	225;"	d
LCD_CLKCONTROL_IB	au1200fb.h	511;"	d
LCD_CLKCONTROL_IC	au1100fb.h	200;"	d
LCD_CLKCONTROL_IC	au1200fb.h	226;"	d
LCD_CLKCONTROL_IC	au1200fb.h	512;"	d
LCD_CLKCONTROL_IH	au1100fb.h	201;"	d
LCD_CLKCONTROL_IH	au1200fb.h	227;"	d
LCD_CLKCONTROL_IH	au1200fb.h	513;"	d
LCD_CLKCONTROL_IV	au1100fb.h	202;"	d
LCD_CLKCONTROL_IV	au1200fb.h	228;"	d
LCD_CLKCONTROL_IV	au1200fb.h	514;"	d
LCD_CLKCONTROL_PCD	au1200fb.h	230;"	d
LCD_CLKCONTROL_PCD	au1200fb.h	516;"	d
LCD_CLKCONTROL_PCD_BIT	au1100fb.h	206;"	d
LCD_CLKCONTROL_PCD_MASK	au1100fb.h	207;"	d
LCD_CLKCONTROL_PCD_N	au1100fb.h	208;"	d
LCD_CLKCONTROL_PCD_N	au1200fb.h	232;"	d
LCD_CLKCONTROL_PCD_N	au1200fb.h	518;"	d
LCD_CLKD	i810/i810_regs.h	79;"	d
LCD_COLORKEYMSK_CKMB	au1200fb.h	124;"	d
LCD_COLORKEYMSK_CKMB	au1200fb.h	410;"	d
LCD_COLORKEYMSK_CKMB_N	au1200fb.h	127;"	d
LCD_COLORKEYMSK_CKMB_N	au1200fb.h	413;"	d
LCD_COLORKEYMSK_CKMG	au1200fb.h	123;"	d
LCD_COLORKEYMSK_CKMG	au1200fb.h	409;"	d
LCD_COLORKEYMSK_CKMG_N	au1200fb.h	126;"	d
LCD_COLORKEYMSK_CKMG_N	au1200fb.h	412;"	d
LCD_COLORKEYMSK_CKMR	au1200fb.h	122;"	d
LCD_COLORKEYMSK_CKMR	au1200fb.h	408;"	d
LCD_COLORKEYMSK_CKMR_N	au1200fb.h	125;"	d
LCD_COLORKEYMSK_CKMR_N	au1200fb.h	411;"	d
LCD_COLORKEY_CKB	au1200fb.h	116;"	d
LCD_COLORKEY_CKB	au1200fb.h	402;"	d
LCD_COLORKEY_CKB_N	au1200fb.h	119;"	d
LCD_COLORKEY_CKB_N	au1200fb.h	405;"	d
LCD_COLORKEY_CKG	au1200fb.h	115;"	d
LCD_COLORKEY_CKG	au1200fb.h	401;"	d
LCD_COLORKEY_CKG_N	au1200fb.h	118;"	d
LCD_COLORKEY_CKG_N	au1200fb.h	404;"	d
LCD_COLORKEY_CKR	au1200fb.h	114;"	d
LCD_COLORKEY_CKR	au1200fb.h	400;"	d
LCD_COLORKEY_CKR_N	au1200fb.h	117;"	d
LCD_COLORKEY_CKR_N	au1200fb.h	403;"	d
LCD_CONFIG	mbx/regs.h	39;"	d
LCD_CONTROL	au1100fb.h	115;"	d
LCD_CONTROL_BPP_1	au1100fb.h	152;"	d
LCD_CONTROL_BPP_12	au1100fb.h	156;"	d
LCD_CONTROL_BPP_16	au1100fb.h	157;"	d
LCD_CONTROL_BPP_2	au1100fb.h	153;"	d
LCD_CONTROL_BPP_4	au1100fb.h	154;"	d
LCD_CONTROL_BPP_8	au1100fb.h	155;"	d
LCD_CONTROL_BPP_BIT	au1100fb.h	150;"	d
LCD_CONTROL_BPP_MASK	au1100fb.h	151;"	d
LCD_CONTROL_C	au1100fb.h	131;"	d
LCD_CONTROL_CCO	au1100fb.h	139;"	d
LCD_CONTROL_DB	au1100fb.h	138;"	d
LCD_CONTROL_DEFAULT_PO	au1100fb.h	46;"	d
LCD_CONTROL_DEFAULT_PO	au1100fb.h	48;"	d
LCD_CONTROL_DEFAULT_PO	au1200fb.c	144;"	d	file:
LCD_CONTROL_DEFAULT_PO	au1200fb.c	146;"	d	file:
LCD_CONTROL_DEFAULT_SBPPF	au1100fb.h	50;"	d
LCD_CONTROL_DEFAULT_SBPPF	au1200fb.c	148;"	d	file:
LCD_CONTROL_DP	au1100fb.h	140;"	d
LCD_CONTROL_GO	au1100fb.h	158;"	d
LCD_CONTROL_MPI	au1100fb.h	147;"	d
LCD_CONTROL_PC	au1100fb.h	149;"	d
LCD_CONTROL_PO_00	au1100fb.h	143;"	d
LCD_CONTROL_PO_01	au1100fb.h	144;"	d
LCD_CONTROL_PO_10	au1100fb.h	145;"	d
LCD_CONTROL_PO_11	au1100fb.h	146;"	d
LCD_CONTROL_PO_BIT	au1100fb.h	141;"	d
LCD_CONTROL_PO_MASK	au1100fb.h	142;"	d
LCD_CONTROL_PT	au1100fb.h	148;"	d
LCD_CONTROL_SBB_1	au1100fb.h	118;"	d
LCD_CONTROL_SBB_2	au1100fb.h	119;"	d
LCD_CONTROL_SBB_3	au1100fb.h	120;"	d
LCD_CONTROL_SBB_4	au1100fb.h	121;"	d
LCD_CONTROL_SBB_BIT	au1100fb.h	116;"	d
LCD_CONTROL_SBB_MASK	au1100fb.h	117;"	d
LCD_CONTROL_SBPPF_1555	au1100fb.h	127;"	d
LCD_CONTROL_SBPPF_5551	au1100fb.h	128;"	d
LCD_CONTROL_SBPPF_556	au1100fb.h	126;"	d
LCD_CONTROL_SBPPF_565	au1100fb.h	125;"	d
LCD_CONTROL_SBPPF_655	au1100fb.h	124;"	d
LCD_CONTROL_SBPPF_BIT	au1100fb.h	122;"	d
LCD_CONTROL_SBPPF_MASK	au1100fb.h	123;"	d
LCD_CONTROL_SM_0	au1100fb.h	134;"	d
LCD_CONTROL_SM_180	au1100fb.h	136;"	d
LCD_CONTROL_SM_270	au1100fb.h	137;"	d
LCD_CONTROL_SM_90	au1100fb.h	135;"	d
LCD_CONTROL_SM_BIT	au1100fb.h	132;"	d
LCD_CONTROL_SM_MASK	au1100fb.h	133;"	d
LCD_CONTROL_WD	au1100fb.h	130;"	d
LCD_CONTROL_WP	au1100fb.h	129;"	d
LCD_CURSORCOLOR_HWCA	au1200fb.h	259;"	d
LCD_CURSORCOLOR_HWCA	au1200fb.h	545;"	d
LCD_CURSORCOLOR_HWCA_N	au1200fb.h	263;"	d
LCD_CURSORCOLOR_HWCA_N	au1200fb.h	549;"	d
LCD_CURSORCOLOR_HWCB	au1200fb.h	262;"	d
LCD_CURSORCOLOR_HWCB	au1200fb.h	548;"	d
LCD_CURSORCOLOR_HWCB_N	au1200fb.h	266;"	d
LCD_CURSORCOLOR_HWCB_N	au1200fb.h	552;"	d
LCD_CURSORCOLOR_HWCG	au1200fb.h	261;"	d
LCD_CURSORCOLOR_HWCG	au1200fb.h	547;"	d
LCD_CURSORCOLOR_HWCG_N	au1200fb.h	265;"	d
LCD_CURSORCOLOR_HWCG_N	au1200fb.h	551;"	d
LCD_CURSORCOLOR_HWCR	au1200fb.h	260;"	d
LCD_CURSORCOLOR_HWCR	au1200fb.h	546;"	d
LCD_CURSORCOLOR_HWCR_N	au1200fb.h	264;"	d
LCD_CURSORCOLOR_HWCR_N	au1200fb.h	550;"	d
LCD_CURSORPOS_HWCXOFF	au1200fb.h	249;"	d
LCD_CURSORPOS_HWCXOFF	au1200fb.h	535;"	d
LCD_CURSORPOS_HWCXOFF_N	au1200fb.h	253;"	d
LCD_CURSORPOS_HWCXOFF_N	au1200fb.h	539;"	d
LCD_CURSORPOS_HWCXPOS	au1200fb.h	250;"	d
LCD_CURSORPOS_HWCXPOS	au1200fb.h	536;"	d
LCD_CURSORPOS_HWCXPOS_N	au1200fb.h	254;"	d
LCD_CURSORPOS_HWCXPOS_N	au1200fb.h	540;"	d
LCD_CURSORPOS_HWCYOFF	au1200fb.h	251;"	d
LCD_CURSORPOS_HWCYOFF	au1200fb.h	537;"	d
LCD_CURSORPOS_HWCYOFF_N	au1200fb.h	255;"	d
LCD_CURSORPOS_HWCYOFF_N	au1200fb.h	541;"	d
LCD_CURSORPOS_HWCYPOS	au1200fb.h	252;"	d
LCD_CURSORPOS_HWCYPOS	au1200fb.h	538;"	d
LCD_CURSORPOS_HWCYPOS_N	au1200fb.h	256;"	d
LCD_CURSORPOS_HWCYPOS_N	au1200fb.h	542;"	d
LCD_CUSTOM	sis/sis.h	/^    LCD_CUSTOM,$/;"	e	enum:_SIS_LCD_TYPE
LCD_DMAADDR0	au1100fb.h	210;"	d
LCD_DMAADDR1	au1100fb.h	211;"	d
LCD_DMA_SA_BIT	au1100fb.h	212;"	d
LCD_DMA_SA_MASK	au1100fb.h	213;"	d
LCD_DMA_SA_N	au1100fb.h	214;"	d
LCD_FIFOCTRL_F0IF	au1200fb.h	275;"	d
LCD_FIFOCTRL_F0IF	au1200fb.h	561;"	d
LCD_FIFOCTRL_F0REQ	au1200fb.h	276;"	d
LCD_FIFOCTRL_F0REQ	au1200fb.h	562;"	d
LCD_FIFOCTRL_F0REQ_N	au1200fb.h	280;"	d
LCD_FIFOCTRL_F0REQ_N	au1200fb.h	566;"	d
LCD_FIFOCTRL_F1IF	au1200fb.h	273;"	d
LCD_FIFOCTRL_F1IF	au1200fb.h	559;"	d
LCD_FIFOCTRL_F1REQ	au1200fb.h	274;"	d
LCD_FIFOCTRL_F1REQ	au1200fb.h	560;"	d
LCD_FIFOCTRL_F1REQ_N	au1200fb.h	279;"	d
LCD_FIFOCTRL_F1REQ_N	au1200fb.h	565;"	d
LCD_FIFOCTRL_F2IF	au1200fb.h	271;"	d
LCD_FIFOCTRL_F2IF	au1200fb.h	557;"	d
LCD_FIFOCTRL_F2REQ	au1200fb.h	272;"	d
LCD_FIFOCTRL_F2REQ	au1200fb.h	558;"	d
LCD_FIFOCTRL_F2REQ_N	au1200fb.h	278;"	d
LCD_FIFOCTRL_F2REQ_N	au1200fb.h	564;"	d
LCD_FIFOCTRL_F3IF	au1200fb.h	269;"	d
LCD_FIFOCTRL_F3IF	au1200fb.h	555;"	d
LCD_FIFOCTRL_F3REQ	au1200fb.h	270;"	d
LCD_FIFOCTRL_F3REQ	au1200fb.h	556;"	d
LCD_FIFOCTRL_F3REQ_N	au1200fb.h	277;"	d
LCD_FIFOCTRL_F3REQ_N	au1200fb.h	563;"	d
LCD_HORZTIMING	au1100fb.h	170;"	d
LCD_HORZTIMING_HN1_BIT	au1100fb.h	174;"	d
LCD_HORZTIMING_HN1_MASK	au1100fb.h	175;"	d
LCD_HORZTIMING_HN1_N	au1100fb.h	176;"	d
LCD_HORZTIMING_HN2_BIT	au1100fb.h	171;"	d
LCD_HORZTIMING_HN2_MASK	au1100fb.h	172;"	d
LCD_HORZTIMING_HN2_N	au1100fb.h	173;"	d
LCD_HORZTIMING_HND1	au1200fb.h	207;"	d
LCD_HORZTIMING_HND1	au1200fb.h	493;"	d
LCD_HORZTIMING_HND1_N	au1200fb.h	210;"	d
LCD_HORZTIMING_HND1_N	au1200fb.h	496;"	d
LCD_HORZTIMING_HND2	au1200fb.h	206;"	d
LCD_HORZTIMING_HND2	au1200fb.h	492;"	d
LCD_HORZTIMING_HND2_N	au1200fb.h	209;"	d
LCD_HORZTIMING_HND2_N	au1200fb.h	495;"	d
LCD_HORZTIMING_HPW	au1200fb.h	208;"	d
LCD_HORZTIMING_HPW	au1200fb.h	494;"	d
LCD_HORZTIMING_HPW_BIT	au1100fb.h	177;"	d
LCD_HORZTIMING_HPW_MASK	au1100fb.h	178;"	d
LCD_HORZTIMING_HPW_N	au1100fb.h	179;"	d
LCD_HORZTIMING_HPW_N	au1200fb.h	211;"	d
LCD_HORZTIMING_HPW_N	au1200fb.h	497;"	d
LCD_HORZTIMING_PPL_BIT	au1100fb.h	180;"	d
LCD_HORZTIMING_PPL_MASK	au1100fb.h	181;"	d
LCD_HORZTIMING_PPL_N	au1100fb.h	182;"	d
LCD_HWCCON_EN	au1200fb.h	246;"	d
LCD_HWCCON_EN	au1200fb.h	532;"	d
LCD_INTENABLE	au1100fb.h	161;"	d
LCD_INTSTATUS	au1100fb.h	160;"	d
LCD_INT_IFO	au1200fb.h	196;"	d
LCD_INT_IFO	au1200fb.h	482;"	d
LCD_INT_IFU	au1200fb.h	197;"	d
LCD_INT_IFU	au1200fb.h	483;"	d
LCD_INT_OF	au1100fb.h	163;"	d
LCD_INT_OFO	au1200fb.h	198;"	d
LCD_INT_OFO	au1200fb.h	484;"	d
LCD_INT_OFU	au1200fb.h	199;"	d
LCD_INT_OFU	au1200fb.h	485;"	d
LCD_INT_S0	au1100fb.h	168;"	d
LCD_INT_S1	au1100fb.h	167;"	d
LCD_INT_SA	au1100fb.h	165;"	d
LCD_INT_SA	au1200fb.h	202;"	d
LCD_INT_SA	au1200fb.h	488;"	d
LCD_INT_SD	au1100fb.h	162;"	d
LCD_INT_SD	au1200fb.h	201;"	d
LCD_INT_SD	au1200fb.h	487;"	d
LCD_INT_SS	au1100fb.h	166;"	d
LCD_INT_SS	au1200fb.h	203;"	d
LCD_INT_SS	au1200fb.h	489;"	d
LCD_INT_UF	au1100fb.h	164;"	d
LCD_INT_WAIT	au1200fb.h	200;"	d
LCD_INT_WAIT	au1200fb.h	486;"	d
LCD_INVALID	sis/sis.h	/^    LCD_INVALID = 0,$/;"	e	enum:_SIS_LCD_TYPE
LCD_OUTMASK_MASK	au1200fb.h	283;"	d
LCD_OUTMASK_MASK	au1200fb.h	569;"	d
LCD_PALLETTEBASE	au1100fb.h	235;"	d
LCD_PALLETTE_COLOR_BI_BIT	au1100fb.h	246;"	d
LCD_PALLETTE_COLOR_BI_MASK	au1100fb.h	247;"	d
LCD_PALLETTE_COLOR_BI_N	au1100fb.h	248;"	d
LCD_PALLETTE_COLOR_GI_BIT	au1100fb.h	243;"	d
LCD_PALLETTE_COLOR_GI_MASK	au1100fb.h	244;"	d
LCD_PALLETTE_COLOR_GI_N	au1100fb.h	245;"	d
LCD_PALLETTE_COLOR_RI_BIT	au1100fb.h	240;"	d
LCD_PALLETTE_COLOR_RI_MASK	au1100fb.h	241;"	d
LCD_PALLETTE_COLOR_RI_N	au1100fb.h	242;"	d
LCD_PALLETTE_MONO_MI_BIT	au1100fb.h	236;"	d
LCD_PALLETTE_MONO_MI_MASK	au1100fb.h	237;"	d
LCD_PALLETTE_MONO_MI_N	au1100fb.h	238;"	d
LCD_PALLETTE_TFT_DC_BIT	au1100fb.h	250;"	d
LCD_PALLETTE_TFT_DC_MASK	au1100fb.h	251;"	d
LCD_PALLETTE_TFT_DC_N	au1100fb.h	252;"	d
LCD_PWMDIV	au1100fb.h	221;"	d
LCD_PWMDIV_EN	au1100fb.h	222;"	d
LCD_PWMDIV_EN	au1200fb.h	235;"	d
LCD_PWMDIV_EN	au1200fb.h	521;"	d
LCD_PWMDIV_PWMDIV	au1200fb.h	236;"	d
LCD_PWMDIV_PWMDIV	au1200fb.h	522;"	d
LCD_PWMDIV_PWMDIV_BIT	au1100fb.h	223;"	d
LCD_PWMDIV_PWMDIV_MASK	au1100fb.h	224;"	d
LCD_PWMDIV_PWMDIV_N	au1100fb.h	225;"	d
LCD_PWMDIV_PWMDIV_N	au1200fb.h	237;"	d
LCD_PWMDIV_PWMDIV_N	au1200fb.h	523;"	d
LCD_PWMHI	au1100fb.h	227;"	d
LCD_PWMHI_PWMHI0	au1200fb.h	241;"	d
LCD_PWMHI_PWMHI0	au1200fb.h	527;"	d
LCD_PWMHI_PWMHI0_BIT	au1100fb.h	231;"	d
LCD_PWMHI_PWMHI0_MASK	au1100fb.h	232;"	d
LCD_PWMHI_PWMHI0_N	au1100fb.h	233;"	d
LCD_PWMHI_PWMHI0_N	au1200fb.h	243;"	d
LCD_PWMHI_PWMHI0_N	au1200fb.h	529;"	d
LCD_PWMHI_PWMHI1	au1200fb.h	240;"	d
LCD_PWMHI_PWMHI1	au1200fb.h	526;"	d
LCD_PWMHI_PWMHI1_BIT	au1100fb.h	228;"	d
LCD_PWMHI_PWMHI1_MASK	au1100fb.h	229;"	d
LCD_PWMHI_PWMHI1_N	au1100fb.h	230;"	d
LCD_PWMHI_PWMHI1_N	au1200fb.h	242;"	d
LCD_PWMHI_PWMHI1_N	au1200fb.h	528;"	d
LCD_RESET_PIN	9331/jz4750_lcd.h	238;"	d
LCD_RESET_PIN	jz4750_lcd.h	238;"	d
LCD_RESET_PIN	jzlcd.h	92;"	d
LCD_RESET_PIN	l009_bak/jz4750_lcd.h	238;"	d
LCD_RET	9331/jz4750_lcd.h	108;"	d
LCD_RET	9331/jz4750_lcd.h	113;"	d
LCD_RET	9331/jz4750_lcd.h	118;"	d
LCD_RET	9331/jz4750_lcd.h	123;"	d
LCD_RET	9331/jz4750_lcd.h	270;"	d
LCD_RET	9331/jz4750_lcd.h	365;"	d
LCD_RET	9331/jz4750_lcd.h	370;"	d
LCD_RET	jz4750_lcd.h	108;"	d
LCD_RET	jz4750_lcd.h	113;"	d
LCD_RET	jz4750_lcd.h	118;"	d
LCD_RET	jz4750_lcd.h	123;"	d
LCD_RET	jz4750_lcd.h	270;"	d
LCD_RET	jz4750_lcd.h	365;"	d
LCD_RET	jz4750_lcd.h	370;"	d
LCD_RET	jz_toppoly_td043mgeb1.h	12;"	d
LCD_RET	jzlcd.h	239;"	d
LCD_RET	jzlcd.h	244;"	d
LCD_RET	jzlcd.h	376;"	d
LCD_RET	jzlcd.h	381;"	d
LCD_RET	jzlcd.h	386;"	d
LCD_RET	l009_bak/jz4750_lcd.h	108;"	d
LCD_RET	l009_bak/jz4750_lcd.h	113;"	d
LCD_RET	l009_bak/jz4750_lcd.h	118;"	d
LCD_RET	l009_bak/jz4750_lcd.h	123;"	d
LCD_RET	l009_bak/jz4750_lcd.h	270;"	d
LCD_RET	l009_bak/jz4750_lcd.h	365;"	d
LCD_RET	l009_bak/jz4750_lcd.h	370;"	d
LCD_SCREEN_PT	au1200fb.h	376;"	d
LCD_SCREEN_PT	au1200fb.h	90;"	d
LCD_SCREEN_PT_CDSTN	au1200fb.h	381;"	d
LCD_SCREEN_PT_CDSTN	au1200fb.h	95;"	d
LCD_SCREEN_PT_CSTN	au1200fb.h	380;"	d
LCD_SCREEN_PT_CSTN	au1200fb.h	94;"	d
LCD_SCREEN_PT_M4STN	au1200fb.h	383;"	d
LCD_SCREEN_PT_M4STN	au1200fb.h	97;"	d
LCD_SCREEN_PT_M8STN	au1200fb.h	382;"	d
LCD_SCREEN_PT_M8STN	au1200fb.h	96;"	d
LCD_SCREEN_PT_TFT	au1200fb.h	377;"	d
LCD_SCREEN_PT_TFT	au1200fb.h	91;"	d
LCD_SCREEN_SEN	au1200fb.h	371;"	d
LCD_SCREEN_SEN	au1200fb.h	85;"	d
LCD_SCREEN_SWD	au1200fb.h	375;"	d
LCD_SCREEN_SWD	au1200fb.h	89;"	d
LCD_SCREEN_SWP	au1200fb.h	374;"	d
LCD_SCREEN_SWP	au1200fb.h	88;"	d
LCD_SCREEN_SX	au1200fb.h	372;"	d
LCD_SCREEN_SX	au1200fb.h	86;"	d
LCD_SCREEN_SX_N	au1200fb.h	378;"	d
LCD_SCREEN_SX_N	au1200fb.h	92;"	d
LCD_SCREEN_SY	au1200fb.h	373;"	d
LCD_SCREEN_SY	au1200fb.h	87;"	d
LCD_SCREEN_SY_N	au1200fb.h	379;"	d
LCD_SCREEN_SY_N	au1200fb.h	93;"	d
LCD_STBY	jz_toppoly_td043mgeb1.h	13;"	d
LCD_UNKNOWN	sis/sis.h	/^    LCD_UNKNOWN$/;"	e	enum:_SIS_LCD_TYPE
LCD_VERTTIMING	au1100fb.h	184;"	d
LCD_VERTTIMING_LPP_BIT	au1100fb.h	194;"	d
LCD_VERTTIMING_LPP_MASK	au1100fb.h	195;"	d
LCD_VERTTIMING_LPP_N	au1100fb.h	196;"	d
LCD_VERTTIMING_VN1_BIT	au1100fb.h	188;"	d
LCD_VERTTIMING_VN1_MASK	au1100fb.h	189;"	d
LCD_VERTTIMING_VN1_N	au1100fb.h	190;"	d
LCD_VERTTIMING_VN2_BIT	au1100fb.h	185;"	d
LCD_VERTTIMING_VN2_MASK	au1100fb.h	186;"	d
LCD_VERTTIMING_VN2_N	au1100fb.h	187;"	d
LCD_VERTTIMING_VND1	au1200fb.h	215;"	d
LCD_VERTTIMING_VND1	au1200fb.h	501;"	d
LCD_VERTTIMING_VND1_N	au1200fb.h	218;"	d
LCD_VERTTIMING_VND1_N	au1200fb.h	504;"	d
LCD_VERTTIMING_VND2	au1200fb.h	214;"	d
LCD_VERTTIMING_VND2	au1200fb.h	500;"	d
LCD_VERTTIMING_VND2_N	au1200fb.h	217;"	d
LCD_VERTTIMING_VND2_N	au1200fb.h	503;"	d
LCD_VERTTIMING_VPW	au1200fb.h	216;"	d
LCD_VERTTIMING_VPW	au1200fb.h	502;"	d
LCD_VERTTIMING_VPW_BIT	au1100fb.h	191;"	d
LCD_VERTTIMING_VPW_MASK	au1100fb.h	192;"	d
LCD_VERTTIMING_VPW_N	au1100fb.h	193;"	d
LCD_VERTTIMING_VPW_N	au1200fb.h	219;"	d
LCD_VERTTIMING_VPW_N	au1200fb.h	505;"	d
LCD_WINBUFCTRL_DB	au1200fb.h	192;"	d
LCD_WINBUFCTRL_DB	au1200fb.h	478;"	d
LCD_WINBUFCTRL_DBN	au1200fb.h	193;"	d
LCD_WINBUFCTRL_DBN	au1200fb.h	479;"	d
LCD_WINCTRL0_A	au1200fb.h	132;"	d
LCD_WINCTRL0_A	au1200fb.h	418;"	d
LCD_WINCTRL0_AEN	au1200fb.h	133;"	d
LCD_WINCTRL0_AEN	au1200fb.h	419;"	d
LCD_WINCTRL0_A_N	au1200fb.h	136;"	d
LCD_WINCTRL0_A_N	au1200fb.h	422;"	d
LCD_WINCTRL0_OX	au1200fb.h	130;"	d
LCD_WINCTRL0_OX	au1200fb.h	416;"	d
LCD_WINCTRL0_OX_N	au1200fb.h	134;"	d
LCD_WINCTRL0_OX_N	au1200fb.h	420;"	d
LCD_WINCTRL0_OY	au1200fb.h	131;"	d
LCD_WINCTRL0_OY	au1200fb.h	417;"	d
LCD_WINCTRL0_OY_N	au1200fb.h	135;"	d
LCD_WINCTRL0_OY_N	au1200fb.h	421;"	d
LCD_WINCTRL1_CCO	au1200fb.h	142;"	d
LCD_WINCTRL1_CCO	au1200fb.h	428;"	d
LCD_WINCTRL1_FRM	au1200fb.h	141;"	d
LCD_WINCTRL1_FRM	au1200fb.h	427;"	d
LCD_WINCTRL1_FRM_12BPP	au1200fb.h	150;"	d
LCD_WINCTRL1_FRM_12BPP	au1200fb.h	436;"	d
LCD_WINCTRL1_FRM_16BPP556	au1200fb.h	153;"	d
LCD_WINCTRL1_FRM_16BPP556	au1200fb.h	439;"	d
LCD_WINCTRL1_FRM_16BPP565	au1200fb.h	152;"	d
LCD_WINCTRL1_FRM_16BPP565	au1200fb.h	438;"	d
LCD_WINCTRL1_FRM_16BPP655	au1200fb.h	151;"	d
LCD_WINCTRL1_FRM_16BPP655	au1200fb.h	437;"	d
LCD_WINCTRL1_FRM_16BPPA1555	au1200fb.h	156;"	d
LCD_WINCTRL1_FRM_16BPPA1555	au1200fb.h	442;"	d
LCD_WINCTRL1_FRM_16BPPA5551	au1200fb.h	157;"	d
LCD_WINCTRL1_FRM_16BPPA5551	au1200fb.h	443;"	d
LCD_WINCTRL1_FRM_16BPPI1555	au1200fb.h	154;"	d
LCD_WINCTRL1_FRM_16BPPI1555	au1200fb.h	440;"	d
LCD_WINCTRL1_FRM_16BPPI5551	au1200fb.h	155;"	d
LCD_WINCTRL1_FRM_16BPPI5551	au1200fb.h	441;"	d
LCD_WINCTRL1_FRM_1BPP	au1200fb.h	146;"	d
LCD_WINCTRL1_FRM_1BPP	au1200fb.h	432;"	d
LCD_WINCTRL1_FRM_24BPP	au1200fb.h	158;"	d
LCD_WINCTRL1_FRM_24BPP	au1200fb.h	444;"	d
LCD_WINCTRL1_FRM_2BPP	au1200fb.h	147;"	d
LCD_WINCTRL1_FRM_2BPP	au1200fb.h	433;"	d
LCD_WINCTRL1_FRM_32BPP	au1200fb.h	159;"	d
LCD_WINCTRL1_FRM_32BPP	au1200fb.h	445;"	d
LCD_WINCTRL1_FRM_4BPP	au1200fb.h	148;"	d
LCD_WINCTRL1_FRM_4BPP	au1200fb.h	434;"	d
LCD_WINCTRL1_FRM_8BPP	au1200fb.h	149;"	d
LCD_WINCTRL1_FRM_8BPP	au1200fb.h	435;"	d
LCD_WINCTRL1_PIPE	au1200fb.h	140;"	d
LCD_WINCTRL1_PIPE	au1200fb.h	426;"	d
LCD_WINCTRL1_PO	au1200fb.h	143;"	d
LCD_WINCTRL1_PO	au1200fb.h	429;"	d
LCD_WINCTRL1_PO_00	au1200fb.h	161;"	d
LCD_WINCTRL1_PO_00	au1200fb.h	447;"	d
LCD_WINCTRL1_PO_01	au1200fb.h	162;"	d
LCD_WINCTRL1_PO_01	au1200fb.h	448;"	d
LCD_WINCTRL1_PO_10	au1200fb.h	163;"	d
LCD_WINCTRL1_PO_10	au1200fb.h	449;"	d
LCD_WINCTRL1_PO_11	au1200fb.h	164;"	d
LCD_WINCTRL1_PO_11	au1200fb.h	450;"	d
LCD_WINCTRL1_PO_16BPP	au1200fb.c	199;"	d	file:
LCD_WINCTRL1_PO_16BPP	au1200fb.c	201;"	d	file:
LCD_WINCTRL1_PRI	au1200fb.h	139;"	d
LCD_WINCTRL1_PRI	au1200fb.h	425;"	d
LCD_WINCTRL1_PRI_N	au1200fb.h	160;"	d
LCD_WINCTRL1_PRI_N	au1200fb.h	446;"	d
LCD_WINCTRL1_SZX	au1200fb.h	144;"	d
LCD_WINCTRL1_SZX	au1200fb.h	430;"	d
LCD_WINCTRL1_SZX_N	au1200fb.h	165;"	d
LCD_WINCTRL1_SZX_N	au1200fb.h	451;"	d
LCD_WINCTRL1_SZY	au1200fb.h	145;"	d
LCD_WINCTRL1_SZY	au1200fb.h	431;"	d
LCD_WINCTRL1_SZY_N	au1200fb.h	166;"	d
LCD_WINCTRL1_SZY_N	au1200fb.h	452;"	d
LCD_WINCTRL2_BX	au1200fb.h	172;"	d
LCD_WINCTRL2_BX	au1200fb.h	458;"	d
LCD_WINCTRL2_BX_N	au1200fb.h	183;"	d
LCD_WINCTRL2_BX_N	au1200fb.h	469;"	d
LCD_WINCTRL2_CKMODE	au1200fb.h	169;"	d
LCD_WINCTRL2_CKMODE	au1200fb.h	455;"	d
LCD_WINCTRL2_CKMODE_00	au1200fb.h	175;"	d
LCD_WINCTRL2_CKMODE_00	au1200fb.h	461;"	d
LCD_WINCTRL2_CKMODE_01	au1200fb.h	176;"	d
LCD_WINCTRL2_CKMODE_01	au1200fb.h	462;"	d
LCD_WINCTRL2_CKMODE_10	au1200fb.h	177;"	d
LCD_WINCTRL2_CKMODE_10	au1200fb.h	463;"	d
LCD_WINCTRL2_CKMODE_11	au1200fb.h	178;"	d
LCD_WINCTRL2_CKMODE_11	au1200fb.h	464;"	d
LCD_WINCTRL2_DBM	au1200fb.h	170;"	d
LCD_WINCTRL2_DBM	au1200fb.h	456;"	d
LCD_WINCTRL2_RAM	au1200fb.h	171;"	d
LCD_WINCTRL2_RAM	au1200fb.h	457;"	d
LCD_WINCTRL2_RAM_BUFFER	au1200fb.h	182;"	d
LCD_WINCTRL2_RAM_BUFFER	au1200fb.h	468;"	d
LCD_WINCTRL2_RAM_GAMMA	au1200fb.h	181;"	d
LCD_WINCTRL2_RAM_GAMMA	au1200fb.h	467;"	d
LCD_WINCTRL2_RAM_NONE	au1200fb.h	179;"	d
LCD_WINCTRL2_RAM_NONE	au1200fb.h	465;"	d
LCD_WINCTRL2_RAM_PALETTE	au1200fb.h	180;"	d
LCD_WINCTRL2_RAM_PALETTE	au1200fb.h	466;"	d
LCD_WINCTRL2_SCX	au1200fb.h	173;"	d
LCD_WINCTRL2_SCX	au1200fb.h	459;"	d
LCD_WINCTRL2_SCX_1	au1200fb.h	184;"	d
LCD_WINCTRL2_SCX_1	au1200fb.h	470;"	d
LCD_WINCTRL2_SCX_2	au1200fb.h	185;"	d
LCD_WINCTRL2_SCX_2	au1200fb.h	471;"	d
LCD_WINCTRL2_SCX_4	au1200fb.h	186;"	d
LCD_WINCTRL2_SCX_4	au1200fb.h	472;"	d
LCD_WINCTRL2_SCY	au1200fb.h	174;"	d
LCD_WINCTRL2_SCY	au1200fb.h	460;"	d
LCD_WINCTRL2_SCY_1	au1200fb.h	187;"	d
LCD_WINCTRL2_SCY_1	au1200fb.h	473;"	d
LCD_WINCTRL2_SCY_2	au1200fb.h	188;"	d
LCD_WINCTRL2_SCY_2	au1200fb.h	474;"	d
LCD_WINCTRL2_SCY_4	au1200fb.h	189;"	d
LCD_WINCTRL2_SCY_4	au1200fb.h	475;"	d
LCD_WINENABLE_WEN0	au1200fb.h	111;"	d
LCD_WINENABLE_WEN0	au1200fb.h	397;"	d
LCD_WINENABLE_WEN1	au1200fb.h	110;"	d
LCD_WINENABLE_WEN1	au1200fb.h	396;"	d
LCD_WINENABLE_WEN2	au1200fb.h	109;"	d
LCD_WINENABLE_WEN2	au1200fb.h	395;"	d
LCD_WINENABLE_WEN3	au1200fb.h	108;"	d
LCD_WINENABLE_WEN3	au1200fb.h	394;"	d
LCD_WORDS	au1100fb.h	216;"	d
LCD_WRD_WRDS_BIT	au1100fb.h	217;"	d
LCD_WRD_WRDS_MASK	au1100fb.h	218;"	d
LCD_WRD_WRDS_N	au1100fb.h	219;"	d
LCD_X_PAD	pnx4008/fbcommon.h	28;"	d
LCD_X_RES	bf54x-lq043fb.c	99;"	d	file:
LCD_X_RES	pnx4008/fbcommon.h	26;"	d
LCD_Y_RES	bf54x-lq043fb.c	100;"	d	file:
LCD_Y_RES	pnx4008/fbcommon.h	27;"	d
LCD_pm_dev	au1200fb.c	/^au1xxx_power_dev_t *LCD_pm_dev;$/;"	v
LCDclk	savage/savagefb.h	/^	int MCLK, REFCLK, LCDclk;$/;"	m	struct:savagefb_par
LEAVE	jz4750_android_ipu.c	54;"	d	file:
LEAVE	jz4750_android_ipu.c	67;"	d	file:
LEFT_CLIP	sis/sis_accel.h	124;"	d
LEO_CUR_ENABLE	leo.c	72;"	d	file:
LEO_CUR_PROGRESS	leo.c	74;"	d	file:
LEO_CUR_TYPE_CMAP	leo.c	79;"	d	file:
LEO_CUR_TYPE_IMAGE	leo.c	78;"	d	file:
LEO_CUR_TYPE_MASK	leo.c	77;"	d	file:
LEO_CUR_UPDATE	leo.c	73;"	d	file:
LEO_CUR_UPDATECMAP	leo.c	75;"	d	file:
LEO_FLAG_BLANKED	leo.c	193;"	d	file:
LEO_KRN_CSR_ENABLE	leo.c	96;"	d	file:
LEO_KRN_CSR_PROGRESS	leo.c	97;"	d	file:
LEO_KRN_CSR_UNK	leo.c	98;"	d	file:
LEO_KRN_CSR_UNK2	leo.c	99;"	d	file:
LEO_KRN_TYPE_CLUT0	leo.c	89;"	d	file:
LEO_KRN_TYPE_CLUT1	leo.c	90;"	d	file:
LEO_KRN_TYPE_CLUT2	leo.c	91;"	d	file:
LEO_KRN_TYPE_CLUTDATA	leo.c	95;"	d	file:
LEO_KRN_TYPE_UNK	leo.c	93;"	d	file:
LEO_KRN_TYPE_VIDEO	leo.c	94;"	d	file:
LEO_KRN_TYPE_WID	leo.c	92;"	d	file:
LEO_OFF_LC_SS0_KRN	leo.c	58;"	d	file:
LEO_OFF_LC_SS0_USR	leo.c	59;"	d	file:
LEO_OFF_LC_SS1_KRN	leo.c	60;"	d	file:
LEO_OFF_LC_SS1_USR	leo.c	61;"	d	file:
LEO_OFF_LD_GBL	leo.c	64;"	d	file:
LEO_OFF_LD_SS0	leo.c	62;"	d	file:
LEO_OFF_LD_SS1	leo.c	63;"	d	file:
LEO_OFF_LX_CURSOR	leo.c	66;"	d	file:
LEO_OFF_LX_KRN	leo.c	65;"	d	file:
LEO_OFF_SS0	leo.c	67;"	d	file:
LEO_OFF_SS1	leo.c	68;"	d	file:
LEO_OFF_UNK	leo.c	69;"	d	file:
LEO_OFF_UNK2	leo.c	70;"	d	file:
LEO_SS1_MISC_ENABLE	leo.c	171;"	d	file:
LEO_SS1_MISC_STEREO	leo.c	172;"	d	file:
LEVEL_STEP	nvidia/nv_backlight.c	29;"	d	file:
LEVEL_STEP	riva/fbdev.c	286;"	d	file:
LFBsize	sis/sis.h	/^	unsigned long	UMAsize, LFBsize;$/;"	m	struct:sis_video_info
LINE	sis/sis_accel.h	61;"	d
LINE_COLOR	nvidia/nv_dma.h	84;"	d
LINE_DELAY	atafb.c	2085;"	d	file:
LINE_FORMAT	nvidia/nv_dma.h	80;"	d
LINE_FORMAT_DEPTH16	nvidia/nv_dma.h	82;"	d
LINE_FORMAT_DEPTH24	nvidia/nv_dma.h	83;"	d
LINE_FORMAT_DEPTH8	nvidia/nv_dma.h	81;"	d
LINE_LINES	nvidia/nv_dma.h	86;"	d
LINE_LINES_POINT0_X	nvidia/nv_dma.h	88;"	d
LINE_LINES_POINT0_Y	nvidia/nv_dma.h	89;"	d
LINE_LINES_POINT1_X	nvidia/nv_dma.h	90;"	d
LINE_LINES_POINT1_Y	nvidia/nv_dma.h	91;"	d
LINE_MAX_LINES	nvidia/nv_dma.h	85;"	d
LMCEMR	mbx/regs.h	69;"	d
LMCFG	mbx/regs.h	66;"	d
LMCFG_LMA_DS	mbx/reg_bits.h	128;"	d
LMCFG_LMA_TS	mbx/reg_bits.h	131;"	d
LMCFG_LMC_DS	mbx/reg_bits.h	126;"	d
LMCFG_LMC_TS	mbx/reg_bits.h	129;"	d
LMCFG_LMD_DS	mbx/reg_bits.h	127;"	d
LMCFG_LMD_TS	mbx/reg_bits.h	130;"	d
LMPROTCFG	mbx/regs.h	75;"	d
LMPROTERR	mbx/regs.h	76;"	d
LMPROTMAX	mbx/regs.h	74;"	d
LMPROTMIN	mbx/regs.h	73;"	d
LMPWR	mbx/regs.h	67;"	d
LMPWRSTAT	mbx/regs.h	68;"	d
LMPWRSTAT_MC_PWR_ACT	mbx/reg_bits.h	141;"	d
LMPWRSTAT_MC_PWR_CNT	mbx/reg_bits.h	140;"	d
LMPWRSTAT_MC_PWR_DPD	mbx/reg_bits.h	143;"	d
LMPWRSTAT_MC_PWR_SRM	mbx/reg_bits.h	142;"	d
LMPWR_MC_PWR_ACT	mbx/reg_bits.h	135;"	d
LMPWR_MC_PWR_CNT	mbx/reg_bits.h	134;"	d
LMPWR_MC_PWR_DPD	mbx/reg_bits.h	137;"	d
LMPWR_MC_PWR_SRM	mbx/reg_bits.h	136;"	d
LMREFRESH	mbx/regs.h	72;"	d
LMREFRESH_TREF	mbx/reg_bits.h	178;"	d
LMRST	mbx/regs.h	65;"	d
LMRST_MC_RST	mbx/reg_bits.h	123;"	d
LMTIM	mbx/regs.h	71;"	d
LMTIM_TDPL	mbx/reg_bits.h	174;"	d
LMTIM_TRAS	mbx/reg_bits.h	166;"	d
LMTIM_TRC	mbx/reg_bits.h	172;"	d
LMTIM_TRCD	mbx/reg_bits.h	170;"	d
LMTIM_TRP	mbx/reg_bits.h	168;"	d
LMTYPE	mbx/regs.h	70;"	d
LMTYPE_BKSZ	mbx/reg_bits.h	150;"	d
LMTYPE_BKSZ_1	mbx/reg_bits.h	151;"	d
LMTYPE_BKSZ_2	mbx/reg_bits.h	152;"	d
LMTYPE_CASLAT	mbx/reg_bits.h	146;"	d
LMTYPE_CASLAT_1	mbx/reg_bits.h	147;"	d
LMTYPE_CASLAT_2	mbx/reg_bits.h	148;"	d
LMTYPE_CASLAT_3	mbx/reg_bits.h	149;"	d
LMTYPE_COLSZ	mbx/reg_bits.h	157;"	d
LMTYPE_COLSZ_10	mbx/reg_bits.h	161;"	d
LMTYPE_COLSZ_11	mbx/reg_bits.h	162;"	d
LMTYPE_COLSZ_12	mbx/reg_bits.h	163;"	d
LMTYPE_COLSZ_7	mbx/reg_bits.h	158;"	d
LMTYPE_COLSZ_8	mbx/reg_bits.h	159;"	d
LMTYPE_COLSZ_9	mbx/reg_bits.h	160;"	d
LMTYPE_ROWSZ	mbx/reg_bits.h	153;"	d
LMTYPE_ROWSZ_11	mbx/reg_bits.h	154;"	d
LMTYPE_ROWSZ_12	mbx/reg_bits.h	155;"	d
LMTYPE_ROWSZ_13	mbx/reg_bits.h	156;"	d
LOAD_FIXED_STATE	riva/riva_hw.c	1362;"	d	file:
LOAD_FIXED_STATE_15BPP	riva/riva_hw.c	1368;"	d	file:
LOAD_FIXED_STATE_16BPP	riva/riva_hw.c	1371;"	d	file:
LOAD_FIXED_STATE_32BPP	riva/riva_hw.c	1374;"	d	file:
LOAD_FIXED_STATE_8BPP	riva/riva_hw.c	1365;"	d	file:
LOAD_SCAN_EX	i810/i810.h	78;"	d
LOAD_SCAN_INC	i810/i810.h	77;"	d
LOCKUP	i810/i810.h	206;"	d
LOCOMOLCD_SUSPENDED	backlight/locomolcd.c	32;"	d	file:
LOWER_NIBBLE	edid.h	63;"	d
LR	matrox/matroxfb_g450.c	493;"	d	file:
LR	matrox/matroxfb_maven.c	509;"	d	file:
LRING	i810/i810_regs.h	36;"	d
LRP	matrox/matroxfb_maven.c	510;"	d	file:
LTV_CHS_384	backlight/ltv350qv.h	40;"	d
LTV_CHS_480	backlight/ltv350qv.h	41;"	d
LTV_CHS_492	backlight/ltv350qv.h	42;"	d
LTV_CLW	backlight/ltv350qv.h	65;"	d
LTV_DATACTL	backlight/ltv350qv.h	18;"	d
LTV_DF_RGB	backlight/ltv350qv.h	43;"	d
LTV_DF_RGBX	backlight/ltv350qv.h	44;"	d
LTV_DF_XRGB	backlight/ltv350qv.h	45;"	d
LTV_DPL_SAMPLE_FALLING	backlight/ltv350qv.h	57;"	d
LTV_DPL_SAMPLE_RISING	backlight/ltv350qv.h	56;"	d
LTV_DRIVE_CURRENT	backlight/ltv350qv.h	87;"	d
LTV_DSC	backlight/ltv350qv.h	73;"	d
LTV_DS_D_TO_S	backlight/ltv350qv.h	38;"	d
LTV_DS_SAME	backlight/ltv350qv.h	37;"	d
LTV_DS_S_TO_D	backlight/ltv350qv.h	39;"	d
LTV_ENTRY_MODE	backlight/ltv350qv.h	19;"	d
LTV_EPL_ACTIVE_HIGH	backlight/ltv350qv.h	59;"	d
LTV_EPL_ACTIVE_LOW	backlight/ltv350qv.h	58;"	d
LTV_EQ	backlight/ltv350qv.h	81;"	d
LTV_FHN	backlight/ltv350qv.h	75;"	d
LTV_FTI	backlight/ltv350qv.h	76;"	d
LTV_FWI	backlight/ltv350qv.h	77;"	d
LTV_GAMMA	backlight/ltv350qv.h	27;"	d
LTV_GAON	backlight/ltv350qv.h	66;"	d
LTV_GATECTL1	backlight/ltv350qv.h	20;"	d
LTV_GATECTL2	backlight/ltv350qv.h	21;"	d
LTV_GIF	backlight/ltv350qv.h	74;"	d
LTV_HBP	backlight/ltv350qv.h	23;"	d
LTV_HSPL_ACTIVE_HIGH	backlight/ltv350qv.h	55;"	d
LTV_HSPL_ACTIVE_LOW	backlight/ltv350qv.h	54;"	d
LTV_ID	backlight/ltv350qv.h	16;"	d
LTV_IFCTL	backlight/ltv350qv.h	17;"	d
LTV_IM	backlight/ltv350qv.h	30;"	d
LTV_NL	backlight/ltv350qv.h	34;"	d
LTV_NMD	backlight/ltv350qv.h	31;"	d
LTV_NW_INV_1LINE	backlight/ltv350qv.h	71;"	d
LTV_NW_INV_2LINE	backlight/ltv350qv.h	72;"	d
LTV_NW_INV_FRAME	backlight/ltv350qv.h	70;"	d
LTV_OPC_DATA	backlight/ltv350qv.h	14;"	d
LTV_OPC_INDEX	backlight/ltv350qv.h	13;"	d
LTV_POWER_ON	backlight/ltv350qv.h	86;"	d
LTV_PWRCTL1	backlight/ltv350qv.h	25;"	d
LTV_PWRCTL2	backlight/ltv350qv.h	26;"	d
LTV_REV	backlight/ltv350qv.h	33;"	d
LTV_RGB_BGR	backlight/ltv350qv.h	47;"	d
LTV_RGB_GRB	backlight/ltv350qv.h	48;"	d
LTV_RGB_RBG	backlight/ltv350qv.h	49;"	d
LTV_RGB_RGB	backlight/ltv350qv.h	46;"	d
LTV_SDR	backlight/ltv350qv.h	67;"	d
LTV_SDT	backlight/ltv350qv.h	80;"	d
LTV_SOTCTL	backlight/ltv350qv.h	24;"	d
LTV_SSMD	backlight/ltv350qv.h	32;"	d
LTV_SS_LEFT_TO_RIGHT	backlight/ltv350qv.h	60;"	d
LTV_SS_RIGHT_TO_LEFT	backlight/ltv350qv.h	61;"	d
LTV_STB	backlight/ltv350qv.h	62;"	d
LTV_SUPPLY_CURRENT	backlight/ltv350qv.h	88;"	d
LTV_VBP	backlight/ltv350qv.h	22;"	d
LTV_VCOMH_VOLTAGE	backlight/ltv350qv.h	93;"	d
LTV_VCOML_ENABLE	backlight/ltv350qv.h	91;"	d
LTV_VCOML_VOLTAGE	backlight/ltv350qv.h	92;"	d
LTV_VCOMOUT_ENABLE	backlight/ltv350qv.h	85;"	d
LTV_VCOM_DISABLE	backlight/ltv350qv.h	84;"	d
LTV_VSPL_ACTIVE_HIGH	backlight/ltv350qv.h	53;"	d
LTV_VSPL_ACTIVE_LOW	backlight/ltv350qv.h	52;"	d
LUT_USES	kyro/STG4000Reg.h	/^} LUT_USES;$/;"	t	typeref:enum:_LUT_USES
LVDS	intelfb/intelfbhw.h	268;"	d
LVDS	nvidia/nv_type.h	/^	int LVDS;$/;"	m	struct:nvidia_par
LVDSDataLen	sis/initdef.h	584;"	d
LVDSDesDataLen	sis/initdef.h	585;"	d
LVDSHL	sis/vstruct.h	/^	int				LVDSHL;$/;"	m	struct:SiS_Private
LVDSHPosTableSize	sis/initdef.h	635;"	d
LVDSVPosTableSize	sis/initdef.h	636;"	d
LVDS_PORT	intelfb/intelfbhw.h	22;"	d
Lcdcfg_In_Fmt	mbx/reg_bits.h	91;"	d
Lin	riva/riva_hw.h	/^    } Lin[16];              \/* end of aliased methods in array      -047f*\/$/;"	m	struct:__anon74	typeref:struct:__anon74::__anon75
Lin32	riva/riva_hw.h	/^    } Lin32[8];             \/* end of aliased methods in array      -04ff*\/$/;"	m	struct:__anon74	typeref:struct:__anon74::__anon76
Line	riva/riva_hw.h	/^    RivaLine                __iomem *Line;$/;"	m	struct:_riva_hw_inst
LineCompareOff	sis/initdef.h	156;"	d
Lmrefresh_Tref	mbx/reg_bits.h	179;"	d
Lmtim_Tdpl	mbx/reg_bits.h	175;"	d
Lmtim_Tras	mbx/reg_bits.h	167;"	d
Lmtim_Trc	mbx/reg_bits.h	173;"	d
Lmtim_Trcd	mbx/reg_bits.h	171;"	d
Lmtim_Trp	mbx/reg_bits.h	169;"	d
LoadDACFlag	sis/initdef.h	126;"	d
LoadStateExt	riva/riva_hw.c	/^static void LoadStateExt$/;"	f	file:
LoadStateExt	riva/riva_hw.h	/^    void (*LoadStateExt)(struct _riva_hw_inst *,struct _riva_hw_state *);$/;"	m	struct:_riva_hw_inst
LockUnlock	riva/riva_hw.h	/^    void (*LockUnlock)(struct _riva_hw_inst *, int);$/;"	m	struct:_riva_hw_inst
LoopLatency	aty/aty128fb.c	/^	u8 LoopLatency;$/;"	m	struct:aty128_meminfo	file:
LowModeTests	sis/initdef.h	184;"	d
M	i810/i810.h	/^	u32 pixclock, M, N, P;$/;"	m	struct:mode_registers
M1064_CURPOSXH	matrox/matroxfb_DAC1064.h	25;"	d
M1064_CURPOSXL	matrox/matroxfb_DAC1064.h	24;"	d
M1064_CURPOSYH	matrox/matroxfb_DAC1064.h	27;"	d
M1064_CURPOSYL	matrox/matroxfb_DAC1064.h	26;"	d
M1064_INDEX	matrox/matroxfb_DAC1064.h	18;"	d
M1064_PALDATA	matrox/matroxfb_DAC1064.h	20;"	d
M1064_PALRDADD	matrox/matroxfb_DAC1064.h	22;"	d
M1064_PALWRADD	matrox/matroxfb_DAC1064.h	19;"	d
M1064_PIXRDMSK	matrox/matroxfb_DAC1064.h	21;"	d
M1064_XCOLKEYH	matrox/matroxfb_DAC1064.h	139;"	d
M1064_XCOLKEYL	matrox/matroxfb_DAC1064.h	138;"	d
M1064_XCOLKEYMASKH	matrox/matroxfb_DAC1064.h	137;"	d
M1064_XCOLKEYMASKL	matrox/matroxfb_DAC1064.h	136;"	d
M1064_XCRCBITSEL	matrox/matroxfb_DAC1064.h	135;"	d
M1064_XCRCREMH	matrox/matroxfb_DAC1064.h	134;"	d
M1064_XCRCREML	matrox/matroxfb_DAC1064.h	133;"	d
M1064_XCURADDH	matrox/matroxfb_DAC1064.h	30;"	d
M1064_XCURADDL	matrox/matroxfb_DAC1064.h	29;"	d
M1064_XCURCOL0BLUE	matrox/matroxfb_DAC1064.h	53;"	d
M1064_XCURCOL0GREEN	matrox/matroxfb_DAC1064.h	52;"	d
M1064_XCURCOL0RED	matrox/matroxfb_DAC1064.h	51;"	d
M1064_XCURCOL1BLUE	matrox/matroxfb_DAC1064.h	56;"	d
M1064_XCURCOL1GREEN	matrox/matroxfb_DAC1064.h	55;"	d
M1064_XCURCOL1RED	matrox/matroxfb_DAC1064.h	54;"	d
M1064_XCURCOL2BLUE	matrox/matroxfb_DAC1064.h	60;"	d
M1064_XCURCOL2GREEN	matrox/matroxfb_DAC1064.h	59;"	d
M1064_XCURCOL2RED	matrox/matroxfb_DAC1064.h	58;"	d
M1064_XCURCTRL	matrox/matroxfb_DAC1064.h	31;"	d
M1064_XCURCTRL_3COLOR	matrox/matroxfb_DAC1064.h	33;"	d
M1064_XCURCTRL_DIS	matrox/matroxfb_DAC1064.h	32;"	d
M1064_XCURCTRL_XGA	matrox/matroxfb_DAC1064.h	34;"	d
M1064_XCURCTRL_XWIN	matrox/matroxfb_DAC1064.h	35;"	d
M1064_XDVICLKCTRL	matrox/matroxfb_DAC1064.h	57;"	d
M1064_XDVICLKCTRL_C1DVICLKEN	matrox/matroxfb_DAC1064.h	44;"	d
M1064_XDVICLKCTRL_C1DVICLKSEL	matrox/matroxfb_DAC1064.h	40;"	d
M1064_XDVICLKCTRL_C2DVICLKEN	matrox/matroxfb_DAC1064.h	48;"	d
M1064_XDVICLKCTRL_C2DVICLKSEL	matrox/matroxfb_DAC1064.h	42;"	d
M1064_XDVICLKCTRL_DVIDATAPATHSEL	matrox/matroxfb_DAC1064.h	38;"	d
M1064_XDVICLKCTRL_DVILOOPCTL	matrox/matroxfb_DAC1064.h	46;"	d
M1064_XDVICLKCTRL_P1LOOPBWDTCTL	matrox/matroxfb_DAC1064.h	50;"	d
M1064_XGENCTRL	matrox/matroxfb_DAC1064.h	87;"	d
M1064_XGENCTRL_ALPHA_DIS	matrox/matroxfb_DAC1064.h	90;"	d
M1064_XGENCTRL_ALPHA_EN	matrox/matroxfb_DAC1064.h	91;"	d
M1064_XGENCTRL_BLACK_0IRE	matrox/matroxfb_DAC1064.h	92;"	d
M1064_XGENCTRL_BLACK_75IRE	matrox/matroxfb_DAC1064.h	93;"	d
M1064_XGENCTRL_NO_SYNC_ON_GREEN	matrox/matroxfb_DAC1064.h	95;"	d
M1064_XGENCTRL_SYNC_ON_GREEN	matrox/matroxfb_DAC1064.h	94;"	d
M1064_XGENCTRL_SYNC_ON_GREEN_MASK	matrox/matroxfb_DAC1064.h	96;"	d
M1064_XGENCTRL_VS_0	matrox/matroxfb_DAC1064.h	88;"	d
M1064_XGENCTRL_VS_1	matrox/matroxfb_DAC1064.h	89;"	d
M1064_XGENIOCTRL	matrox/matroxfb_DAC1064.h	117;"	d
M1064_XGENIODATA	matrox/matroxfb_DAC1064.h	118;"	d
M1064_XMISCCTRL	matrox/matroxfb_DAC1064.h	97;"	d
M1064_XMISCCTRL_DAC_6BIT	matrox/matroxfb_DAC1064.h	107;"	d
M1064_XMISCCTRL_DAC_8BIT	matrox/matroxfb_DAC1064.h	108;"	d
M1064_XMISCCTRL_DAC_DIS	matrox/matroxfb_DAC1064.h	98;"	d
M1064_XMISCCTRL_DAC_EN	matrox/matroxfb_DAC1064.h	99;"	d
M1064_XMISCCTRL_DAC_WIDTHMASK	matrox/matroxfb_DAC1064.h	109;"	d
M1064_XMISCCTRL_LUT_DIS	matrox/matroxfb_DAC1064.h	110;"	d
M1064_XMISCCTRL_LUT_EN	matrox/matroxfb_DAC1064.h	111;"	d
M1064_XMISCCTRL_MFC_DIS	matrox/matroxfb_DAC1064.h	102;"	d
M1064_XMISCCTRL_MFC_MAFC	matrox/matroxfb_DAC1064.h	101;"	d
M1064_XMISCCTRL_MFC_VGA	matrox/matroxfb_DAC1064.h	100;"	d
M1064_XMULCTRL	matrox/matroxfb_DAC1064.h	65;"	d
M1064_XMULCTRL_2G8V16	matrox/matroxfb_DAC1064.h	71;"	d
M1064_XMULCTRL_DEPTH_15BPP_1BPP	matrox/matroxfb_DAC1064.h	67;"	d
M1064_XMULCTRL_DEPTH_16BPP	matrox/matroxfb_DAC1064.h	68;"	d
M1064_XMULCTRL_DEPTH_24BPP	matrox/matroxfb_DAC1064.h	69;"	d
M1064_XMULCTRL_DEPTH_24BPP_8BPP	matrox/matroxfb_DAC1064.h	70;"	d
M1064_XMULCTRL_DEPTH_32BPP	matrox/matroxfb_DAC1064.h	73;"	d
M1064_XMULCTRL_DEPTH_8BPP	matrox/matroxfb_DAC1064.h	66;"	d
M1064_XMULCTRL_G16V16	matrox/matroxfb_DAC1064.h	72;"	d
M1064_XMULCTRL_GRAPHICS_PALETIZED	matrox/matroxfb_DAC1064.h	74;"	d
M1064_XMULCTRL_VIDEO_PALETIZED	matrox/matroxfb_DAC1064.h	75;"	d
M1064_XOUTPUTCONN	matrox/matroxfb_DAC1064.h	154;"	d
M1064_XPANMODE	matrox/matroxfb_DAC1064.h	164;"	d
M1064_XPIXCLKCTRL	matrox/matroxfb_DAC1064.h	76;"	d
M1064_XPIXCLKCTRL_DIS	matrox/matroxfb_DAC1064.h	84;"	d
M1064_XPIXCLKCTRL_EN	matrox/matroxfb_DAC1064.h	83;"	d
M1064_XPIXCLKCTRL_PLL_DOWN	matrox/matroxfb_DAC1064.h	85;"	d
M1064_XPIXCLKCTRL_PLL_UP	matrox/matroxfb_DAC1064.h	86;"	d
M1064_XPIXCLKCTRL_SRC_EXT	matrox/matroxfb_DAC1064.h	79;"	d
M1064_XPIXCLKCTRL_SRC_MASK	matrox/matroxfb_DAC1064.h	82;"	d
M1064_XPIXCLKCTRL_SRC_PCI	matrox/matroxfb_DAC1064.h	77;"	d
M1064_XPIXCLKCTRL_SRC_PLL	matrox/matroxfb_DAC1064.h	78;"	d
M1064_XPIXCLKCTRL_SRC_PLL2	matrox/matroxfb_DAC1064.h	81;"	d
M1064_XPIXCLKCTRL_SRC_SYS	matrox/matroxfb_DAC1064.h	80;"	d
M1064_XPIXPLLAM	matrox/matroxfb_DAC1064.h	140;"	d
M1064_XPIXPLLAN	matrox/matroxfb_DAC1064.h	141;"	d
M1064_XPIXPLLAP	matrox/matroxfb_DAC1064.h	142;"	d
M1064_XPIXPLLBM	matrox/matroxfb_DAC1064.h	143;"	d
M1064_XPIXPLLBN	matrox/matroxfb_DAC1064.h	144;"	d
M1064_XPIXPLLBP	matrox/matroxfb_DAC1064.h	145;"	d
M1064_XPIXPLLCM	matrox/matroxfb_DAC1064.h	146;"	d
M1064_XPIXPLLCN	matrox/matroxfb_DAC1064.h	147;"	d
M1064_XPIXPLLCP	matrox/matroxfb_DAC1064.h	148;"	d
M1064_XPIXPLLSTAT	matrox/matroxfb_DAC1064.h	149;"	d
M1064_XPWRCTRL	matrox/matroxfb_DAC1064.h	161;"	d
M1064_XPWRCTRL_PANELPDN	matrox/matroxfb_DAC1064.h	162;"	d
M1064_XSENSETEST	matrox/matroxfb_DAC1064.h	127;"	d
M1064_XSENSETEST_BCOMP	matrox/matroxfb_DAC1064.h	128;"	d
M1064_XSENSETEST_GCOMP	matrox/matroxfb_DAC1064.h	129;"	d
M1064_XSENSETEST_PDOWN	matrox/matroxfb_DAC1064.h	131;"	d
M1064_XSENSETEST_PUP	matrox/matroxfb_DAC1064.h	132;"	d
M1064_XSENSETEST_RCOMP	matrox/matroxfb_DAC1064.h	130;"	d
M1064_XSYNCCTRL	matrox/matroxfb_DAC1064.h	155;"	d
M1064_XTVO_DATA	matrox/matroxfb_DAC1064.h	152;"	d
M1064_XTVO_IDX	matrox/matroxfb_DAC1064.h	151;"	d
M1064_XVIDPLLM	matrox/matroxfb_DAC1064.h	158;"	d
M1064_XVIDPLLN	matrox/matroxfb_DAC1064.h	159;"	d
M1064_XVIDPLLP	matrox/matroxfb_DAC1064.h	157;"	d
M1064_XVIDPLLSTAT	matrox/matroxfb_DAC1064.h	156;"	d
M1064_XZOOMCTRL	matrox/matroxfb_DAC1064.h	123;"	d
M1064_XZOOMCTRL_1	matrox/matroxfb_DAC1064.h	124;"	d
M1064_XZOOMCTRL_2	matrox/matroxfb_DAC1064.h	125;"	d
M1064_XZOOMCTRL_4	matrox/matroxfb_DAC1064.h	126;"	d
M1064_X_DATAREG	matrox/matroxfb_DAC1064.h	23;"	d
M24CLK	mbx/regs.h	33;"	d
M24CLK_DIV	mbx/reg_bits.h	75;"	d
M24CLK_DIV_1	mbx/reg_bits.h	76;"	d
M24CLK_DIV_2	mbx/reg_bits.h	77;"	d
M24CLK_DIV_3	mbx/reg_bits.h	78;"	d
M24CLK_DIV_4	mbx/reg_bits.h	79;"	d
M24CLK_EN	mbx/reg_bits.h	80;"	d
M64F_CT	aty/atyfb.h	209;"	d
M64F_CT_BUS	aty/atyfb.h	205;"	d
M64F_EXTRA_BRIGHT	aty/atyfb.h	215;"	d
M64F_FIFO_32	aty/atyfb.h	201;"	d
M64F_G3_PB_1024x768	aty/atyfb.h	214;"	d
M64F_G3_PB_1_1	aty/atyfb.h	213;"	d
M64F_GT	aty/atyfb.h	211;"	d
M64F_GTB_DSP	aty/atyfb.h	200;"	d
M64F_GX	aty/atyfb.h	208;"	d
M64F_HW_TRIPLE	aty/atyfb.h	219;"	d
M64F_INTEGRATED	aty/atyfb.h	204;"	d
M64F_LT_LCD_REGS	aty/atyfb.h	216;"	d
M64F_MAGIC_FIFO	aty/atyfb.h	199;"	d
M64F_MAGIC_POSTDIV	aty/atyfb.h	203;"	d
M64F_MAGIC_VRAM_SIZE	aty/atyfb.h	212;"	d
M64F_MFB_FORCE_4	aty/atyfb.h	218;"	d
M64F_MOBIL_BUS	aty/atyfb.h	207;"	d
M64F_RESET_3D	aty/atyfb.h	198;"	d
M64F_SDRAM_MAGIC_PLL	aty/atyfb.h	202;"	d
M64F_VT	aty/atyfb.h	210;"	d
M64F_VT_BUS	aty/atyfb.h	206;"	d
M64F_XL_DLL	aty/atyfb.h	217;"	d
M64_HAS	aty/atyfb.h	196;"	d
MAC_CURSOR_BLINK_RATE	console/fbcon.c	165;"	d	file:
MAC_TYPE	imacfb.c	/^} MAC_TYPE;$/;"	t	typeref:enum:_MAC_TYPE	file:
MANUFACTURERS_TIMINGS	edid.h	42;"	d
MANUFACTURE_WEEK	edid.h	31;"	d
MANUFACTURE_YEAR	edid.h	32;"	d
MASKEXPAND	nvidia/nv_type.h	18;"	d
MASKEXPAND	riva/nvreg.h	31;"	d
MASK_REG	g364fb.c	42;"	d	file:
MASK_SHIFT	intelfb/intelfbhw.h	111;"	d
MATROXFB_DEBUG	matrox/matroxfb_base.h	12;"	d
MATROXFB_DEBUG_HEAVY	matrox/matroxfb_base.h	16;"	d
MATROXFB_DEBUG_LOOP	matrox/matroxfb_base.h	20;"	d
MATROXFB_DEBUG_REG	matrox/matroxfb_base.h	23;"	d
MATROXFB_MAX_FB_DRIVERS	matrox/matroxfb_base.h	407;"	d
MATROXFB_MAX_OUTPUTS	matrox/matroxfb_base.h	398;"	d
MATROXFB_SRC_CRTC1	matrox/matroxfb_base.h	333;"	d
MATROXFB_SRC_CRTC2	matrox/matroxfb_base.h	334;"	d
MATROXFB_SRC_NONE	matrox/matroxfb_base.h	332;"	d
MATROXFB_USE_SPINLOCKS	matrox/matroxfb_base.h	26;"	d
MATROX_USE64BIT_DIVIDE	matrox/matroxfb_maven.c	873;"	d	file:
MAT_CLK	matrox/i2c-matroxfb.c	19;"	d	file:
MAT_DATA	matrox/i2c-matroxfb.c	20;"	d	file:
MAVCTRLS	matrox/matroxfb_maven.c	107;"	d	file:
MAVEN_I2CID	matrox/matroxfb_maven.c	22;"	d	file:
MAXFIFO	savage/savagefb.h	99;"	d
MAX_CLOCK	intelfb/intelfbhw.h	179;"	d
MAX_CURS	nvidia/nvidia.c	63;"	d	file:
MAX_CURS	riva/fbdev.c	99;"	d	file:
MAX_D	neofb.c	206;"	d	file:
MAX_DMA_SIZE	i810/i810.h	120;"	d
MAX_DUM_CHANNELS	pnx4008/sdum.h	20;"	d
MAX_F	neofb.c	207;"	d	file:
MAX_FREQ_2595	aty/mach64_gx.c	19;"	d	file:
MAX_KEY	i810/i810.h	129;"	d
MAX_LEVEL	aty/aty128fb.c	1705;"	d	file:
MAX_LEVEL	aty/atyfb_base.c	2121;"	d	file:
MAX_LEVEL	nvidia/nv_backlight.c	28;"	d	file:
MAX_LEVEL	riva/fbdev.c	285;"	d	file:
MAX_M	aty/mach64_gx.c	33;"	d	file:
MAX_MAPPED_VRAM	aty/radeon_base.c	96;"	d	file:
MAX_MONO_IMM_SIZE	intelfb/intelfbhw.h	517;"	d
MAX_N	aty/mach64_gx.c	35;"	d	file:
MAX_N	neofb.c	205;"	d	file:
MAX_NR_POSTSTRINGS	pnx4008/sdum.h	62;"	d
MAX_NR_PRESTRINGS	pnx4008/sdum.h	61;"	d
MAX_OUTPUTS	intelfb/intelfb.h	125;"	d
MAX_PALETTES	mbx/mbxfb.c	52;"	d	file:
MAX_PALETTES	w100fb.c	58;"	d	file:
MAX_PALETTE_SIZE	omap/dispc.c	130;"	d	file:
MAX_PALETTE_SIZE	omap/lcdc.c	71;"	d	file:
MAX_PIXELCLOCK	i810/i810.h	175;"	d
MAX_PIXEL_CLOCK	edid.h	131;"	d
MAX_RADEON_LEVEL	aty/radeon_backlight.c	20;"	d	file:
MAX_SIS_CHIP	sis/vgatypes.h	/^    MAX_SIS_CHIP$/;"	e	enum:_SIS_CHIP_TYPE
MAX_SIZE	acornfb.c	110;"	d	file:
MAX_SIZE	acornfb.c	343;"	d	file:
MAX_STI_ROMS	sticore.h	12;"	d
MAX_XRES	mbx/mbxfb.c	49;"	d	file:
MAX_YRES	mbx/mbxfb.c	50;"	d	file:
MB	aty/aty128fb.c	/^	u8 MB;$/;"	m	struct:aty128_meminfo	file:
MB	intelfb/intelfb.h	75;"	d
MBC	imsttfb.c	/^	MBC	=  9, \/* 0x24 *\/$/;"	e	enum:__anon143	file:
MBXCLK	mbx/regs.h	34;"	d
MBXCLK_DIV	mbx/reg_bits.h	64;"	d
MBXCLK_DIV_1	mbx/reg_bits.h	65;"	d
MBXCLK_DIV_2	mbx/reg_bits.h	66;"	d
MBXCLK_DIV_3	mbx/reg_bits.h	67;"	d
MBXCLK_DIV_4	mbx/reg_bits.h	68;"	d
MBXCLK_EN	mbx/reg_bits.h	69;"	d
MBXCLK_EN_2D	mbx/reg_bits.h	71;"	d
MBXCLK_EN_BOTH	mbx/reg_bits.h	72;"	d
MBXCLK_EN_NONE	mbx/reg_bits.h	70;"	d
MB_	cirrusfb.c	100;"	d	file:
MC68X328FB_MONO_VISUAL	68328fb.c	54;"	d	file:
MC68X328FB_MONO_VISUAL	68328fb.c	56;"	d	file:
MCLK	aty/aty128fb.c	/^	u16 MCLK;$/;"	m	struct:__anon103	file:
MCLK	savage/savagefb.h	/^	int MCLK, REFCLK, LCDclk;$/;"	m	struct:savagefb_par
MCLKDataPtrOffset	sis/initdef.h	698;"	d
MCLK_max_freq	aty/aty128fb.c	/^	u32 MCLK_max_freq;$/;"	m	struct:__anon103	file:
MCLK_max_freq	aty/atyfb.h	/^	u16 MCLK_max_freq;$/;"	m	struct:__anon100
MCLK_min_freq	aty/aty128fb.c	/^	u32 MCLK_min_freq;$/;"	m	struct:__anon103	file:
MCLK_pwd	aty/atyfb.h	/^	u16 MCLK_pwd;$/;"	m	struct:__anon100
MCLK_ref_divider	aty/aty128fb.c	/^	u16 MCLK_ref_divider;$/;"	m	struct:__anon103	file:
MCLK_ref_freq	aty/aty128fb.c	/^	u16 MCLK_ref_freq;$/;"	m	struct:__anon103	file:
MC_BANK_CFG	geode/display_gx1.h	31;"	d
MC_BCFG_DIMM0_PG_SZ_MASK	geode/display_gx1.h	33;"	d
MC_BCFG_DIMM0_PG_SZ_NO_DIMM	geode/display_gx1.h	34;"	d
MC_BCFG_DIMM0_SZ_MASK	geode/display_gx1.h	32;"	d
MC_CLOCK	jz4750_ipu.h	16;"	d
MC_GADD_GBADD_MASK	geode/display_gx1.h	37;"	d
MC_GBASE_ADD	geode/display_gx1.h	36;"	d
MC__OFFSET	jz4750_ipu.h	36;"	d
MC__SIZE	jz4750_ipu.h	30;"	d
MDA_ADDR	console/mdacon.c	412;"	d	file:
MDA_CONFIG_COL132	console/mdacon.c	98;"	d	file:
MDA_CURSOR_BLINKING	console/mdacon.c	85;"	d	file:
MDA_CURSOR_OFF	console/mdacon.c	86;"	d	file:
MDA_CURSOR_SLOWBLINK	console/mdacon.c	87;"	d	file:
MDA_GFX_MODE_EN	console/mdacon.c	99;"	d	file:
MDA_GFX_PAGE_EN	console/mdacon.c	100;"	d	file:
MDA_MODE_BLINK_EN	console/mdacon.c	91;"	d	file:
MDA_MODE_GFX_PAGE1	console/mdacon.c	92;"	d	file:
MDA_MODE_GRAPHICS	console/mdacon.c	89;"	d	file:
MDA_MODE_VIDEO_EN	console/mdacon.c	90;"	d	file:
MDA_STATUS_HSYNC	console/mdacon.c	94;"	d	file:
MDA_STATUS_VIDEO	console/mdacon.c	96;"	d	file:
MDA_STATUS_VSYNC	console/mdacon.c	95;"	d	file:
MD_SIS300	sis/sis_main.h	147;"	d
MD_SIS315	sis/sis_main.h	148;"	d
MEMCLK	mbx/regs.h	32;"	d
MEMCLK_EN	mbx/reg_bits.h	61;"	d
MEMORY_OFFSET	mbx/mbxfb.c	56;"	d	file:
MEM_CTL2_64BIT	cyber2000fb.h	168;"	d
MEM_CTL2_SIZE_1MB	cyber2000fb.h	164;"	d
MEM_CTL2_SIZE_2MB	cyber2000fb.h	165;"	d
MEM_CTL2_SIZE_4MB	cyber2000fb.h	166;"	d
MEM_CTL2_SIZE_MASK	cyber2000fb.h	167;"	d
MEM_EXT_BASE_VALUE	w100fb.h	231;"	d
MEM_INT_BASE_VALUE	w100fb.h	230;"	d
MEM_INT_SIZE	w100fb.h	232;"	d
MEM_MODE	i810/i810_regs.h	58;"	d
MEM_MODE	intelfb/intelfbhw.h	109;"	d
MEM_WINDOW_BASE	w100fb.h	233;"	d
MEM_WINDOW_SIZE	w100fb.h	234;"	d
ME_CLOCK	jz4750_ipu.h	15;"	d
ME__OFFSET	jz4750_ipu.h	35;"	d
ME__SIZE	jz4750_ipu.h	29;"	d
MFIFO_SIZE	riva/riva_hw.c	152;"	d	file:
MGA1064_DAC	matrox/matroxfb_DAC1064.c	/^static const unsigned char MGA1064_DAC[] = {$/;"	v	file:
MGA1064_DAC_regs	matrox/matroxfb_DAC1064.c	/^static const unsigned char MGA1064_DAC_regs[] = {$/;"	v	file:
MGA1064_init	matrox/matroxfb_DAC1064.c	/^static int MGA1064_init(WPMINFO struct my_timming* m) {$/;"	f	file:
MGA1064_preinit	matrox/matroxfb_DAC1064.c	/^static int MGA1064_preinit(WPMINFO2) {$/;"	f	file:
MGA1064_ramdac_init	matrox/matroxfb_DAC1064.c	/^static void MGA1064_ramdac_init(WPMINFO2) {$/;"	f	file:
MGA1064_reset	matrox/matroxfb_DAC1064.c	/^static void MGA1064_reset(WPMINFO2) {$/;"	f	file:
MGA1064_restore	matrox/matroxfb_DAC1064.c	/^static void MGA1064_restore(WPMINFO2) {$/;"	f	file:
MGADACbpp32	matrox/matroxfb_Ti3026.c	/^static const unsigned char MGADACbpp32[] =$/;"	v	file:
MGAG100_init	matrox/matroxfb_DAC1064.c	/^static int MGAG100_init(WPMINFO struct my_timming* m) {$/;"	f	file:
MGAG100_preinit	matrox/matroxfb_DAC1064.c	/^static int MGAG100_preinit(WPMINFO2) {$/;"	f	file:
MGAG100_progPixClock	matrox/matroxfb_DAC1064.c	/^static void MGAG100_progPixClock(CPMINFO int flags, int m, int n, int p) {$/;"	f	file:
MGAG100_reset	matrox/matroxfb_DAC1064.c	/^static void MGAG100_reset(WPMINFO2) {$/;"	f	file:
MGAG100_restore	matrox/matroxfb_DAC1064.c	/^static void MGAG100_restore(WPMINFO2) {$/;"	f	file:
MGAG100_setPixClock	matrox/matroxfb_DAC1064.c	/^static void MGAG100_setPixClock(CPMINFO int flags, int freq) {$/;"	f	file:
MGATVO_B	matrox/matroxfb_maven.c	24;"	d	file:
MGATVO_C	matrox/matroxfb_maven.c	25;"	d	file:
MGA_1064	matrox/matroxfb_base.h	/^enum mga_chip { MGA_2064, MGA_2164, MGA_1064, MGA_1164, MGA_G100, MGA_G200, MGA_G400, MGA_G450, MGA_G550 };$/;"	e	enum:mga_chip
MGA_1164	matrox/matroxfb_base.h	/^enum mga_chip { MGA_2064, MGA_2164, MGA_1064, MGA_1164, MGA_G100, MGA_G200, MGA_G400, MGA_G450, MGA_G550 };$/;"	e	enum:mga_chip
MGA_2064	matrox/matroxfb_base.h	/^enum mga_chip { MGA_2064, MGA_2164, MGA_1064, MGA_1164, MGA_G100, MGA_G200, MGA_G400, MGA_G450, MGA_G550 };$/;"	e	enum:mga_chip
MGA_2164	matrox/matroxfb_base.h	/^enum mga_chip { MGA_2064, MGA_2164, MGA_1064, MGA_1164, MGA_G100, MGA_G200, MGA_G400, MGA_G450, MGA_G550 };$/;"	e	enum:mga_chip
MGA_G100	matrox/matroxfb_base.h	/^enum mga_chip { MGA_2064, MGA_2164, MGA_1064, MGA_1164, MGA_G100, MGA_G200, MGA_G400, MGA_G450, MGA_G550 };$/;"	e	enum:mga_chip
MGA_G200	matrox/matroxfb_base.h	/^enum mga_chip { MGA_2064, MGA_2164, MGA_1064, MGA_1164, MGA_G100, MGA_G200, MGA_G400, MGA_G450, MGA_G550 };$/;"	e	enum:mga_chip
MGA_G400	matrox/matroxfb_base.h	/^enum mga_chip { MGA_2064, MGA_2164, MGA_1064, MGA_1164, MGA_G100, MGA_G200, MGA_G400, MGA_G450, MGA_G550 };$/;"	e	enum:mga_chip
MGA_G450	matrox/matroxfb_base.h	/^enum mga_chip { MGA_2064, MGA_2164, MGA_1064, MGA_1164, MGA_G100, MGA_G200, MGA_G400, MGA_G450, MGA_G550 };$/;"	e	enum:mga_chip
MGA_G550	matrox/matroxfb_base.h	/^enum mga_chip { MGA_2064, MGA_2164, MGA_1064, MGA_1164, MGA_G100, MGA_G200, MGA_G400, MGA_G450, MGA_G550 };$/;"	e	enum:mga_chip
MGA_IOREMAP_FB	matrox/matroxfb_base.h	196;"	d
MGA_IOREMAP_MMIO	matrox/matroxfb_base.h	197;"	d
MGA_IOREMAP_NOCACHE	matrox/matroxfb_base.h	194;"	d
MGA_IOREMAP_NORMAL	matrox/matroxfb_base.h	193;"	d
MINFO	matrox/matroxfb_base.h	531;"	d
MINFO	matrox/matroxfb_base.h	548;"	d
MINFO_FROM	matrox/matroxfb_base.h	540;"	d
MINFO_FROM	matrox/matroxfb_base.h	557;"	d
MINFO_FROM_INFO	matrox/matroxfb_base.h	561;"	d
MINTENABLE	mbx/regs.h	17;"	d
MINTSTAT	mbx/regs.h	18;"	d
MIN_CLOCK	intelfb/intelfbhw.h	178;"	d
MIN_FREQ_2595	aty/mach64_gx.c	20;"	d	file:
MIN_LEVEL	nvidia/nv_backlight.c	27;"	d	file:
MIN_LEVEL	riva/fbdev.c	284;"	d	file:
MIN_M	aty/mach64_gx.c	32;"	d	file:
MIN_MAPPED_VRAM	aty/radeon_base.c	97;"	d	file:
MIN_N	aty/mach64_gx.c	34;"	d	file:
MIN_N_1703	aty/mach64_gx.c	30;"	d	file:
MIN_N_408	aty/mach64_gx.c	28;"	d	file:
MIN_PIXELCLOCK	i810/i810.h	176;"	d
MIN_XRES	imxfb.h	71;"	d
MIN_XRES	mbx/mbxfb.c	47;"	d	file:
MIN_XRES	pxafb.h	118;"	d
MIN_XRES	sa1100fb.h	143;"	d
MIN_YRES	imxfb.h	72;"	d
MIN_YRES	mbx/mbxfb.c	48;"	d	file:
MIN_YRES	pxafb.h	119;"	d
MIN_YRES	sa1100fb.h	144;"	d
MISC	sis/vstruct.h	/^	unsigned char  MISC;$/;"	m	struct:SiS_StandTable_S
MISCTL1	imsttfb.c	/^	MISCTL1		= 0x70,	\/* (0x00) Miscellaneous Control 1 *\/$/;"	e	enum:__anon145	file:
MISCTL2	imsttfb.c	/^	MISCTL2		= 0x71,	\/* (0x00) Miscellaneous Control 2 *\/$/;"	e	enum:__anon145	file:
MISCTL3	imsttfb.c	/^	MISCTL3		= 0x72,	\/* (0x00) Miscellaneous Control 3 *\/$/;"	e	enum:__anon145	file:
MISC_TIMEOUT_REG	savage/savagefb.h	94;"	d
MISCin	riva/fbdev.c	/^static inline unsigned char MISCin(struct riva_par *par)$/;"	f	file:
MISCin	riva/nv_driver.c	/^static inline unsigned char MISCin(struct riva_par *par)$/;"	f	file:
MISCout	riva/fbdev.c	/^static inline void MISCout(struct riva_par *par, unsigned char val)$/;"	f	file:
MIU_CONTROL_REG	savage/savagefb.h	92;"	d
MI_END_SCENE	intelfb/intelfbhw.h	476;"	d
MI_FLUSH	intelfb/intelfbhw.h	474;"	d
MI_INHIBIT_RENDER_CACHE_FLUSH	intelfb/intelfbhw.h	477;"	d
MI_INVALIDATE_MAP_CACHE	intelfb/intelfbhw.h	478;"	d
MI_NOOP	intelfb/intelfbhw.h	470;"	d
MI_NOOP_ID_MASK	intelfb/intelfbhw.h	472;"	d
MI_NOOP_WRITE_ID	intelfb/intelfbhw.h	471;"	d
MI_STORE_DWORD_IMM	intelfb/intelfbhw.h	480;"	d
MI_WRITE_DIRTY_STATE	intelfb/intelfbhw.h	475;"	d
ML	aty/aty128fb.c	/^	u8 ML;$/;"	m	struct:aty128_meminfo	file:
MMIO_ADDR_MASK	i810/i810.h	135;"	d
MMIO_CMD	sis/sis.h	/^    MMIO_CMD = 0,$/;"	e	enum:_SIS_CMDTYPE
MMIO_CMD_QUEUE_CAP	sis/sis.h	138;"	d
MMIO_IN16	sis/sis.h	383;"	d
MMIO_IN32	sis/sis.h	384;"	d
MMIO_IN8	sis/sis.h	382;"	d
MMIO_OFFSET	cyber2000fb.h	16;"	d
MMIO_OUT16	sis/sis.h	387;"	d
MMIO_OUT32	sis/sis.h	388;"	d
MMIO_OUT8	sis/sis.h	386;"	d
MMIO_QUEUE_PHYBASE	sis/sis.h	396;"	d
MMIO_QUEUE_READPORT	sis/sis.h	398;"	d
MMIO_QUEUE_WRITEPORT	sis/sis.h	397;"	d
MMIO_REQ	i810/i810.h	198;"	d
MMIO_SIZE	cyber2000fb.h	17;"	d
MMIO_SIZE	i810/i810.h	123;"	d
MMPR0	savage/savagefb.h	/^	unsigned int  MMPR0, MMPR1, MMPR2, MMPR3;$/;"	m	struct:savage_reg
MMPR1	savage/savagefb.h	/^	unsigned int  MMPR0, MMPR1, MMPR2, MMPR3;$/;"	m	struct:savage_reg
MMPR2	savage/savagefb.h	/^	unsigned int  MMPR0, MMPR1, MMPR2, MMPR3;$/;"	m	struct:savage_reg
MMPR3	savage/savagefb.h	/^	unsigned int  MMPR0, MMPR1, MMPR2, MMPR3;$/;"	m	struct:savage_reg
MM_SERIAL1	savage/savagefb-i2c.c	28;"	d	file:
MNP_TABLE_SIZE	matrox/g450_pll.c	486;"	d	file:
MN_MASK	i810/i810.h	149;"	d
MODE	9331/jz4750_lcd.h	349;"	d
MODE	9331/jz4750_lcd.h	352;"	d
MODE	jz4750_lcd.h	349;"	d
MODE	jz4750_lcd.h	352;"	d
MODE	jzlcd.h	366;"	d
MODE	jzlcd.h	369;"	d
MODE	l009_bak/jz4750_lcd.h	349;"	d
MODE	l009_bak/jz4750_lcd.h	352;"	d
MODE_8BIT_SERIAL_TFT	jzlcd.h	36;"	d
MODE_8BPP	vga16fb.c	45;"	d	file:
MODE_CCIR656_INT	jzlcd.h	31;"	d
MODE_CCIR656_NONINT	jzlcd.h	30;"	d
MODE_CFB	vga16fb.c	46;"	d	file:
MODE_FSTN_16	sis/sis_main.h	174;"	d
MODE_FSTN_8	sis/sis_main.h	173;"	d
MODE_INDEX_NONE	sis/sis_main.h	60;"	d
MODE_MASK	jzlcd.h	25;"	d
MODE_SKIP4	vga16fb.c	44;"	d	file:
MODE_STN_COLOR_DUAL	jzlcd.h	34;"	d
MODE_STN_COLOR_SINGLE	jzlcd.h	32;"	d
MODE_STN_MONO_DUAL	jzlcd.h	35;"	d
MODE_STN_MONO_SINGLE	jzlcd.h	33;"	d
MODE_TEXT	vga16fb.c	47;"	d	file:
MODE_TFT_18BIT	jzlcd.h	38;"	d
MODE_TFT_CASIO	jzlcd.h	28;"	d
MODE_TFT_GEN	jzlcd.h	26;"	d
MODE_TFT_SAMSUNG	jzlcd.h	29;"	d
MODE_TFT_SHARP	jzlcd.h	27;"	d
MODULE_NAME	omap/blizzard.c	35;"	d	file:
MODULE_NAME	omap/dispc.c	33;"	d	file:
MODULE_NAME	omap/lcd_h3.c	29;"	d	file:
MODULE_NAME	omap/lcd_inn1610.c	28;"	d	file:
MODULE_NAME	omap/lcdc.c	37;"	d	file:
MODULE_NAME	omap/omapfb_main.c	34;"	d	file:
MODULE_NAME	omap/sossi.c	32;"	d	file:
MODULE_NAME	vermilion/vermilion.c	47;"	d	file:
MOD_REG_FLD	omap/dispc.c	134;"	d	file:
MONO_MASK	sis/sis_accel.h	123;"	d
MONO_PAT_0	savage/savagefb.h	96;"	d
MONO_PAT_1	savage/savagefb.h	97;"	d
MONO_PAT_BLIT	i810/i810.h	95;"	d
MONO_SOURCE_COPY_BLIT	i810/i810.h	97;"	d
MONO_SOURCE_COPY_IMMEDIATE	i810/i810.h	99;"	d
MON_ID_REG	g364fb.c	70;"	d	file:
MPORT	riva/riva_hw.c	148;"	d	file:
MSR_GLCP_DOTPLL	geode/video_gx.h	67;"	d
MSR_GLCP_DOTPLL_BYPASS	geode/video_gx.h	69;"	d
MSR_GLCP_DOTPLL_DOTRESET	geode/video_gx.h	68;"	d
MSR_GLCP_DOTPLL_LOCK	geode/video_gx.h	70;"	d
MSR_GLCP_SYS_RSTPLL	geode/video_gx.h	62;"	d
MSR_GLCP_SYS_RSTPLL_DOTPOSTDIV3	geode/video_gx.h	65;"	d
MSR_GLCP_SYS_RSTPLL_DOTPREDIV2	geode/video_gx.h	63;"	d
MSR_GLCP_SYS_RSTPLL_DOTPREMULT2	geode/video_gx.h	64;"	d
MSR_LX_DC_SPARE	geode/lxfb.h	37;"	d
MSR_LX_DF_GLCONFIG	geode/lxfb.h	38;"	d
MSR_LX_DF_PADSEL	geode/lxfb.h	36;"	d
MSR_LX_GLCP_DOTPLL	geode/lxfb.h	35;"	d
MSR_LX_GLD_CONFIG	geode/lxfb.h	34;"	d
MSR_LX_GLIU0_P2D_RO0	geode/lxfb.h	40;"	d
MSR_READ	i810/i810_regs.h	212;"	d
MSR_WRITE	i810/i810_regs.h	213;"	d
MTRR_TYPE_WRCOMB	tdfxfb.c	79;"	d	file:
MT_CRT	aty/radeonfb.h	/^	MT_CRT,		\/* CRT *\/$/;"	e	enum:radeon_montype
MT_CTV	aty/radeonfb.h	/^	MT_CTV,		\/* composite TV *\/$/;"	e	enum:radeon_montype
MT_DFP	aty/radeonfb.h	/^	MT_DFP,		\/* DVI *\/$/;"	e	enum:radeon_montype
MT_LCD	aty/radeonfb.h	/^	MT_LCD,		\/* LCD *\/$/;"	e	enum:radeon_montype
MT_NONE	aty/radeonfb.h	/^	MT_NONE = 0,$/;"	e	enum:radeon_montype
MT_STV	aty/radeonfb.h	/^	MT_STV		\/* S-Video out *\/$/;"	e	enum:radeon_montype
MULTIPLE_SCANLINE	sis/sis_accel.h	60;"	d
MV300_reg	atafb.c	/^static int *MV300_reg = MV300_reg_8bit;$/;"	v	file:
MV300_reg_1bit	atafb.c	/^static int MV300_reg_1bit[2] = {$/;"	v	file:
MV300_reg_4bit	atafb.c	/^static int MV300_reg_4bit[16] = {$/;"	v	file:
MV300_reg_8bit	atafb.c	/^static int MV300_reg_8bit[256] = {$/;"	v	file:
MX_OPTION_BSWAP	matrox/matroxfb_base.h	710;"	d
MX_VISUAL_DIRECTCOLOR	matrox/matroxfb_base.h	119;"	d
MX_VISUAL_PSEUDOCOLOR	matrox/matroxfb_base.h	120;"	d
MX_VISUAL_TRUECOLOR	matrox/matroxfb_base.h	118;"	d
MXoptionReg	matrox/matroxfb_base.h	/^	u_int32_t	MXoptionReg;$/;"	m	struct:matrox_hw_state
MY_DBG	jz4750_android_ipu.c	58;"	d	file:
MY_DBG	jz4750_android_ipu.c	70;"	d	file:
M_3C2_RD	matrox/matroxfb_base.h	670;"	d
M_3DA_WR	matrox/matroxfb_base.h	685;"	d
M_AGP2PLL	matrox/matroxfb_base.h	651;"	d
M_AR0	matrox/matroxfb_base.h	600;"	d
M_AR1	matrox/matroxfb_base.h	601;"	d
M_AR2	matrox/matroxfb_base.h	602;"	d
M_AR3	matrox/matroxfb_base.h	603;"	d
M_AR4	matrox/matroxfb_base.h	604;"	d
M_AR5	matrox/matroxfb_base.h	605;"	d
M_AR6	matrox/matroxfb_base.h	606;"	d
M_ATTR_DATA	matrox/matroxfb_base.h	667;"	d
M_ATTR_INDEX	matrox/matroxfb_base.h	666;"	d
M_ATTR_RESET	matrox/matroxfb_base.h	684;"	d
M_BCOL	matrox/matroxfb_base.h	595;"	d
M_C2CTL	matrox/matroxfb_base.h	708;"	d
M_CACHEFLUSH	matrox/matroxfb_base.h	618;"	d
M_CRTC_INDEX	matrox/matroxfb_base.h	682;"	d
M_CTLWTST	matrox/matroxfb_base.h	591;"	d
M_CXBNDRY	matrox/matroxfb_base.h	608;"	d
M_DAC_REG	matrox/matroxfb_base.h	698;"	d
M_DAC_VAL	matrox/matroxfb_base.h	699;"	d
M_DSTORG	matrox/matroxfb_base.h	693;"	d
M_DWGCTL	matrox/matroxfb_base.h	589;"	d
M_DWG_ARZERO	matrox/matroxfb_base.h	628;"	d
M_DWG_BFCOL	matrox/matroxfb_base.h	636;"	d
M_DWG_BITBLT	matrox/matroxfb_base.h	623;"	d
M_DWG_BMONOWF	matrox/matroxfb_base.h	637;"	d
M_DWG_ILOAD	matrox/matroxfb_base.h	624;"	d
M_DWG_LINEAR	matrox/matroxfb_base.h	626;"	d
M_DWG_REPLACE	matrox/matroxfb_base.h	632;"	d
M_DWG_REPLACE2	matrox/matroxfb_base.h	633;"	d
M_DWG_SGNZERO	matrox/matroxfb_base.h	629;"	d
M_DWG_SHIFTZERO	matrox/matroxfb_base.h	630;"	d
M_DWG_SOLID	matrox/matroxfb_base.h	627;"	d
M_DWG_TRANSC	matrox/matroxfb_base.h	639;"	d
M_DWG_TRAP	matrox/matroxfb_base.h	622;"	d
M_DWG_XOR	matrox/matroxfb_base.h	634;"	d
M_EXEC	matrox/matroxfb_base.h	620;"	d
M_EXTVGA_DATA	matrox/matroxfb_base.h	689;"	d
M_EXTVGA_INDEX	matrox/matroxfb_base.h	688;"	d
M_FCOL	matrox/matroxfb_base.h	596;"	d
M_FIFOSTATUS	matrox/matroxfb_base.h	641;"	d
M_FXBNDRY	matrox/matroxfb_base.h	609;"	d
M_GRAPHICS_DATA	matrox/matroxfb_base.h	680;"	d
M_GRAPHICS_INDEX	matrox/matroxfb_base.h	679;"	d
M_I17	imacfb.c	/^	M_I17,$/;"	e	enum:_MAC_TYPE	file:
M_I20	imacfb.c	/^	M_I20,$/;"	e	enum:_MAC_TYPE	file:
M_ICLEAR	matrox/matroxfb_base.h	643;"	d
M_IEN	matrox/matroxfb_base.h	644;"	d
M_INSTS1	matrox/matroxfb_base.h	686;"	d
M_LEN	matrox/matroxfb_base.h	599;"	d
M_MACBOOK	imacfb.c	/^	M_MACBOOK,$/;"	e	enum:_MAC_TYPE	file:
M_MACCESS	matrox/matroxfb_base.h	590;"	d
M_MEMRDBK	matrox/matroxfb_base.h	649;"	d
M_MINI	imacfb.c	/^	M_MINI,$/;"	e	enum:_MAC_TYPE	file:
M_MISC_REG	matrox/matroxfb_base.h	669;"	d
M_MISC_REG_READ	matrox/matroxfb_base.h	677;"	d
M_OPMODE	matrox/matroxfb_base.h	653;"	d
M_OPMODE_16BPP	matrox/matroxfb_base.h	715;"	d
M_OPMODE_16BPP	matrox/matroxfb_base.h	722;"	d
M_OPMODE_24BPP	matrox/matroxfb_base.h	716;"	d
M_OPMODE_24BPP	matrox/matroxfb_base.h	723;"	d
M_OPMODE_32BPP	matrox/matroxfb_base.h	717;"	d
M_OPMODE_32BPP	matrox/matroxfb_base.h	724;"	d
M_OPMODE_4BPP	matrox/matroxfb_base.h	713;"	d
M_OPMODE_4BPP	matrox/matroxfb_base.h	720;"	d
M_OPMODE_8BPP	matrox/matroxfb_base.h	714;"	d
M_OPMODE_8BPP	matrox/matroxfb_base.h	721;"	d
M_OPMODE_DIR_BE_16BPP	matrox/matroxfb_base.h	663;"	d
M_OPMODE_DIR_BE_32BPP	matrox/matroxfb_base.h	664;"	d
M_OPMODE_DIR_BE_8BPP	matrox/matroxfb_base.h	662;"	d
M_OPMODE_DIR_LE	matrox/matroxfb_base.h	661;"	d
M_OPMODE_DMA_BE_16BPP	matrox/matroxfb_base.h	659;"	d
M_OPMODE_DMA_BE_32BPP	matrox/matroxfb_base.h	660;"	d
M_OPMODE_DMA_BE_8BPP	matrox/matroxfb_base.h	658;"	d
M_OPMODE_DMA_BLIT	matrox/matroxfb_base.h	655;"	d
M_OPMODE_DMA_GEN_WRITE	matrox/matroxfb_base.h	654;"	d
M_OPMODE_DMA_LE	matrox/matroxfb_base.h	657;"	d
M_OPMODE_DMA_VECTOR_WRITE	matrox/matroxfb_base.h	656;"	d
M_PALETTE_MASK	matrox/matroxfb_base.h	700;"	d
M_PITCH	matrox/matroxfb_base.h	611;"	d
M_PIXEL_PLL_A	matrox/matroxfb_base.h	/^enum { M_SYSTEM_PLL, M_PIXEL_PLL_A, M_PIXEL_PLL_B, M_PIXEL_PLL_C, M_VIDEO_PLL };$/;"	e	enum:__anon4
M_PIXEL_PLL_B	matrox/matroxfb_base.h	/^enum { M_SYSTEM_PLL, M_PIXEL_PLL_A, M_PIXEL_PLL_B, M_PIXEL_PLL_C, M_VIDEO_PLL };$/;"	e	enum:__anon4
M_PIXEL_PLL_C	matrox/matroxfb_base.h	/^enum { M_SYSTEM_PLL, M_PIXEL_PLL_A, M_PIXEL_PLL_B, M_PIXEL_PLL_C, M_VIDEO_PLL };$/;"	e	enum:__anon4
M_PLNWT	matrox/matroxfb_base.h	593;"	d
M_RAMDAC_BASE	matrox/matroxfb_base.h	695;"	d
M_RESET	matrox/matroxfb_base.h	648;"	d
M_SEQ1	matrox/matroxfb_base.h	674;"	d
M_SEQ1_SCROFF	matrox/matroxfb_base.h	675;"	d
M_SEQ_DATA	matrox/matroxfb_base.h	673;"	d
M_SEQ_INDEX	matrox/matroxfb_base.h	672;"	d
M_SGN	matrox/matroxfb_base.h	598;"	d
M_SRCORG	matrox/matroxfb_base.h	692;"	d
M_STATUS	matrox/matroxfb_base.h	642;"	d
M_SYSTEM_PLL	matrox/matroxfb_base.h	/^enum { M_SYSTEM_PLL, M_PIXEL_PLL_A, M_PIXEL_PLL_B, M_PIXEL_PLL_C, M_VIDEO_PLL };$/;"	e	enum:__anon4
M_UNKNOWN	imacfb.c	/^	M_UNKNOWN$/;"	e	enum:_MAC_TYPE	file:
M_VAL	fbmon.c	980;"	d	file:
M_VCOUNT	matrox/matroxfb_base.h	646;"	d
M_VIDEO_PLL	matrox/matroxfb_base.h	/^enum { M_SYSTEM_PLL, M_PIXEL_PLL_A, M_PIXEL_PLL_B, M_PIXEL_PLL_C, M_VIDEO_PLL };$/;"	e	enum:__anon4
M_X_DATAREG	matrox/matroxfb_base.h	703;"	d
M_X_INDEX	matrox/matroxfb_base.h	702;"	d
M_YBOT	matrox/matroxfb_base.h	615;"	d
M_YDST	matrox/matroxfb_base.h	612;"	d
M_YDSTLEN	matrox/matroxfb_base.h	610;"	d
M_YDSTORG	matrox/matroxfb_base.h	613;"	d
M_YTOP	matrox/matroxfb_base.h	614;"	d
MaskAddrOffset	stifb.c	374;"	d	file:
MaskAndSetBF	riva/nvreg.h	37;"	d
MaskDynamic	stifb.c	371;"	d	file:
MaskOtc	stifb.c	372;"	d	file:
MaxVClockFreqKHz	nvidia/nv_type.h	/^	u32 MaxVClockFreqKHz;$/;"	m	struct:nvidia_par
MaxVClockFreqKHz	riva/riva_hw.h	/^    U032 MaxVClockFreqKHz;$/;"	m	struct:_riva_hw_inst
Maximum_DSP_PRECISION	aty/mach64_ct.c	113;"	d	file:
Mcupanel_Command	9331/umido_slcd_ILI9331.h	/^static void Mcupanel_Command(unsigned int cmd) {$/;"	f
Mcupanel_Command	jz4740_slcd.c	/^static void Mcupanel_Command(UINT32 cmd) {$/;"	f	file:
Mcupanel_Command	jz_kgm_spfd5420a.h	/^static void Mcupanel_Command(unsigned int cmd) {$/;"	f
Mcupanel_Command	umido_slcd_ILI9331.h	/^static void Mcupanel_Command(unsigned int cmd) {$/;"	f
Mcupanel_Data	9331/umido_slcd_ILI9331.h	/^static void Mcupanel_Data(unsigned int data)$/;"	f
Mcupanel_Data	umido_slcd_ILI9331.h	/^static void Mcupanel_Data(unsigned int data)$/;"	f
Mcupanel_RegSet	9331/umido_slcd_ILI9331.h	/^static void Mcupanel_RegSet(unsigned int cmd, unsigned int data)$/;"	f
Mcupanel_RegSet	jz4740_slcd.c	/^static void Mcupanel_RegSet(UINT32 cmd, UINT32 data)$/;"	f	file:
Mcupanel_RegSet	jz_kgm_spfd5420a.h	/^static void Mcupanel_RegSet(unsigned int cmd, unsigned int data)$/;"	f
Mcupanel_RegSet	umido_slcd_ILI9331.h	/^static void Mcupanel_RegSet(unsigned int cmd, unsigned int data)$/;"	f
Mcupanel_SetAddr	9331/umido_slcd_ILI9331.h	/^void Mcupanel_SetAddr(u32 x, u32 y) \/\/u32$/;"	f
Mcupanel_SetAddr	jz_kgm_spfd5420a.h	/^void Mcupanel_SetAddr(u32 x, u32 y) \/\/u32$/;"	f
Mcupanel_SetAddr	umido_slcd_ILI9331.h	/^void Mcupanel_SetAddr(u32 x, u32 y) \/\/u32$/;"	f
MemoryInfoFlag	sis/initdef.h	151;"	d
MemorySizeShift	sis/initdef.h	152;"	d
MinVClockFreqKHz	nvidia/nv_type.h	/^	u32 MinVClockFreqKHz;$/;"	m	struct:nvidia_par
MiscOutReg	matrox/matroxfb_base.h	/^	unsigned char	MiscOutReg;$/;"	m	struct:matrox_hw_state
MiscOutReg	savage/savagefb.h	/^	unsigned char MiscOutReg;     \/* Misc *\/$/;"	m	struct:savage_reg
Mode15Bpp	sis/initdef.h	142;"	d
Mode16Bpp	sis/initdef.h	143;"	d
Mode24Bpp	sis/initdef.h	144;"	d
Mode32Bpp	sis/initdef.h	145;"	d
ModeCGA	sis/initdef.h	139;"	d
ModeControl	console/vgacon.c	/^	unsigned char ModeControl;	\/* CRT-Controller:17h *\/$/;"	m	struct:__anon46	file:
ModeControl	vga16fb.c	/^		unsigned char	ModeControl;	  \/* CRT-Controller:17h *\/$/;"	m	struct:vga16fb_par::__anon57	file:
ModeEGA	sis/initdef.h	140;"	d
ModeID	sis/vstruct.h	/^	unsigned char  ModeID;$/;"	m	struct:SiS_Ext2
ModeID	sis/vstruct.h	/^	unsigned char  ModeID;$/;"	m	struct:SiS_VBMode
ModeIndex_1024x576	sis/init.h	/^static const unsigned short ModeIndex_1024x576[]     = {0x71, 0x74, 0x00, 0x77};$/;"	v
ModeIndex_1024x600	sis/init.h	/^static const unsigned short ModeIndex_1024x600[]     = {0x20, 0x21, 0x00, 0x22};  \/* 300 series only *\/$/;"	v
ModeIndex_1024x768	sis/init.h	/^static const unsigned short ModeIndex_1024x768[]     = {0x38, 0x4a, 0x00, 0x64};$/;"	v
ModeIndex_1152x768	sis/init.h	/^static const unsigned short ModeIndex_1152x768[]     = {0x23, 0x24, 0x00, 0x25};  \/* 300 series only *\/$/;"	v
ModeIndex_1152x864	sis/init.h	/^static const unsigned short ModeIndex_1152x864[]     = {0x29, 0x2a, 0x00, 0x2b};$/;"	v
ModeIndex_1280x1024	sis/init.h	/^static const unsigned short ModeIndex_1280x1024[]    = {0x3a, 0x4d, 0x00, 0x65};$/;"	v
ModeIndex_1280x720	sis/init.h	/^static const unsigned short ModeIndex_1280x720[]     = {0x79, 0x75, 0x00, 0x78};$/;"	v
ModeIndex_1280x800	sis/init.h	/^static const unsigned short ModeIndex_1280x800[]     = {0x14, 0x15, 0x00, 0x16};$/;"	v
ModeIndex_1280x854	sis/init.h	/^static const unsigned short ModeIndex_1280x854[]     = {0x1a, 0x1b, 0x00, 0x1c};$/;"	v
ModeIndex_1280x960	sis/init.h	/^static const unsigned short ModeIndex_1280x960[]     = {0x7c, 0x7d, 0x00, 0x7e};$/;"	v
ModeIndex_1360x768	sis/init.h	/^static const unsigned short ModeIndex_1360x768[]     = {0x48, 0x4b, 0x00, 0x4e};$/;"	v
ModeIndex_1400x1050	sis/init.h	/^static const unsigned short ModeIndex_1400x1050[]    = {0x26, 0x27, 0x00, 0x28};  \/* 315 series only *\/$/;"	v
ModeIndex_1600x1200	sis/init.h	/^static const unsigned short ModeIndex_1600x1200[]    = {0x3c, 0x3d, 0x00, 0x66};$/;"	v
ModeIndex_1680x1050	sis/init.h	/^static const unsigned short ModeIndex_1680x1050[]    = {0x17, 0x18, 0x00, 0x19};  \/* 315 series only *\/$/;"	v
ModeIndex_1920x1080	sis/init.h	/^static const unsigned short ModeIndex_1920x1080[]    = {0x2c, 0x2d, 0x00, 0x73};  \/* 315 series only *\/$/;"	v
ModeIndex_1920x1440	sis/init.h	/^static const unsigned short ModeIndex_1920x1440[]    = {0x68, 0x69, 0x00, 0x6b};$/;"	v
ModeIndex_300_1280x768	sis/init.h	/^static const unsigned short ModeIndex_300_1280x768[] = {0x55, 0x5a, 0x00, 0x5b};$/;"	v
ModeIndex_300_1360x1024	sis/init.h	/^static const unsigned short ModeIndex_300_1360x1024[]= {0x67, 0x6f, 0x00, 0x72};  \/* 300 series, BARCO only *\/$/;"	v
ModeIndex_300_2048x1536	sis/init.h	/^static const unsigned short ModeIndex_300_2048x1536[]= {0x6c, 0x6d, 0x00, 0x00};$/;"	v
ModeIndex_310_1280x768	sis/init.h	/^static const unsigned short ModeIndex_310_1280x768[] = {0x23, 0x24, 0x00, 0x25};$/;"	v
ModeIndex_310_2048x1536	sis/init.h	/^static const unsigned short ModeIndex_310_2048x1536[]= {0x6c, 0x6d, 0x00, 0x6e};$/;"	v
ModeIndex_320x200	sis/init.h	/^static const unsigned short ModeIndex_320x200[]      = {0x59, 0x41, 0x00, 0x4f};$/;"	v
ModeIndex_320x240	sis/init.h	/^static const unsigned short ModeIndex_320x240[]      = {0x50, 0x56, 0x00, 0x53};$/;"	v
ModeIndex_320x240_FSTN	sis/init.h	/^static const unsigned short ModeIndex_320x240_FSTN[] = {0x5a, 0x5b, 0x00, 0x00};  \/* FSTN *\/$/;"	v
ModeIndex_400x300	sis/init.h	/^static const unsigned short ModeIndex_400x300[]      = {0x51, 0x57, 0x00, 0x54};$/;"	v
ModeIndex_512x384	sis/init.h	/^static const unsigned short ModeIndex_512x384[]      = {0x52, 0x58, 0x00, 0x5c};$/;"	v
ModeIndex_640x400	sis/init.h	/^static const unsigned short ModeIndex_640x400[]      = {0x2f, 0x5d, 0x00, 0x5e};$/;"	v
ModeIndex_640x480	sis/init.h	/^static const unsigned short ModeIndex_640x480[]      = {0x2e, 0x44, 0x00, 0x62};$/;"	v
ModeIndex_720x480	sis/init.h	/^static const unsigned short ModeIndex_720x480[]      = {0x31, 0x33, 0x00, 0x35};$/;"	v
ModeIndex_720x576	sis/init.h	/^static const unsigned short ModeIndex_720x576[]      = {0x32, 0x34, 0x00, 0x36};$/;"	v
ModeIndex_768x576	sis/init.h	/^static const unsigned short ModeIndex_768x576[]      = {0x5f, 0x60, 0x00, 0x61};$/;"	v
ModeIndex_800x480	sis/init.h	/^static const unsigned short ModeIndex_800x480[]      = {0x70, 0x7a, 0x00, 0x76};$/;"	v
ModeIndex_800x600	sis/init.h	/^static const unsigned short ModeIndex_800x600[]      = {0x30, 0x47, 0x00, 0x63};$/;"	v
ModeIndex_848x480	sis/init.h	/^static const unsigned short ModeIndex_848x480[]      = {0x39, 0x3b, 0x00, 0x3e};$/;"	v
ModeIndex_856x480	sis/init.h	/^static const unsigned short ModeIndex_856x480[]      = {0x3f, 0x42, 0x00, 0x45};$/;"	v
ModeIndex_960x540	sis/init.h	/^static const unsigned short ModeIndex_960x540[]      = {0x1d, 0x1e, 0x00, 0x1f};  \/* 315 series only *\/$/;"	v
ModeIndex_960x600	sis/init.h	/^static const unsigned short ModeIndex_960x600[]      = {0x20, 0x21, 0x00, 0x22};  \/* 315 series only *\/$/;"	v
ModeReg	nvidia/nv_type.h	/^	RIVA_HW_STATE ModeReg;$/;"	m	struct:nvidia_par
ModeSettingAddr	sis/initdef.h	593;"	d
ModeSwitchStatus	sis/initdef.h	590;"	d
ModeText	sis/initdef.h	138;"	d
ModeTypeMask	sis/initdef.h	147;"	d
ModeVGA	sis/initdef.h	141;"	d
Monochrome	riva/riva_hw.h	/^    U032 Monochrome[2];$/;"	m	struct:__anon59
MonochromeData01E	riva/riva_hw.h	/^    U032 MonochromeData01E;$/;"	m	struct:__anon64
MonochromeData1C	riva/riva_hw.h	/^    U032 MonochromeData1C;$/;"	m	struct:__anon64
MonochromeData1D	riva/riva_hw.h	/^    U032 MonochromeData1D;$/;"	m	struct:__anon64
N	i810/i810.h	/^	u32 pixclock, M, N, P;$/;"	m	struct:mode_registers
NEED_DAC1064	matrox/matroxfb_base.h	125;"	d
NEED_DAC1064	matrox/matroxfb_base.h	127;"	d
NEOFB_VERSION	neofb.c	83;"	d	file:
NGLEDEVDEPROM_CRT_REGION	stifb.c	77;"	d	file:
NGLE_BINC_SET_DSTADDR	stifb.c	414;"	d	file:
NGLE_BINC_SET_DSTMASK	stifb.c	420;"	d	file:
NGLE_BINC_SET_SRCADDR	stifb.c	417;"	d	file:
NGLE_BINC_WRITE32	stifb.c	423;"	d	file:
NGLE_CMAP_INDEXED0_TYPE	stifb.c	524;"	d	file:
NGLE_CMAP_OVERLAY_TYPE	stifb.c	525;"	d	file:
NGLE_LOCK	stifb.c	179;"	d	file:
NGLE_LONG_FB_ADDRESS	stifb.c	408;"	d	file:
NGLE_QUICK_SET_CTL_PLN_REG	stifb.c	393;"	d	file:
NGLE_QUICK_SET_DST_BM_ACCESS	stifb.c	390;"	d	file:
NGLE_QUICK_SET_IMAGE_BITMAP_OP	stifb.c	387;"	d	file:
NGLE_REALLY_SET_IMAGE_FG_COLOR	stifb.c	399;"	d	file:
NGLE_REALLY_SET_IMAGE_PLANEMASK	stifb.c	396;"	d	file:
NGLE_SET_DSTXY	stifb.c	405;"	d	file:
NGLE_SET_TRANSFERDATA	stifb.c	402;"	d	file:
NGLE_UNLOCK	stifb.c	180;"	d	file:
NINTPW	mbx/regs.h	16;"	d
NOACCEL_CHIPSET	intelfb/intelfb.h	109;"	d
NOCLIP	sis/sis_accel.h	89;"	d
NOMERGECLIP	sis/sis_accel.h	90;"	d
NONSOLID	i810/i810.h	38;"	d
NOP	i810/i810.h	68;"	d
NOPID	i810/i810_regs.h	42;"	d
NORMAL	dnfb.c	55;"	d	file:
NORMAL_MODE	dnfb.c	49;"	d	file:
NORM_CREG1	dnfb.c	69;"	d	file:
NOT_MSG	intelfb/intelfb.h	91;"	d
NO_BL_SUPPORT	bf54x-lq043fb.c	63;"	d	file:
NO_DETAILED_TIMING_DESCRIPTIONS	edid.h	51;"	d
NO_FONTS	console/fonts.c	23;"	d	file:
NO_FONTS	console/fonts.c	27;"	d	file:
NO_FONTS	console/fonts.c	31;"	d	file:
NO_FONTS	console/fonts.c	35;"	d	file:
NO_FONTS	console/fonts.c	39;"	d	file:
NO_FONTS	console/fonts.c	43;"	d	file:
NO_FONTS	console/fonts.c	47;"	d	file:
NO_FONTS	console/fonts.c	51;"	d	file:
NO_FONTS	console/fonts.c	55;"	d	file:
NO_FONTS	console/fonts.c	59;"	d	file:
NO_FONTS	console/fonts.c	63;"	d	file:
NO_LUT	kyro/STG4000Reg.h	/^	NO_LUT = 0, RESERVED, GRAPHICS, OVERLAY$/;"	e	enum:_LUT_USES
NO_MORE_MNP	matrox/g450_pll.c	49;"	d	file:
NO_VALID_DISPLAY_FOUND	pnx4008/dum.h	126;"	d
NR_MONTYPES	acornfb.c	67;"	d	file:
NR_OF_CMDSTRINGS	pnx4008/sdum.h	59;"	d
NR_PALETTE	9331/jz4750_lcd.h	17;"	d
NR_PALETTE	cyber2000fb.h	19;"	d
NR_PALETTE	jz4740_slcd.h	22;"	d
NR_PALETTE	jz4750_lcd.h	17;"	d
NR_PALETTE	jzlcd.h	16;"	d
NR_PALETTE	l009_bak/jz4750_lcd.h	17;"	d
NR_PALETTE	savage/savagefb.h	175;"	d
NR_PALETTE	sm501fb.c	44;"	d	file:
NR_PALETTE	stifb.c	79;"	d	file:
NR_RGB	imxfb.h	29;"	d
NR_RGB	sa1100fb.h	62;"	d
NTSC2HT	sis/initdef.h	497;"	d
NTSCFilterTableAddr	sis/initdef.h	619;"	d
NTSCHT	sis/initdef.h	496;"	d
NTSCVT	sis/initdef.h	498;"	d
NTSC_DIWSTRT_H	amifb.c	533;"	d	file:
NTSC_DIWSTRT_V	amifb.c	534;"	d	file:
NTSC_HTOTAL	amifb.c	535;"	d	file:
NTSC_HTOTAL	pvr2fb.c	106;"	d	file:
NTSC_VTOTAL	amifb.c	536;"	d	file:
NTSC_VTOTAL	pvr2fb.c	107;"	d	file:
NULL	riva/riva_hw.h	63;"	d
NUM_ATC_REGS	nvidia/nv_type.h	37;"	d
NUM_ATC_REGS	riva/rivafb.h	15;"	d
NUM_CRT_REGS	nvidia/nv_type.h	35;"	d
NUM_CRT_REGS	riva/rivafb.h	13;"	d
NUM_GRC_REGS	nvidia/nv_type.h	36;"	d
NUM_GRC_REGS	riva/rivafb.h	14;"	d
NUM_PANELS	au1200fb.c	650;"	d	file:
NUM_REGS	xilinxfb.c	56;"	d	file:
NUM_SEQ_REGS	nvidia/nv_type.h	34;"	d
NUM_SEQ_REGS	riva/rivafb.h	12;"	d
NUM_TOTAL_MODES	amifb.c	936;"	d	file:
NUM_TOTAL_MODES	atafb.c	559;"	d	file:
NUM_TOTAL_MODES	cirrusfb.c	473;"	d	file:
NUM_TOTAL_MODES	kyro/fbdev.c	263;"	d	file:
NUM_TOTAL_MODES	pvr2fb.c	256;"	d	file:
NV1	riva/nvreg.h	/^typedef enum {NV1,NV3,NV4,NumNVChips} NVChipType;$/;"	e	enum:__anon88
NV3	riva/nvreg.h	/^typedef enum {NV1,NV3,NV4,NumNVChips} NVChipType;$/;"	e	enum:__anon88
NV4	riva/nvreg.h	/^typedef enum {NV1,NV3,NV4,NumNVChips} NVChipType;$/;"	e	enum:__anon88
NVCalcStateExt	nvidia/nv_hw.c	/^void NVCalcStateExt(struct nvidia_par *par,$/;"	f
NVChipType	riva/nvreg.h	/^typedef enum {NV1,NV3,NV4,NumNVChips} NVChipType;$/;"	t	typeref:enum:__anon88
NVCommonSetup	nvidia/nv_setup.c	/^int NVCommonSetup(struct fb_info *info)$/;"	f
NVCopyROP	nvidia/nv_accel.c	/^static const int NVCopyROP[16] = {$/;"	v	file:
NVCopyROP_PM	nvidia/nv_accel.c	/^static const int NVCopyROP_PM[16] = {$/;"	v	file:
NVDmaKickoff	nvidia/nv_accel.c	/^static void NVDmaKickoff(struct nvidia_par *par)$/;"	f	file:
NVDmaNext	nvidia/nv_local.h	73;"	d
NVDmaStart	nvidia/nv_local.h	76;"	d
NVDmaWait	nvidia/nv_accel.c	/^static void NVDmaWait(struct fb_info *info, int size)$/;"	f	file:
NVFBLayout	nvidia/nv_type.h	/^} NVFBLayout;$/;"	t	typeref:struct:__anon33
NVFlush	nvidia/nv_accel.c	/^static inline void NVFlush(struct fb_info *info)$/;"	f	file:
NVIsConnected	nvidia/nv_setup.c	/^static int NVIsConnected(struct nvidia_par *par, int output)$/;"	f	file:
NVLoadStateExt	nvidia/nv_hw.c	/^void NVLoadStateExt(struct nvidia_par *par, RIVA_HW_STATE * state)$/;"	f
NVLockUnlock	nvidia/nv_hw.c	/^void NVLockUnlock(struct nvidia_par *par, int Lock)$/;"	f
NVReadAttr	nvidia/nv_setup.c	/^u8 NVReadAttr(struct nvidia_par *par, u8 index)$/;"	f
NVReadCrtc	nvidia/nv_setup.c	/^u8 NVReadCrtc(struct nvidia_par *par, u8 index)$/;"	f
NVReadDacData	nvidia/nv_setup.c	/^u8 NVReadDacData(struct nvidia_par *par)$/;"	f
NVReadGr	nvidia/nv_setup.c	/^u8 NVReadGr(struct nvidia_par *par, u8 index)$/;"	f
NVReadMiscOut	nvidia/nv_setup.c	/^u8 NVReadMiscOut(struct nvidia_par *par)$/;"	f
NVReadSeq	nvidia/nv_setup.c	/^u8 NVReadSeq(struct nvidia_par *par, u8 index)$/;"	f
NVResetGraphics	nvidia/nv_accel.c	/^void NVResetGraphics(struct fb_info *info)$/;"	f
NVSelectHeadRegisters	nvidia/nv_setup.c	/^static void NVSelectHeadRegisters(struct nvidia_par *par, int head)$/;"	f	file:
NVSetClippingRectangle	nvidia/nv_accel.c	/^static void NVSetClippingRectangle(struct fb_info *info, int x1, int y1,$/;"	f	file:
NVSetPattern	nvidia/nv_accel.c	/^static void NVSetPattern(struct fb_info *info, u32 clr0, u32 clr1,$/;"	f	file:
NVSetRopSolid	nvidia/nv_accel.c	/^static void NVSetRopSolid(struct fb_info *info, u32 rop, u32 planemask)$/;"	f	file:
NVSetStartAddress	nvidia/nv_hw.c	/^void NVSetStartAddress(struct nvidia_par *par, u32 start)$/;"	f
NVShowHideCursor	nvidia/nv_hw.c	/^int NVShowHideCursor(struct nvidia_par *par, int ShowHide)$/;"	f
NVSync	nvidia/nv_accel.c	/^static inline void NVSync(struct fb_info *info)$/;"	f	file:
NVTRACE	nvidia/nvidia.c	41;"	d	file:
NVTRACE	nvidia/nvidia.c	43;"	d	file:
NVTRACE	riva/fbdev.c	72;"	d	file:
NVTRACE	riva/fbdev.c	74;"	d	file:
NVTRACE_ENTER	nvidia/nvidia.c	46;"	d	file:
NVTRACE_ENTER	riva/fbdev.c	77;"	d	file:
NVTRACE_LEAVE	nvidia/nvidia.c	47;"	d	file:
NVTRACE_LEAVE	riva/fbdev.c	78;"	d	file:
NVUnloadStateExt	nvidia/nv_hw.c	/^void NVUnloadStateExt(struct nvidia_par *par, RIVA_HW_STATE * state) {$/;"	f
NVWriteAttr	nvidia/nv_setup.c	/^void NVWriteAttr(struct nvidia_par *par, u8 index, u8 value)$/;"	f
NVWriteCrtc	nvidia/nv_setup.c	/^void NVWriteCrtc(struct nvidia_par *par, u8 index, u8 value)$/;"	f
NVWriteDacData	nvidia/nv_setup.c	/^void NVWriteDacData(struct nvidia_par *par, u8 value)$/;"	f
NVWriteDacMask	nvidia/nv_setup.c	/^void NVWriteDacMask(struct nvidia_par *par, u8 value)$/;"	f
NVWriteDacReadAddr	nvidia/nv_setup.c	/^void NVWriteDacReadAddr(struct nvidia_par *par, u8 value)$/;"	f
NVWriteDacWriteAddr	nvidia/nv_setup.c	/^void NVWriteDacWriteAddr(struct nvidia_par *par, u8 value)$/;"	f
NVWriteGr	nvidia/nv_setup.c	/^void NVWriteGr(struct nvidia_par *par, u8 index, u8 value)$/;"	f
NVWriteMiscOut	nvidia/nv_setup.c	/^void NVWriteMiscOut(struct nvidia_par *par, u8 value)$/;"	f
NVWriteSeq	nvidia/nv_setup.c	/^void NVWriteSeq(struct nvidia_par *par, u8 index, u8 value)$/;"	f
NV_ARCH_03	riva/riva_hw.h	91;"	d
NV_ARCH_04	nvidia/nv_type.h	11;"	d
NV_ARCH_04	riva/riva_hw.h	92;"	d
NV_ARCH_10	nvidia/nv_type.h	12;"	d
NV_ARCH_10	riva/riva_hw.h	93;"	d
NV_ARCH_20	nvidia/nv_type.h	13;"	d
NV_ARCH_20	riva/riva_hw.h	94;"	d
NV_ARCH_30	nvidia/nv_type.h	14;"	d
NV_ARCH_30	riva/riva_hw.h	95;"	d
NV_ARCH_40	nvidia/nv_type.h	15;"	d
NV_ARCH_40	riva/riva_hw.h	96;"	d
NV_CHIP_0x0180	riva/nv_type.h	35;"	d
NV_CHIP_0x0181	riva/nv_type.h	36;"	d
NV_CHIP_0x0182	riva/nv_type.h	37;"	d
NV_CHIP_0x0188	riva/nv_type.h	38;"	d
NV_CHIP_0x018A	riva/nv_type.h	39;"	d
NV_CHIP_0x018B	riva/nv_type.h	40;"	d
NV_CHIP_0x01F0	riva/nv_type.h	42;"	d
NV_CHIP_0x0280	riva/nv_type.h	53;"	d
NV_CHIP_0x0281	riva/nv_type.h	54;"	d
NV_CHIP_0x0288	riva/nv_type.h	55;"	d
NV_CHIP_0x0289	riva/nv_type.h	56;"	d
NV_CHIP_GEFORCE2_GO	riva/nv_type.h	19;"	d
NV_CHIP_GEFORCE2_GTS	riva/nv_type.h	20;"	d
NV_CHIP_GEFORCE2_MX	riva/nv_type.h	16;"	d
NV_CHIP_GEFORCE2_MX_100	riva/nv_type.h	17;"	d
NV_CHIP_GEFORCE2_TI	riva/nv_type.h	21;"	d
NV_CHIP_GEFORCE2_ULTRA	riva/nv_type.h	22;"	d
NV_CHIP_GEFORCE3	riva/nv_type.h	43;"	d
NV_CHIP_GEFORCE3_TI_200	riva/nv_type.h	44;"	d
NV_CHIP_GEFORCE3_TI_500	riva/nv_type.h	45;"	d
NV_CHIP_GEFORCE4_420_GO	riva/nv_type.h	28;"	d
NV_CHIP_GEFORCE4_420_GO_M32	riva/nv_type.h	29;"	d
NV_CHIP_GEFORCE4_440_GO	riva/nv_type.h	27;"	d
NV_CHIP_GEFORCE4_440_GO_M64	riva/nv_type.h	31;"	d
NV_CHIP_GEFORCE4_MX_420	riva/nv_type.h	26;"	d
NV_CHIP_GEFORCE4_MX_440	riva/nv_type.h	25;"	d
NV_CHIP_GEFORCE4_MX_460	riva/nv_type.h	24;"	d
NV_CHIP_GEFORCE4_TI_4200	riva/nv_type.h	49;"	d
NV_CHIP_GEFORCE4_TI_4400	riva/nv_type.h	48;"	d
NV_CHIP_GEFORCE4_TI_4600	riva/nv_type.h	47;"	d
NV_CHIP_GEFORCE_256	riva/nv_type.h	13;"	d
NV_CHIP_GEFORCE_DDR	riva/nv_type.h	14;"	d
NV_CHIP_IGEFORCE2	riva/nv_type.h	41;"	d
NV_CHIP_ITNT2	riva/nv_type.h	12;"	d
NV_CHIP_QUADRO	riva/nv_type.h	15;"	d
NV_CHIP_QUADRO2_MXR	riva/nv_type.h	18;"	d
NV_CHIP_QUADRO2_PRO	riva/nv_type.h	23;"	d
NV_CHIP_QUADRO4_200	riva/nv_type.h	32;"	d
NV_CHIP_QUADRO4_500XGL	riva/nv_type.h	30;"	d
NV_CHIP_QUADRO4_500_GOGL	riva/nv_type.h	34;"	d
NV_CHIP_QUADRO4_550XGL	riva/nv_type.h	33;"	d
NV_CHIP_QUADRO4_700XGL	riva/nv_type.h	52;"	d
NV_CHIP_QUADRO4_750XGL	riva/nv_type.h	51;"	d
NV_CHIP_QUADRO4_900XGL	riva/nv_type.h	50;"	d
NV_CHIP_QUADRO_DCC	riva/nv_type.h	46;"	d
NV_CHIP_RIVA_128	riva/nv_type.h	6;"	d
NV_CHIP_TNT	riva/nv_type.h	7;"	d
NV_CHIP_TNT2	riva/nv_type.h	8;"	d
NV_CHIP_UTNT2	riva/nv_type.h	9;"	d
NV_CHIP_UVTNT2	riva/nv_type.h	11;"	d
NV_CHIP_VTNT2	riva/nv_type.h	10;"	d
NV_CMODE	macmodes.h	69;"	d
NV_RD08	nvidia/nv_local.h	63;"	d
NV_RD08	riva/riva_hw.h	79;"	d
NV_RD16	nvidia/nv_local.h	65;"	d
NV_RD16	riva/riva_hw.h	81;"	d
NV_RD32	nvidia/nv_local.h	67;"	d
NV_RD32	riva/riva_hw.h	83;"	d
NV_VMODE	macmodes.h	68;"	d
NV_WR08	nvidia/nv_local.h	62;"	d
NV_WR08	riva/riva_hw.h	78;"	d
NV_WR16	nvidia/nv_local.h	64;"	d
NV_WR16	riva/riva_hw.h	80;"	d
NV_WR32	nvidia/nv_local.h	66;"	d
NV_WR32	riva/riva_hw.h	82;"	d
N_ADJ_2595	aty/mach64_gx.c	23;"	d	file:
NgleLutBltCtl	stifb.c	/^} NgleLutBltCtl;$/;"	t	typeref:union:__anon113	file:
NoSupportLCDScale	sis/initdef.h	160;"	d
NoSupportSimuTV	sis/initdef.h	159;"	d
Nop	riva/riva_hw.h	/^    U016 Nop;$/;"	m	struct:__anon58
Nop	riva/riva_hw.h	/^    U016 Nop;$/;"	m	struct:__anon59
Nop	riva/riva_hw.h	/^    U016 Nop;$/;"	m	struct:__anon60
Nop	riva/riva_hw.h	/^    U016 Nop;$/;"	m	struct:__anon62
Nop	riva/riva_hw.h	/^    U016 Nop;$/;"	m	struct:__anon64
Nop	riva/riva_hw.h	/^    U016 Nop;$/;"	m	struct:__anon71
Nop	riva/riva_hw.h	/^    U016 Nop;$/;"	m	struct:__anon72
Nop	riva/riva_hw.h	/^    U016 Nop;$/;"	m	struct:__anon79
Nop	riva/riva_hw.h	/^    U016 Nop;$/;"	m	struct:__anon80
Nop	riva/riva_hw.h	/^    U016 Nop[1];$/;"	m	struct:__anon61
Nop	riva/riva_hw.h	/^    U016 Nop[1];$/;"	m	struct:__anon63
Nop	riva/riva_hw.h	/^    U016 Nop[1];$/;"	m	struct:__anon74
NumNVChips	riva/nvreg.h	/^typedef enum {NV1,NV3,NV4,NumNVChips} NVChipType;$/;"	e	enum:__anon88
OBUF_0U	i810/i810_regs.h	92;"	d
OBUF_0V	i810/i810_regs.h	93;"	d
OBUF_0Y	i810/i810_regs.h	90;"	d
OBUF_1U	i810/i810_regs.h	94;"	d
OBUF_1V	i810/i810_regs.h	95;"	d
OBUF_1Y	i810/i810_regs.h	91;"	d
ODFBPWR	mbx/regs.h	42;"	d
ODFBPWR_MODE	mbx/reg_bits.h	111;"	d
ODFBPWR_MODE_ACT	mbx/reg_bits.h	112;"	d
ODFBPWR_MODE_ACT_LP	mbx/reg_bits.h	113;"	d
ODFBPWR_MODE_SHUTD	mbx/reg_bits.h	115;"	d
ODFBPWR_MODE_SLEEP	mbx/reg_bits.h	114;"	d
ODFBPWR_SLOW	mbx/reg_bits.h	110;"	d
ODFBSTAT	mbx/regs.h	43;"	d
ODFBSTAT_ACT	mbx/reg_bits.h	118;"	d
ODFBSTAT_SDN	mbx/reg_bits.h	120;"	d
ODFBSTAT_SLP	mbx/reg_bits.h	119;"	d
OEMLCDDelayEnable	sis/initdef.h	645;"	d
OEMLCDEnable	sis/initdef.h	644;"	d
OEMLCDPIDTableAddr	sis/initdef.h	627;"	d
OEMLCDPOSEnable	sis/initdef.h	646;"	d
OEMLCDPanelIDSupport	sis/initdef.h	653;"	d
OEMLCDPtr_1Addr	sis/initdef.h	621;"	d
OEMLCDPtr_2Addr	sis/initdef.h	622;"	d
OEMLVDSPIDTableSize	sis/initdef.h	634;"	d
OEMTVDelayEnable	sis/initdef.h	648;"	d
OEMTVEnable	sis/initdef.h	647;"	d
OEMTVFilterEnable	sis/initdef.h	651;"	d
OEMTVFlickerEnable	sis/initdef.h	649;"	d
OEMTVPhaseEnable	sis/initdef.h	650;"	d
OEMTVPtrAddr	sis/initdef.h	617;"	d
OEMUtilIDCodeAddr	sis/initdef.h	615;"	d
OFF	i810/i810.h	127;"	d
OFFSET_RGBBUFFER	pnx4008/sdum.h	51;"	d
OFFSET_YUVBUFFER	pnx4008/sdum.h	52;"	d
OMAP2_SRAM_SIZE	omap/dispc.c	139;"	d	file:
OMAP2_SRAM_START	omap/dispc.c	137;"	d	file:
OMAP_LCDC_BASE	omap/lcdc.c	39;"	d	file:
OMAP_LCDC_CONTROL	omap/lcdc.c	43;"	d	file:
OMAP_LCDC_CTRL_LCD_EN	omap/lcdc.c	60;"	d	file:
OMAP_LCDC_CTRL_LCD_TFT	omap/lcdc.c	61;"	d	file:
OMAP_LCDC_CTRL_LINE_IRQ_CLR_SEL	omap/lcdc.c	62;"	d	file:
OMAP_LCDC_DISPLAY_STATUS	omap/lcdc.c	50;"	d	file:
OMAP_LCDC_IRQ	omap/lcdc.c	41;"	d	file:
OMAP_LCDC_IRQ_DONE	omap/lcdc.c	65;"	d	file:
OMAP_LCDC_IRQ_LINE	omap/lcdc.c	68;"	d	file:
OMAP_LCDC_IRQ_LINE_NIRQ	omap/lcdc.c	67;"	d	file:
OMAP_LCDC_IRQ_LOADED_PALETTE	omap/lcdc.c	66;"	d	file:
OMAP_LCDC_IRQ_MASK	omap/lcdc.c	69;"	d	file:
OMAP_LCDC_IRQ_VSYNC	omap/lcdc.c	64;"	d	file:
OMAP_LCDC_LINE_INT	omap/lcdc.c	49;"	d	file:
OMAP_LCDC_LOAD_FRAME	omap/lcdc.c	/^	OMAP_LCDC_LOAD_FRAME,$/;"	e	enum:lcdc_load_mode	file:
OMAP_LCDC_LOAD_PALETTE	omap/lcdc.c	/^	OMAP_LCDC_LOAD_PALETTE,$/;"	e	enum:lcdc_load_mode	file:
OMAP_LCDC_LOAD_PALETTE_AND_FRAME	omap/lcdc.c	/^	OMAP_LCDC_LOAD_PALETTE_AND_FRAME$/;"	e	enum:lcdc_load_mode	file:
OMAP_LCDC_SIZE	omap/lcdc.c	40;"	d	file:
OMAP_LCDC_STATUS	omap/lcdc.c	47;"	d	file:
OMAP_LCDC_STAT_ABC	omap/lcdc.c	55;"	d	file:
OMAP_LCDC_STAT_DONE	omap/lcdc.c	52;"	d	file:
OMAP_LCDC_STAT_FUF	omap/lcdc.c	57;"	d	file:
OMAP_LCDC_STAT_LINE_INT	omap/lcdc.c	56;"	d	file:
OMAP_LCDC_STAT_LOADED_PALETTE	omap/lcdc.c	58;"	d	file:
OMAP_LCDC_STAT_SYNC_LOST	omap/lcdc.c	54;"	d	file:
OMAP_LCDC_STAT_VSYNC	omap/lcdc.c	53;"	d	file:
OMAP_LCDC_SUBPANEL	omap/lcdc.c	48;"	d	file:
OMAP_LCDC_TIMING0	omap/lcdc.c	44;"	d	file:
OMAP_LCDC_TIMING1	omap/lcdc.c	45;"	d	file:
OMAP_LCDC_TIMING2	omap/lcdc.c	46;"	d	file:
OMAP_RFBI_RATE_LIMIT	omap/rfbi.c	35;"	d	file:
OMAP_SOSSI_BASE	omap/sossi.c	34;"	d	file:
ON	i810/i810.h	128;"	d
OPAQUE	sis/sis_accel.h	95;"	d
OPTYPE_MASK	i810/i810.h	57;"	d
OPT_EQUAL	intelfb/intelfbdrv.c	263;"	d	file:
OPT_INTVAL	intelfb/intelfbdrv.c	264;"	d	file:
OPT_STRVAL	intelfb/intelfbdrv.c	265;"	d	file:
OP_MODE	g364fb.c	60;"	d	file:
OS_DELAY	kyro/STG4000InitDevice.c	77;"	d	file:
OUTB	atafb.c	2239;"	d	file:
OUTFMT_RGB555	jz4750_ipu.h	104;"	d
OUTFMT_RGB565	jz4750_ipu.h	105;"	d
OUTFMT_RGB888	jz4750_ipu.h	106;"	d
OUTFMT_YUV422	jz4750_ipu.h	107;"	d
OUTMC	aty/radeon_pm.c	/^static void OUTMC( struct radeonfb_info *rinfo, u8 indx, u32 value)$/;"	f	file:
OUTPLL	aty/radeonfb.h	502;"	d
OUTPLLP	aty/radeonfb.h	503;"	d
OUTPUT_CRT	geode/lxfb.h	6;"	d
OUTPUT_PANEL	geode/lxfb.h	7;"	d
OUTREG	aty/radeonfb.h	407;"	d
OUTREG	intelfb/intelfbhw.h	530;"	d
OUTREG16	aty/radeonfb.h	405;"	d
OUTREG16	intelfb/intelfbhw.h	528;"	d
OUTREG8	aty/radeonfb.h	403;"	d
OUTREG8	intelfb/intelfbhw.h	526;"	d
OUTREGP	aty/radeonfb.h	423;"	d
OUT_END	jz4750_ipu.h	92;"	d
OUT_FMT_BIT	jz4750_ipu.h	283;"	d
OUT_FMT_MASK	jz4750_ipu.h	284;"	d
OUT_FMT_RGB555	jz4750_ipu.h	285;"	d
OUT_FMT_RGB565	jz4750_ipu.h	286;"	d
OUT_FMT_RGB888	jz4750_ipu.h	287;"	d
OUT_FMT_YUV422	jz4750_ipu.h	288;"	d
OUT_FM_H	jz4750_ipu.h	115;"	d
OUT_FM_W	jz4750_ipu.h	114;"	d
OUT_N_MSK	jz4750_ipu.h	127;"	d
OUT_RING	intelfb/intelfbhw.h	534;"	d
OVERLAY	kyro/STG4000Reg.h	/^	NO_LUT = 0, RESERVED, GRAPHICS, OVERLAY$/;"	e	enum:_LUT_USES
OVERLAY_FLIP	i810/i810.h	76;"	d
OVOADDR	i810/i810_regs.h	87;"	d
OVOCLRC1	i810/i810_regs.h	109;"	d
OVOCLRCO	i810/i810_regs.h	108;"	d
OVOCMD	i810/i810_regs.h	116;"	d
OVOCONF	i810/i810_regs.h	115;"	d
OVOSTRIDE	i810/i810_regs.h	96;"	d
OVRACT	i810/i810_regs.h	155;"	d
OVRL_BLEND_MODE	kyro/STG4000Reg.h	/^} OVRL_BLEND_MODE;$/;"	t	typeref:enum:_BLEND_MODE
OVRL_PIX_FORMAT	kyro/STG4000Reg.h	/^} OVRL_PIX_FORMAT;$/;"	t	typeref:enum:_OVRL_PIX_FORMAT
OVRL_SRC_DEST	kyro/STG4000OverlayDevice.c	/^} OVRL_SRC_DEST;$/;"	t	typeref:struct:_OVRL_SRC_DEST	file:
Offset	riva/riva_hw.h	/^    U032 Offset;$/;"	m	struct:__anon79
Otc04	stifb.c	357;"	d	file:
Otc32	stifb.c	358;"	d	file:
Ots08	stifb.c	359;"	d	file:
OtsIndirect	stifb.c	360;"	d	file:
OutPortByte	sis/osdef.h	105;"	d
OutPortByte	sis/osdef.h	124;"	d
OutPortByte	sis/osdef.h	62;"	d
OutPortLong	sis/osdef.h	107;"	d
OutPortLong	sis/osdef.h	126;"	d
OutPortLong	sis/osdef.h	70;"	d
OutPortWord	sis/osdef.h	106;"	d
OutPortWord	sis/osdef.h	125;"	d
OutPortWord	sis/osdef.h	66;"	d
OutputSelectOffset	sis/initdef.h	689;"	d
Overflow	console/vgacon.c	/^	unsigned char Overflow;	\/* CRT-Controller:07h *\/$/;"	m	struct:__anon46	file:
Overflow	vga16fb.c	/^		unsigned char	Overflow;	  \/* CRT-Controller:07h *\/$/;"	m	struct:vga16fb_par::__anon57	file:
Overlap	kyro/STG4000OverlayDevice.c	/^static u32 Overlap(u32 ulBits, u32 ulPattern)$/;"	f	file:
OverruleEMI	sis/vstruct.h	/^	bool				OverruleEMI;$/;"	m	struct:SiS_Private
P	i810/i810.h	/^	u32 pixclock, M, N, P;$/;"	m	struct:mode_registers
P9100_CMD_OFF	p9100.c	63;"	d	file:
P9100_FB_OFF	p9100.c	66;"	d	file:
P9100_FLAG_BLANKED	p9100.c	136;"	d	file:
P9100_RAMDAC_OFF	p9100.c	59;"	d	file:
P9100_SYSCTL_OFF	p9100.c	56;"	d	file:
P9100_VIDEOCOPROC_OFF	p9100.c	60;"	d	file:
P9100_VIDEOCTL_OFF	p9100.c	57;"	d	file:
P9100_VRAMCTL_OFF	p9100.c	58;"	d	file:
PACKPP	pm2fb.c	204;"	d	file:
PAD	controlfb.h	37;"	d
PADDING	fbsysfs.c	41;"	d	file:
PADDING	fbsysfs.c	66;"	d	file:
PADDRR	imsttfb.c	/^	PADDRR	= 0x0c,$/;"	e	enum:__anon144	file:
PADDRW	imsttfb.c	/^	PADDRW	= 0x00,$/;"	e	enum:__anon144	file:
PAD_1024	pnx4008/dum.h	/^	PAD_1024$/;"	e	enum:__anon107
PAD_512	pnx4008/dum.h	/^	PAD_512,$/;"	e	enum:__anon107
PAD_NONE	pnx4008/dum.h	/^	PAD_NONE,$/;"	e	enum:__anon107
PALETCTL	imsttfb.c	/^	PALETCTL	= 0x07,	\/* (0x00) Palette Control *\/$/;"	e	enum:__anon145	file:
PALETTE_10_ENTRIES	intelfb/intelfbhw.h	193;"	d
PALETTE_10_SIZE	intelfb/intelfbhw.h	194;"	d
PALETTE_8_BLUE_SHIFT	intelfb/intelfbhw.h	198;"	d
PALETTE_8_ENTRIES	intelfb/intelfb.h	68;"	d
PALETTE_8_ENTRIES	intelfb/intelfbhw.h	190;"	d
PALETTE_8_GREEN_SHIFT	intelfb/intelfbhw.h	197;"	d
PALETTE_8_MASK	intelfb/intelfbhw.h	195;"	d
PALETTE_8_RED_SHIFT	intelfb/intelfbhw.h	196;"	d
PALETTE_8_SIZE	intelfb/intelfbhw.h	192;"	d
PALETTE_A	intelfb/intelfbhw.h	187;"	d
PALETTE_B	intelfb/intelfbhw.h	188;"	d
PALETTE_BUFF_CLEAR	s3c2410fb.h	44;"	d
PALETTE_ENTRIES_NO	xilinxfb.c	78;"	d	file:
PALETTE_SIZE	9331/jz4750_lcd.h	18;"	d
PALETTE_SIZE	jz4750_lcd.h	18;"	d
PALETTE_SIZE	l009_bak/jz4750_lcd.h	18;"	d
PALFilterTableAddr	sis/initdef.h	620;"	d
PALHT	sis/initdef.h	499;"	d
PALVT	sis/initdef.h	500;"	d
PAL_ARGB1555	pvr2fb.c	/^enum { PAL_ARGB1555, PAL_RGB565, PAL_ARGB4444, PAL_ARGB8888 };$/;"	e	enum:__anon44	file:
PAL_ARGB4444	pvr2fb.c	/^enum { PAL_ARGB1555, PAL_RGB565, PAL_ARGB4444, PAL_ARGB8888 };$/;"	e	enum:__anon44	file:
PAL_ARGB8888	pvr2fb.c	/^enum { PAL_ARGB1555, PAL_RGB565, PAL_ARGB4444, PAL_ARGB8888 };$/;"	e	enum:__anon44	file:
PAL_DIWSTRT_H	amifb.c	528;"	d	file:
PAL_DIWSTRT_V	amifb.c	529;"	d	file:
PAL_HTOTAL	amifb.c	530;"	d	file:
PAL_HTOTAL	pvr2fb.c	104;"	d	file:
PAL_RGB565	pvr2fb.c	/^enum { PAL_ARGB1555, PAL_RGB565, PAL_ARGB4444, PAL_ARGB8888 };$/;"	e	enum:__anon44	file:
PAL_VTOTAL	amifb.c	531;"	d	file:
PAL_VTOTAL	pvr2fb.c	105;"	d	file:
PANEL_MODE	9331/jz4750_lcd.h	261;"	d
PANEL_MODE	9331/jz4750_lcd.h	263;"	d
PANEL_MODE	jz4750_lcd.h	261;"	d
PANEL_MODE	jz4750_lcd.h	263;"	d
PANEL_MODE	l009_bak/jz4750_lcd.h	261;"	d
PANEL_MODE	l009_bak/jz4750_lcd.h	263;"	d
PANEL_MODE_LCD_PANEL	jz4750_tve.h	5;"	d
PANEL_MODE_LCD_PANEL	l009_bak/jz4750_tve.h	5;"	d
PANEL_MODE_TVE_NTSC	jz4750_tve.h	7;"	d
PANEL_MODE_TVE_NTSC	l009_bak/jz4750_tve.h	7;"	d
PANEL_MODE_TVE_PAL	jz4750_tve.h	6;"	d
PANEL_MODE_TVE_PAL	l009_bak/jz4750_tve.h	6;"	d
PARSER	i810/i810.h	63;"	d
PARSER_MASK	i810/i810.h	58;"	d
PAR_EQUAL	controlfb.c	/^static inline int PAR_EQUAL(struct fb_par_control *x, struct fb_par_control *y)$/;"	f	file:
PATFG	sis/sis_accel.h	78;"	d
PATMONO	sis/sis_accel.h	80;"	d
PATPATREG	sis/sis_accel.h	79;"	d
PATREGSIZE	sis/sis_accel.h	52;"	d
PATTERN_COLOR_0	nvidia/nv_dma.h	68;"	d
PATTERN_COLOR_1	nvidia/nv_dma.h	69;"	d
PATTERN_FORMAT	nvidia/nv_dma.h	64;"	d
PATTERN_FORMAT_DEPTH16	nvidia/nv_dma.h	66;"	d
PATTERN_FORMAT_DEPTH24	nvidia/nv_dma.h	67;"	d
PATTERN_FORMAT_DEPTH8	nvidia/nv_dma.h	65;"	d
PATTERN_PATTERN_0	nvidia/nv_dma.h	70;"	d
PATTERN_PATTERN_1	nvidia/nv_dma.h	71;"	d
PATTERN_REG	sis/sis_accel.h	131;"	d
PAT_BGCOLOR	sis/sis_accel.h	120;"	d
PAT_COPY_ROP	i810/i810.h	30;"	d
PAT_FGCOLOR	sis/sis_accel.h	119;"	d
PAT_ROP_GXCOPY	intelfb/intelfbhw.h	508;"	d
PAT_ROP_GXXOR	intelfb/intelfbhw.h	509;"	d
PBR	sis/sis_accel.h	54;"	d
PBUS_Def	riva/nvreg.h	144;"	d
PBUS_Mask	riva/nvreg.h	146;"	d
PBUS_Print	riva/nvreg.h	143;"	d
PBUS_Read	riva/nvreg.h	142;"	d
PBUS_Val	riva/nvreg.h	145;"	d
PBUS_Write	riva/nvreg.h	141;"	d
PCIO	nvidia/nv_type.h	/^	volatile u8 __iomem *PCIO;$/;"	m	struct:nvidia_par
PCIO	riva/riva_hw.h	/^    volatile U008 __iomem *PCIO;$/;"	m	struct:_riva_hw_inst
PCIO0	nvidia/nv_type.h	/^	volatile u8 __iomem *PCIO0;$/;"	m	struct:nvidia_par
PCIO0	riva/riva_hw.h	/^    volatile U008 __iomem *PCIO0;$/;"	m	struct:_riva_hw_inst
PCI_BM_CTL	cyber2000fb.h	82;"	d
PCI_BM_CTL_BACK2BACK	cyber2000fb.h	85;"	d
PCI_BM_CTL_BURST	cyber2000fb.h	84;"	d
PCI_BM_CTL_DUMMY	cyber2000fb.h	86;"	d
PCI_BM_CTL_ENABLE	cyber2000fb.h	83;"	d
PCI_CHIP_MACH32	aty/ati_ids.h	35;"	d
PCI_CHIP_MACH64CT	aty/ati_ids.h	41;"	d
PCI_CHIP_MACH64CX	aty/ati_ids.h	42;"	d
PCI_CHIP_MACH64ET	aty/ati_ids.h	44;"	d
PCI_CHIP_MACH64GB	aty/ati_ids.h	45;"	d
PCI_CHIP_MACH64GD	aty/ati_ids.h	46;"	d
PCI_CHIP_MACH64GI	aty/ati_ids.h	47;"	d
PCI_CHIP_MACH64GL	aty/ati_ids.h	48;"	d
PCI_CHIP_MACH64GM	aty/ati_ids.h	49;"	d
PCI_CHIP_MACH64GN	aty/ati_ids.h	50;"	d
PCI_CHIP_MACH64GO	aty/ati_ids.h	51;"	d
PCI_CHIP_MACH64GP	aty/ati_ids.h	52;"	d
PCI_CHIP_MACH64GQ	aty/ati_ids.h	53;"	d
PCI_CHIP_MACH64GR	aty/ati_ids.h	54;"	d
PCI_CHIP_MACH64GS	aty/ati_ids.h	55;"	d
PCI_CHIP_MACH64GT	aty/ati_ids.h	56;"	d
PCI_CHIP_MACH64GU	aty/ati_ids.h	57;"	d
PCI_CHIP_MACH64GV	aty/ati_ids.h	58;"	d
PCI_CHIP_MACH64GW	aty/ati_ids.h	59;"	d
PCI_CHIP_MACH64GX	aty/ati_ids.h	60;"	d
PCI_CHIP_MACH64GY	aty/ati_ids.h	61;"	d
PCI_CHIP_MACH64GZ	aty/ati_ids.h	62;"	d
PCI_CHIP_MACH64LB	aty/ati_ids.h	75;"	d
PCI_CHIP_MACH64LD	aty/ati_ids.h	76;"	d
PCI_CHIP_MACH64LG	aty/ati_ids.h	79;"	d
PCI_CHIP_MACH64LI	aty/ati_ids.h	80;"	d
PCI_CHIP_MACH64LM	aty/ati_ids.h	81;"	d
PCI_CHIP_MACH64LN	aty/ati_ids.h	82;"	d
PCI_CHIP_MACH64LP	aty/ati_ids.h	83;"	d
PCI_CHIP_MACH64LQ	aty/ati_ids.h	84;"	d
PCI_CHIP_MACH64LR	aty/ati_ids.h	85;"	d
PCI_CHIP_MACH64LS	aty/ati_ids.h	86;"	d
PCI_CHIP_MACH64LT	aty/ati_ids.h	87;"	d
PCI_CHIP_MACH64VT	aty/ati_ids.h	188;"	d
PCI_CHIP_MACH64VU	aty/ati_ids.h	189;"	d
PCI_CHIP_MACH64VV	aty/ati_ids.h	190;"	d
PCI_CHIP_PROSAVAGE_DDR	savage/savagefb.h	43;"	d
PCI_CHIP_PROSAVAGE_DDRK	savage/savagefb.h	44;"	d
PCI_CHIP_PROSAVAGE_KM	savage/savagefb.h	39;"	d
PCI_CHIP_PROSAVAGE_PM	savage/savagefb.h	38;"	d
PCI_CHIP_R200_BB	aty/ati_ids.h	37;"	d
PCI_CHIP_R200_BC	aty/ati_ids.h	38;"	d
PCI_CHIP_R200_QH	aty/ati_ids.h	141;"	d
PCI_CHIP_R200_QI	aty/ati_ids.h	142;"	d
PCI_CHIP_R200_QJ	aty/ati_ids.h	143;"	d
PCI_CHIP_R200_QK	aty/ati_ids.h	144;"	d
PCI_CHIP_R200_QL	aty/ati_ids.h	145;"	d
PCI_CHIP_R200_QM	aty/ati_ids.h	146;"	d
PCI_CHIP_R200_QN	aty/ati_ids.h	147;"	d
PCI_CHIP_R200_QO	aty/ati_ids.h	148;"	d
PCI_CHIP_R300_AD	aty/ati_ids.h	21;"	d
PCI_CHIP_R300_AE	aty/ati_ids.h	22;"	d
PCI_CHIP_R300_AF	aty/ati_ids.h	23;"	d
PCI_CHIP_R300_AG	aty/ati_ids.h	24;"	d
PCI_CHIP_R300_ND	aty/ati_ids.h	99;"	d
PCI_CHIP_R300_NE	aty/ati_ids.h	100;"	d
PCI_CHIP_R300_NF	aty/ati_ids.h	101;"	d
PCI_CHIP_R300_NG	aty/ati_ids.h	102;"	d
PCI_CHIP_R350_AH	aty/ati_ids.h	25;"	d
PCI_CHIP_R350_AI	aty/ati_ids.h	26;"	d
PCI_CHIP_R350_AJ	aty/ati_ids.h	27;"	d
PCI_CHIP_R350_AK	aty/ati_ids.h	28;"	d
PCI_CHIP_R350_NH	aty/ati_ids.h	103;"	d
PCI_CHIP_R350_NI	aty/ati_ids.h	104;"	d
PCI_CHIP_R350_NK	aty/ati_ids.h	106;"	d
PCI_CHIP_R360_NJ	aty/ati_ids.h	105;"	d
PCI_CHIP_R420_JH	aty/ati_ids.h	67;"	d
PCI_CHIP_R420_JI	aty/ati_ids.h	68;"	d
PCI_CHIP_R420_JJ	aty/ati_ids.h	69;"	d
PCI_CHIP_R420_JK	aty/ati_ids.h	70;"	d
PCI_CHIP_R420_JL	aty/ati_ids.h	71;"	d
PCI_CHIP_R420_JM	aty/ati_ids.h	72;"	d
PCI_CHIP_R420_JN	aty/ati_ids.h	73;"	d
PCI_CHIP_R420_JP	aty/ati_ids.h	74;"	d
PCI_CHIP_R423_5D57	aty/ati_ids.h	212;"	d
PCI_CHIP_R423_UH	aty/ati_ids.h	181;"	d
PCI_CHIP_R423_UI	aty/ati_ids.h	182;"	d
PCI_CHIP_R423_UJ	aty/ati_ids.h	183;"	d
PCI_CHIP_R423_UK	aty/ati_ids.h	184;"	d
PCI_CHIP_R423_UQ	aty/ati_ids.h	185;"	d
PCI_CHIP_R423_UR	aty/ati_ids.h	186;"	d
PCI_CHIP_R423_UT	aty/ati_ids.h	187;"	d
PCI_CHIP_RADEON_LW	aty/ati_ids.h	88;"	d
PCI_CHIP_RADEON_LX	aty/ati_ids.h	89;"	d
PCI_CHIP_RADEON_LY	aty/ati_ids.h	90;"	d
PCI_CHIP_RADEON_LZ	aty/ati_ids.h	91;"	d
PCI_CHIP_RADEON_QD	aty/ati_ids.h	137;"	d
PCI_CHIP_RADEON_QE	aty/ati_ids.h	138;"	d
PCI_CHIP_RADEON_QF	aty/ati_ids.h	139;"	d
PCI_CHIP_RADEON_QG	aty/ati_ids.h	140;"	d
PCI_CHIP_RAGE128LE	aty/ati_ids.h	77;"	d
PCI_CHIP_RAGE128LF	aty/ati_ids.h	78;"	d
PCI_CHIP_RAGE128MF	aty/ati_ids.h	97;"	d
PCI_CHIP_RAGE128ML	aty/ati_ids.h	98;"	d
PCI_CHIP_RAGE128PA	aty/ati_ids.h	113;"	d
PCI_CHIP_RAGE128PB	aty/ati_ids.h	114;"	d
PCI_CHIP_RAGE128PC	aty/ati_ids.h	115;"	d
PCI_CHIP_RAGE128PD	aty/ati_ids.h	116;"	d
PCI_CHIP_RAGE128PE	aty/ati_ids.h	117;"	d
PCI_CHIP_RAGE128PF	aty/ati_ids.h	118;"	d
PCI_CHIP_RAGE128PG	aty/ati_ids.h	119;"	d
PCI_CHIP_RAGE128PH	aty/ati_ids.h	120;"	d
PCI_CHIP_RAGE128PI	aty/ati_ids.h	121;"	d
PCI_CHIP_RAGE128PJ	aty/ati_ids.h	122;"	d
PCI_CHIP_RAGE128PK	aty/ati_ids.h	123;"	d
PCI_CHIP_RAGE128PL	aty/ati_ids.h	124;"	d
PCI_CHIP_RAGE128PM	aty/ati_ids.h	125;"	d
PCI_CHIP_RAGE128PN	aty/ati_ids.h	126;"	d
PCI_CHIP_RAGE128PO	aty/ati_ids.h	127;"	d
PCI_CHIP_RAGE128PP	aty/ati_ids.h	128;"	d
PCI_CHIP_RAGE128PQ	aty/ati_ids.h	129;"	d
PCI_CHIP_RAGE128PR	aty/ati_ids.h	130;"	d
PCI_CHIP_RAGE128PS	aty/ati_ids.h	131;"	d
PCI_CHIP_RAGE128PT	aty/ati_ids.h	132;"	d
PCI_CHIP_RAGE128PU	aty/ati_ids.h	133;"	d
PCI_CHIP_RAGE128PV	aty/ati_ids.h	134;"	d
PCI_CHIP_RAGE128PW	aty/ati_ids.h	135;"	d
PCI_CHIP_RAGE128PX	aty/ati_ids.h	136;"	d
PCI_CHIP_RAGE128RE	aty/ati_ids.h	154;"	d
PCI_CHIP_RAGE128RF	aty/ati_ids.h	155;"	d
PCI_CHIP_RAGE128RG	aty/ati_ids.h	156;"	d
PCI_CHIP_RAGE128RK	aty/ati_ids.h	157;"	d
PCI_CHIP_RAGE128RL	aty/ati_ids.h	158;"	d
PCI_CHIP_RAGE128SE	aty/ati_ids.h	159;"	d
PCI_CHIP_RAGE128SF	aty/ati_ids.h	160;"	d
PCI_CHIP_RAGE128SG	aty/ati_ids.h	161;"	d
PCI_CHIP_RAGE128SH	aty/ati_ids.h	162;"	d
PCI_CHIP_RAGE128SK	aty/ati_ids.h	163;"	d
PCI_CHIP_RAGE128SL	aty/ati_ids.h	164;"	d
PCI_CHIP_RAGE128SM	aty/ati_ids.h	165;"	d
PCI_CHIP_RAGE128SN	aty/ati_ids.h	166;"	d
PCI_CHIP_RAGE128TF	aty/ati_ids.h	167;"	d
PCI_CHIP_RAGE128TL	aty/ati_ids.h	168;"	d
PCI_CHIP_RAGE128TR	aty/ati_ids.h	169;"	d
PCI_CHIP_RAGE128TS	aty/ati_ids.h	170;"	d
PCI_CHIP_RAGE128TT	aty/ati_ids.h	171;"	d
PCI_CHIP_RAGE128TU	aty/ati_ids.h	172;"	d
PCI_CHIP_RC410_5A62	aty/ati_ids.h	191;"	d
PCI_CHIP_RN50	aty/ati_ids.h	153;"	d
PCI_CHIP_RS100_4136	aty/ati_ids.h	19;"	d
PCI_CHIP_RS100_4336	aty/ati_ids.h	39;"	d
PCI_CHIP_RS200_4137	aty/ati_ids.h	20;"	d
PCI_CHIP_RS200_4337	aty/ati_ids.h	40;"	d
PCI_CHIP_RS250_4237	aty/ati_ids.h	36;"	d
PCI_CHIP_RS250_4437	aty/ati_ids.h	43;"	d
PCI_CHIP_RS300_5834	aty/ati_ids.h	192;"	d
PCI_CHIP_RS300_5835	aty/ati_ids.h	193;"	d
PCI_CHIP_RS300_5836	aty/ati_ids.h	194;"	d
PCI_CHIP_RS300_5837	aty/ati_ids.h	195;"	d
PCI_CHIP_RS350_7834	aty/ati_ids.h	213;"	d
PCI_CHIP_RS350_7835	aty/ati_ids.h	214;"	d
PCI_CHIP_RS480_5955	aty/ati_ids.h	196;"	d
PCI_CHIP_RS482_5975	aty/ati_ids.h	201;"	d
PCI_CHIP_RV100_QY	aty/ati_ids.h	151;"	d
PCI_CHIP_RV100_QZ	aty/ati_ids.h	152;"	d
PCI_CHIP_RV200_QW	aty/ati_ids.h	149;"	d
PCI_CHIP_RV200_QX	aty/ati_ids.h	150;"	d
PCI_CHIP_RV250_Id	aty/ati_ids.h	63;"	d
PCI_CHIP_RV250_Ie	aty/ati_ids.h	64;"	d
PCI_CHIP_RV250_If	aty/ati_ids.h	65;"	d
PCI_CHIP_RV250_Ig	aty/ati_ids.h	66;"	d
PCI_CHIP_RV250_Ld	aty/ati_ids.h	92;"	d
PCI_CHIP_RV250_Le	aty/ati_ids.h	93;"	d
PCI_CHIP_RV250_Lf	aty/ati_ids.h	94;"	d
PCI_CHIP_RV250_Lg	aty/ati_ids.h	95;"	d
PCI_CHIP_RV250_Ln	aty/ati_ids.h	96;"	d
PCI_CHIP_RV280_5960	aty/ati_ids.h	197;"	d
PCI_CHIP_RV280_5961	aty/ati_ids.h	198;"	d
PCI_CHIP_RV280_5962	aty/ati_ids.h	199;"	d
PCI_CHIP_RV280_5964	aty/ati_ids.h	200;"	d
PCI_CHIP_RV280_5C61	aty/ati_ids.h	210;"	d
PCI_CHIP_RV280_5C63	aty/ati_ids.h	211;"	d
PCI_CHIP_RV350_AP	aty/ati_ids.h	29;"	d
PCI_CHIP_RV350_AQ	aty/ati_ids.h	30;"	d
PCI_CHIP_RV350_AS	aty/ati_ids.h	32;"	d
PCI_CHIP_RV350_AT	aty/ati_ids.h	33;"	d
PCI_CHIP_RV350_AV	aty/ati_ids.h	34;"	d
PCI_CHIP_RV350_NP	aty/ati_ids.h	107;"	d
PCI_CHIP_RV350_NQ	aty/ati_ids.h	108;"	d
PCI_CHIP_RV350_NR	aty/ati_ids.h	109;"	d
PCI_CHIP_RV350_NS	aty/ati_ids.h	110;"	d
PCI_CHIP_RV350_NT	aty/ati_ids.h	111;"	d
PCI_CHIP_RV350_NV	aty/ati_ids.h	112;"	d
PCI_CHIP_RV360_AR	aty/ati_ids.h	31;"	d
PCI_CHIP_RV370_5460	aty/ati_ids.h	173;"	d
PCI_CHIP_RV370_5461	aty/ati_ids.h	174;"	d
PCI_CHIP_RV370_5462	aty/ati_ids.h	175;"	d
PCI_CHIP_RV370_5463	aty/ati_ids.h	176;"	d
PCI_CHIP_RV370_5464	aty/ati_ids.h	177;"	d
PCI_CHIP_RV370_5465	aty/ati_ids.h	178;"	d
PCI_CHIP_RV370_5466	aty/ati_ids.h	179;"	d
PCI_CHIP_RV370_5467	aty/ati_ids.h	180;"	d
PCI_CHIP_RV370_5B60	aty/ati_ids.h	202;"	d
PCI_CHIP_RV370_5B61	aty/ati_ids.h	203;"	d
PCI_CHIP_RV370_5B62	aty/ati_ids.h	204;"	d
PCI_CHIP_RV370_5B63	aty/ati_ids.h	205;"	d
PCI_CHIP_RV370_5B64	aty/ati_ids.h	206;"	d
PCI_CHIP_RV370_5B65	aty/ati_ids.h	207;"	d
PCI_CHIP_RV370_5B66	aty/ati_ids.h	208;"	d
PCI_CHIP_RV370_5B67	aty/ati_ids.h	209;"	d
PCI_CHIP_RV380_3150	aty/ati_ids.h	7;"	d
PCI_CHIP_RV380_3151	aty/ati_ids.h	8;"	d
PCI_CHIP_RV380_3152	aty/ati_ids.h	9;"	d
PCI_CHIP_RV380_3153	aty/ati_ids.h	10;"	d
PCI_CHIP_RV380_3154	aty/ati_ids.h	11;"	d
PCI_CHIP_RV380_3156	aty/ati_ids.h	12;"	d
PCI_CHIP_RV380_3E50	aty/ati_ids.h	13;"	d
PCI_CHIP_RV380_3E51	aty/ati_ids.h	14;"	d
PCI_CHIP_RV380_3E52	aty/ati_ids.h	15;"	d
PCI_CHIP_RV380_3E53	aty/ati_ids.h	16;"	d
PCI_CHIP_RV380_3E54	aty/ati_ids.h	17;"	d
PCI_CHIP_RV380_3E56	aty/ati_ids.h	18;"	d
PCI_CHIP_S3TWISTER_K	savage/savagefb.h	42;"	d
PCI_CHIP_S3TWISTER_P	savage/savagefb.h	41;"	d
PCI_CHIP_SAVAGE2000	savage/savagefb.h	33;"	d
PCI_CHIP_SAVAGE3D	savage/savagefb.h	31;"	d
PCI_CHIP_SAVAGE3D_MV	savage/savagefb.h	32;"	d
PCI_CHIP_SAVAGE4	savage/savagefb.h	30;"	d
PCI_CHIP_SAVAGE_IX	savage/savagefb.h	37;"	d
PCI_CHIP_SAVAGE_IX_MV	savage/savagefb.h	36;"	d
PCI_CHIP_SAVAGE_MX	savage/savagefb.h	35;"	d
PCI_CHIP_SAVAGE_MX_MV	savage/savagefb.h	34;"	d
PCI_CHIP_SUPSAV_IX128DDR	savage/savagefb.h	49;"	d
PCI_CHIP_SUPSAV_IX128SDR	savage/savagefb.h	48;"	d
PCI_CHIP_SUPSAV_IX64DDR	savage/savagefb.h	51;"	d
PCI_CHIP_SUPSAV_IX64SDR	savage/savagefb.h	50;"	d
PCI_CHIP_SUPSAV_IXCDDR	savage/savagefb.h	53;"	d
PCI_CHIP_SUPSAV_IXCSDR	savage/savagefb.h	52;"	d
PCI_CHIP_SUPSAV_MX128	savage/savagefb.h	45;"	d
PCI_CHIP_SUPSAV_MX64	savage/savagefb.h	46;"	d
PCI_CHIP_SUPSAV_MX64C	savage/savagefb.h	47;"	d
PCI_CONFIG_SUBSYS_ID	kyro/STG4000InitDevice.c	50;"	d	file:
PCI_DEVICE_ENABLED	i810/i810.h	199;"	d
PCI_DEVICE_ID_IBM_GXT4500P	gxt4500.c	16;"	d	file:
PCI_DEVICE_ID_IBM_GXT6000P	gxt4500.c	17;"	d	file:
PCI_DEVICE_ID_INTEL_82815_100	i810/i810.h	109;"	d
PCI_DEVICE_ID_INTEL_82815_FULL_CTRL	i810/i810.h	115;"	d
PCI_DEVICE_ID_INTEL_82815_NOAGP	i810/i810.h	112;"	d
PCI_DEVICE_ID_INTEL_830M	intelfb/intelfb.h	53;"	d
PCI_DEVICE_ID_INTEL_845G	intelfb/intelfb.h	54;"	d
PCI_DEVICE_ID_INTEL_85XGM	intelfb/intelfb.h	55;"	d
PCI_DEVICE_ID_INTEL_865G	intelfb/intelfb.h	56;"	d
PCI_DEVICE_ID_INTEL_915G	intelfb/intelfb.h	57;"	d
PCI_DEVICE_ID_INTEL_915GM	intelfb/intelfb.h	58;"	d
PCI_DEVICE_ID_INTEL_945G	intelfb/intelfb.h	59;"	d
PCI_DEVICE_ID_INTEL_945GM	intelfb/intelfb.h	60;"	d
PCI_DEVICE_ID_NEC_NEON250	pvr2fb.c	80;"	d	file:
PCI_DEVICE_ID_SI_330	sis/sis.h	86;"	d
PCI_DEVICE_ID_SI_650	sis/sis.h	77;"	d
PCI_DEVICE_ID_SI_650_VGA	sis/sis.h	74;"	d
PCI_DEVICE_ID_SI_651	sis/sis.h	80;"	d
PCI_DEVICE_ID_SI_660	sis/sis.h	98;"	d
PCI_DEVICE_ID_SI_660_VGA	sis/sis.h	89;"	d
PCI_DEVICE_ID_SI_661	sis/sis.h	92;"	d
PCI_DEVICE_ID_SI_740	sis/sis.h	83;"	d
PCI_DEVICE_ID_SI_741	sis/sis.h	95;"	d
PCI_DEVICE_ID_SI_760	sis/sis.h	101;"	d
PCI_DEVICE_ID_SI_761	sis/sis.h	104;"	d
PCI_DEVICE_ID_STG4000	kyro/fbdev.c	38;"	d	file:
PCI_DEVICE_ID_XGI_20	sis/sis.h	112;"	d
PCI_DEVICE_ID_XGI_40	sis/sis.h	116;"	d
PCI_I810_MISCC	i810/i810.h	122;"	d
PCI_MEMMISC_REG	matrox/matroxfb_base.h	587;"	d
PCI_MGA_DATA	matrox/matroxfb_base.h	584;"	d
PCI_MGA_INDEX	matrox/matroxfb_base.h	583;"	d
PCI_OPTION2_REG	matrox/matroxfb_base.h	585;"	d
PCI_OPTION3_REG	matrox/matroxfb_base.h	586;"	d
PCI_OPTION_ENABLE_ROM	matrox/matroxfb_base.h	581;"	d
PCI_OPTION_REG	matrox/matroxfb_base.h	580;"	d
PCI_SS_ID_MATROX_GENERIC	matrox/matroxfb_base.h	106;"	d
PCI_SS_ID_MATROX_MARVEL_G200_AGP	matrox/matroxfb_base.h	110;"	d
PCI_SS_ID_MATROX_MGA_G100_AGP	matrox/matroxfb_base.h	112;"	d
PCI_SS_ID_MATROX_MGA_G100_PCI	matrox/matroxfb_base.h	111;"	d
PCI_SS_ID_MATROX_MILLENIUM_G200_AGP	matrox/matroxfb_base.h	109;"	d
PCI_SS_ID_MATROX_MILLENNIUM_G400_MAX_AGP	matrox/matroxfb_base.h	113;"	d
PCI_SS_ID_MATROX_MYSTIQUE_G200_AGP	matrox/matroxfb_base.h	108;"	d
PCI_SS_ID_MATROX_PRODUCTIVA_G100_AGP	matrox/matroxfb_base.h	107;"	d
PCI_SS_ID_SIEMENS_MGA_G100_AGP	matrox/matroxfb_base.h	114;"	d
PCI_SS_ID_SIEMENS_MGA_G200_AGP	matrox/matroxfb_base.h	115;"	d
PCI_SS_VENDOR_ID_MATROX	matrox/matroxfb_base.h	102;"	d
PCI_SS_VENDOR_ID_SIEMENS_NIXDORF	matrox/matroxfb_base.h	99;"	d
PCI_VENDOR_ID_ST	kyro/fbdev.c	37;"	d	file:
PCI_VENDOR_ID_XGI	sis/sis.h	108;"	d
PCLK_N	jzlcd.h	58;"	d
PCLK_P	jzlcd.h	57;"	d
PCLK_max_freq	aty/aty128fb.c	/^	u32 PCLK_max_freq;$/;"	m	struct:__anon103	file:
PCLK_max_freq	aty/atyfb.h	/^	u16 PCLK_max_freq;$/;"	m	struct:__anon100
PCLK_min_freq	aty/aty128fb.c	/^	u32 PCLK_min_freq;$/;"	m	struct:__anon103	file:
PCLK_min_freq	aty/atyfb.h	/^	u16 PCLK_min_freq;$/;"	m	struct:__anon100
PCLK_ref_divider	aty/aty128fb.c	/^	u16 PCLK_ref_divider;$/;"	m	struct:__anon103	file:
PCLK_ref_freq	aty/aty128fb.c	/^	u16 PCLK_ref_freq;$/;"	m	struct:__anon103	file:
PCRTC	nvidia/nv_type.h	/^	volatile u32 __iomem *PCRTC;$/;"	m	struct:nvidia_par
PCRTC	riva/riva_hw.h	/^    volatile U032 __iomem *PCRTC;$/;"	m	struct:_riva_hw_inst
PCRTC0	nvidia/nv_type.h	/^	volatile u32 __iomem *PCRTC0;$/;"	m	struct:nvidia_par
PCRTC0	riva/riva_hw.h	/^    volatile U032 __iomem *PCRTC0;$/;"	m	struct:_riva_hw_inst
PCRTC_Def	riva/nvreg.h	173;"	d
PCRTC_Mask	riva/nvreg.h	175;"	d
PCRTC_Read	riva/nvreg.h	171;"	d
PCRTC_Val	riva/nvreg.h	174;"	d
PCRTC_Write	riva/nvreg.h	170;"	d
PCTRA	pvr2fb.c	653;"	d	file:
PDAC_Def	riva/nvreg.h	59;"	d
PDAC_Mask	riva/nvreg.h	61;"	d
PDAC_Print	riva/nvreg.h	58;"	d
PDAC_Read	riva/nvreg.h	57;"	d
PDAC_ReadExt	riva/nvreg.h	157;"	d
PDAC_Val	riva/nvreg.h	60;"	d
PDAC_Write	riva/nvreg.h	56;"	d
PDAC_WriteExt	riva/nvreg.h	162;"	d
PDATA	imsttfb.c	/^	PDATA	= 0x04,$/;"	e	enum:__anon144	file:
PDC	sis/vstruct.h	/^	short				PDC, PDCA;$/;"	m	struct:SiS_Private
PDCA	sis/vstruct.h	/^	short				PDC, PDCA;$/;"	m	struct:SiS_Private
PDIO	nvidia/nv_type.h	/^	volatile u8 __iomem *PDIO;$/;"	m	struct:nvidia_par
PDIO	riva/riva_hw.h	/^    volatile U008 __iomem *PDIO;$/;"	m	struct:_riva_hw_inst
PDIO0	nvidia/nv_type.h	/^	volatile u8 __iomem *PDIO0;$/;"	m	struct:nvidia_par
PDIO0	riva/riva_hw.h	/^    volatile U008 __iomem *PDIO0;$/;"	m	struct:_riva_hw_inst
PDMA_Def	riva/nvreg.h	87;"	d
PDMA_Mask	riva/nvreg.h	89;"	d
PDMA_Print	riva/nvreg.h	86;"	d
PDMA_Read	riva/nvreg.h	85;"	d
PDMA_Val	riva/nvreg.h	88;"	d
PDMA_Write	riva/nvreg.h	84;"	d
PDTRA	pvr2fb.c	654;"	d	file:
PER_PIXEL_ALPHA	kyro/STG4000Reg.h	/^	GRAPHICS_MODE = 0, COLOR_KEY, PER_PIXEL_ALPHA, GLOBAL_ALPHA,$/;"	e	enum:_BLEND_MODE
PEXTDEV	nvidia/nv_type.h	/^	volatile u32 __iomem *PEXTDEV;$/;"	m	struct:nvidia_par
PEXTDEV	riva/riva_hw.h	/^    volatile U032 __iomem *PEXTDEV;$/;"	m	struct:_riva_hw_inst
PEXTDEV_Def	riva/nvreg.h	101;"	d
PEXTDEV_Mask	riva/nvreg.h	103;"	d
PEXTDEV_Print	riva/nvreg.h	100;"	d
PEXTDEV_Read	riva/nvreg.h	99;"	d
PEXTDEV_Val	riva/nvreg.h	102;"	d
PEXTDEV_Write	riva/nvreg.h	98;"	d
PFB	nvidia/nv_type.h	/^	volatile u32 __iomem *PFB;$/;"	m	struct:nvidia_par
PFB	riva/riva_hw.h	/^    volatile U032 __iomem *PFB;$/;"	m	struct:_riva_hw_inst
PFBASE	mbx/regs.h	10;"	d
PFB_Def	riva/nvreg.h	66;"	d
PFB_Mask	riva/nvreg.h	68;"	d
PFB_Print	riva/nvreg.h	65;"	d
PFB_Read	riva/nvreg.h	64;"	d
PFB_Val	riva/nvreg.h	67;"	d
PFB_Write	riva/nvreg.h	63;"	d
PFCEIL	mbx/regs.h	11;"	d
PFIFO	nvidia/nv_type.h	/^	volatile u32 __iomem *PFIFO;$/;"	m	struct:nvidia_par
PFIFO	riva/riva_hw.h	/^    volatile U032 __iomem *PFIFO;$/;"	m	struct:_riva_hw_inst
PFIFO_Def	riva/nvreg.h	108;"	d
PFIFO_Mask	riva/nvreg.h	110;"	d
PFIFO_Print	riva/nvreg.h	107;"	d
PFIFO_Read	riva/nvreg.h	106;"	d
PFIFO_Val	riva/nvreg.h	109;"	d
PFIFO_Write	riva/nvreg.h	105;"	d
PFX	intelfb/intelfb.h	87;"	d
PFX	nvidia/nvidia.c	60;"	d	file:
PFX	riva/fbdev.c	91;"	d	file:
PFX	riva/nv_driver.c	49;"	d	file:
PFX	s1d13xxxfb.c	45;"	d	file:
PGRAPH	nvidia/nv_type.h	/^	volatile u32 __iomem *PGRAPH;$/;"	m	struct:nvidia_par
PGRAPH	riva/riva_hw.h	/^    volatile U032 __iomem *PGRAPH;$/;"	m	struct:_riva_hw_inst
PGRAPH_Def	riva/nvreg.h	80;"	d
PGRAPH_Mask	riva/nvreg.h	82;"	d
PGRAPH_Print	riva/nvreg.h	79;"	d
PGRAPH_Read	riva/nvreg.h	78;"	d
PGRAPH_Val	riva/nvreg.h	81;"	d
PGRAPH_Write	riva/nvreg.h	77;"	d
PGTBL_CTL	i810/i810_regs.h	34;"	d
PGTBL_ER	i810/i810_regs.h	35;"	d
PG_ENABLE_MASK	i810/i810.h	140;"	d
PHYS	jz4750_android_ipu.c	95;"	d	file:
PHYS	jz4750_android_ipu.c	98;"	d	file:
PH_DISP_ORIENT_REG	pnx4008/dum.h	116;"	d
PH_DISP_PIXEL_REG	pnx4008/dum.h	119;"	d
PH_DISP_XMAX_REG	pnx4008/dum.h	123;"	d
PH_DISP_XMIN_REG	pnx4008/dum.h	122;"	d
PH_DISP_XPOINT_REG	pnx4008/dum.h	118;"	d
PH_DISP_YMAX_REG	pnx4008/dum.h	121;"	d
PH_DISP_YMIN_REG	pnx4008/dum.h	120;"	d
PH_DISP_YPOINT_REG	pnx4008/dum.h	117;"	d
PIDXCTL	imsttfb.c	/^	PIDXCTL	= 0x1c$/;"	e	enum:__anon144	file:
PIDXDATA	imsttfb.c	/^	PIDXDATA= 0x18,$/;"	e	enum:__anon144	file:
PIDXHI	imsttfb.c	/^	PIDXHI	= 0x14,	$/;"	e	enum:__anon144	file:
PIDXLO	imsttfb.c	/^	PIDXLO	= 0x10,	$/;"	e	enum:__anon144	file:
PIN_CS_N	9331/umido_slcd_ILI9331.h	10;"	d
PIN_CS_N	jz4740_slcd.h	163;"	d
PIN_CS_N	jz4740_slcd.h	270;"	d
PIN_CS_N	jz4740_slcd.h	355;"	d
PIN_CS_N	jz4740_slcd.h	45;"	d
PIN_CS_N	jz_kgm_spfd5420a.h	200;"	d
PIN_CS_N	jz_kgm_spfd5420a.h	203;"	d
PIN_CS_N	umido_slcd_ILI9331.h	10;"	d
PIN_FMARK_N	jz4740_slcd.h	359;"	d
PIN_POWER_N	jz4740_slcd.h	358;"	d
PIN_RD_N	9331/jz4750_lcd.h	660;"	d
PIN_RD_N	jz4750_lcd.h	660;"	d
PIN_RD_N	l009_bak/jz4750_lcd.h	660;"	d
PIN_RESET_N	9331/jz4750_lcd.h	661;"	d
PIN_RESET_N	9331/umido_slcd_ILI9331.h	11;"	d
PIN_RESET_N	jz4740_slcd.h	164;"	d
PIN_RESET_N	jz4740_slcd.h	271;"	d
PIN_RESET_N	jz4740_slcd.h	356;"	d
PIN_RESET_N	jz4740_slcd.h	46;"	d
PIN_RESET_N	jz4750_lcd.h	661;"	d
PIN_RESET_N	jz_kgm_spfd5420a.h	201;"	d
PIN_RESET_N	jz_kgm_spfd5420a.h	204;"	d
PIN_RESET_N	l009_bak/jz4750_lcd.h	661;"	d
PIN_RESET_N	umido_slcd_ILI9331.h	11;"	d
PIN_RS_N	jz4740_slcd.h	162;"	d
PIN_RS_N	jz4740_slcd.h	272;"	d
PIN_RS_N	jz4740_slcd.h	357;"	d
PIN_RS_N	jz4740_slcd.h	44;"	d
PIPEACONF	intelfb/intelfbhw.h	281;"	d
PIPEASTAT	intelfb/intelfbhw.h	283;"	d
PIPEA_DSL	intelfb/intelfbhw.h	279;"	d
PIPEBCONF	intelfb/intelfbhw.h	282;"	d
PIPEBSTAT	intelfb/intelfbhw.h	284;"	d
PIPEB_DSL	intelfb/intelfbhw.h	280;"	d
PIPECONF_DISABLE	intelfb/intelfbhw.h	287;"	d
PIPECONF_DOUBLE_WIDE	intelfb/intelfbhw.h	288;"	d
PIPECONF_ENABLE	intelfb/intelfbhw.h	286;"	d
PIPECONF_GAMMA	intelfb/intelfbhw.h	292;"	d
PIPECONF_INTERLACE_FIELD_0_ONLY	intelfb/intelfbhw.h	296;"	d
PIPECONF_INTERLACE_MASK	intelfb/intelfbhw.h	297;"	d
PIPECONF_INTERLACE_W_FIELD_INDICATION	intelfb/intelfbhw.h	295;"	d
PIPECONF_LOCKED	intelfb/intelfbhw.h	290;"	d
PIPECONF_PALETTE	intelfb/intelfbhw.h	293;"	d
PIPECONF_PROGRESSIVE	intelfb/intelfbhw.h	294;"	d
PIPECONF_SINGLE_WIDE	intelfb/intelfbhw.h	289;"	d
PIPECONF_UNLOCKED	intelfb/intelfbhw.h	291;"	d
PIPESTAT_CRC_DONE	intelfb/intelfbhw.h	314;"	d
PIPESTAT_CRC_DONE_EN	intelfb/intelfbhw.h	302;"	d
PIPESTAT_CRC_ERROR	intelfb/intelfbhw.h	313;"	d
PIPESTAT_CRC_ERROR_EN	intelfb/intelfbhw.h	301;"	d
PIPESTAT_DISPLINE_COMP	intelfb/intelfbhw.h	317;"	d
PIPESTAT_DISPLINE_COMP_EN	intelfb/intelfbhw.h	305;"	d
PIPESTAT_FIFO_UNDERRUN	intelfb/intelfbhw.h	300;"	d
PIPESTAT_FLD_EVT_EVEN	intelfb/intelfbhw.h	319;"	d
PIPESTAT_FLD_EVT_EVEN_EN	intelfb/intelfbhw.h	307;"	d
PIPESTAT_FLD_EVT_ODD	intelfb/intelfbhw.h	318;"	d
PIPESTAT_FLD_EVT_ODD_EN	intelfb/intelfbhw.h	306;"	d
PIPESTAT_HOTPLUG	intelfb/intelfbhw.h	315;"	d
PIPESTAT_HOTPLUG_EN	intelfb/intelfbhw.h	303;"	d
PIPESTAT_HOTPLUG_STATE	intelfb/intelfbhw.h	312;"	d
PIPESTAT_OVL_UPDATE	intelfb/intelfbhw.h	322;"	d
PIPESTAT_OVL_UPDATE_EN	intelfb/intelfbhw.h	310;"	d
PIPESTAT_TV_HOTPLUG	intelfb/intelfbhw.h	320;"	d
PIPESTAT_TV_HOTPLUG_EN	intelfb/intelfbhw.h	308;"	d
PIPESTAT_VBLANK	intelfb/intelfbhw.h	321;"	d
PIPESTAT_VBLANK_EN	intelfb/intelfbhw.h	309;"	d
PIPESTAT_VERTICAL_SYNC_EN	intelfb/intelfbhw.h	304;"	d
PIPESTAT_VSYNC	intelfb/intelfbhw.h	316;"	d
PIPE_A	intelfb/intelfbhw.h	182;"	d
PIPE_A_EVENT_INTERRUPT	intelfb/intelfbhw.h	96;"	d
PIPE_B	intelfb/intelfbhw.h	183;"	d
PIPE_B_EVENT_INTERRUPT	intelfb/intelfbhw.h	98;"	d
PIPE_MASK	intelfb/intelfbhw.h	184;"	d
PITCH_SHIFT	intelfb/intelfbhw.h	511;"	d
PIXC0	imsttfb.c	/^	PIXC0		= 0x23,	\/* () Pixel C 0 *\/$/;"	e	enum:__anon145	file:
PIXCLK	mbx/regs.h	31;"	d
PIXCLKDIV	mbx/regs.h	36;"	d
PIXCLKDIV_PD	mbx/reg_bits.h	86;"	d
PIXCLKSRC	mbx/regs.h	25;"	d
PIXCLKSRC_PLL_1	mbx/reg_bits.h	24;"	d
PIXCLKSRC_PLL_2	mbx/reg_bits.h	25;"	d
PIXCLKSRC_REF	mbx/reg_bits.h	23;"	d
PIXCLKSRC_SEL	mbx/reg_bits.h	22;"	d
PIXCLK_EN	mbx/reg_bits.h	58;"	d
PIXCONF	i810/i810_regs.h	161;"	d
PIXCONF1	i810/i810_regs.h	162;"	d
PIXCONF15	i810/i810.h	44;"	d
PIXCONF16	i810/i810.h	45;"	d
PIXCONF24	i810/i810.h	46;"	d
PIXCONF32	i810/i810.h	47;"	d
PIXCONF8	i810/i810.h	43;"	d
PIXCONF_0	i810/i810.h	146;"	d
PIXCONF_1	i810/i810.h	148;"	d
PIXCONF_2	i810/i810.h	147;"	d
PIXCTL1	imsttfb.c	/^	PIXCTL1		= 0x10, \/* (0x05) Pixel PLL Control 1 *\/$/;"	e	enum:__anon145	file:
PIXCTL2	imsttfb.c	/^	PIXCTL2		= 0x11,	\/* (0x00) Pixel PLL Control 2 *\/$/;"	e	enum:__anon145	file:
PIXEL_BLT	i810/i810.h	90;"	d
PIXEL_CLOCK	edid.h	74;"	d
PIXEL_CLOCK_HI	edid.h	73;"	d
PIXEL_CLOCK_LO	edid.h	72;"	d
PIXEL_FORMAT	kyro/STG4000Reg.h	/^} PIXEL_FORMAT;$/;"	t	typeref:enum:_PIXEL_FORMAT
PIXEL_TO_MM	macfb.c	149;"	d	file:
PIXFMT	imsttfb.c	/^	PIXFMT		= 0x0a,	\/* () Pixel Format  [bpp >> 3 + 2] *\/$/;"	e	enum:__anon145	file:
PIXM0	imsttfb.c	/^	PIXM0		= 0x20,	\/* () Pixel M 0 *\/$/;"	e	enum:__anon145	file:
PIXN0	imsttfb.c	/^	PIXN0		= 0x21,	\/* () Pixel N 0 *\/$/;"	e	enum:__anon145	file:
PIXP0	imsttfb.c	/^	PIXP0		= 0x22,	\/* () Pixel P 0 *\/$/;"	e	enum:__anon145	file:
PIX_BLT	dnfb.c	57;"	d	file:
PIX_PIPE_DEL	g364fb.c	48;"	d	file:
PIX_PIPE_DEL2	g364fb.c	49;"	d	file:
PLLSTAT	mbx/regs.h	29;"	d
PLLSTAT_CORE_PLL_LOST_L	mbx/reg_bits.h	49;"	d
PLLSTAT_CORE_PLL_LSTS	mbx/reg_bits.h	50;"	d
PLLSTAT_DISP_PLL_LOST_L	mbx/reg_bits.h	51;"	d
PLLSTAT_DISP_PLL_LSTS	mbx/reg_bits.h	52;"	d
PLLS_I8xx	intelfb/intelfbhw.c	50;"	d	file:
PLLS_I9xx	intelfb/intelfbhw.c	51;"	d	file:
PLLS_MAX	intelfb/intelfbhw.c	52;"	d	file:
PLL_BLOCK	aty/aty128fb.c	/^} __attribute__ ((packed)) PLL_BLOCK;$/;"	t	typeref:struct:__anon103	file:
PLL_BLOCK_MACH64	aty/atyfb.h	/^} __attribute__ ((packed)) PLL_BLOCK_MACH64;$/;"	t	typeref:struct:__anon100
PLL_C	gxt4500.c	99;"	d	file:
PLL_M	gxt4500.c	96;"	d	file:
PLL_N	gxt4500.c	97;"	d	file:
PLL_POSTDIV	gxt4500.c	98;"	d	file:
PLL_REFCLK	intelfb/intelfbhw.h	177;"	d
PLL_calcclock	matrox/matroxfb_misc.h	/^static inline int PLL_calcclock(CPMINFO unsigned int freq, unsigned int fmax,$/;"	f
PM2FB_MASTER_DEBUG	pm2fb.c	56;"	d	file:
PM2_PIXMAP_SIZE	pm2fb.c	64;"	d	file:
PM3FB_MASTER_DEBUG	pm3fb.c	45;"	d	file:
PM3_PIXMAP_SIZE	pm3fb.c	53;"	d	file:
PM3_READ_REG	pm3fb.c	/^static inline u32 PM3_READ_REG(struct pm3_par *par, s32 off)$/;"	f	file:
PM3_WAIT	pm3fb.c	/^static inline void PM3_WAIT(struct pm3_par *par, u32 n)$/;"	f	file:
PM3_WRITE_DAC_REG	pm3fb.c	/^static inline void PM3_WRITE_DAC_REG(struct pm3_par *par, unsigned r, u8 v)$/;"	f	file:
PM3_WRITE_REG	pm3fb.c	/^static inline void PM3_WRITE_REG(struct pm3_par *par, s32 off, u32 v)$/;"	f	file:
PMAG_AA_BT431_OFFSET	pmag-aa-fb.c	64;"	d	file:
PMAG_AA_BT455_OFFSET	pmag-aa-fb.c	59;"	d	file:
PMAG_AA_ONBOARD_FBMEM_OFFSET	pmag-aa-fb.c	70;"	d	file:
PMC	nvidia/nv_type.h	/^	volatile u32 __iomem *PMC;$/;"	m	struct:nvidia_par
PMC	riva/riva_hw.h	/^    volatile U032 __iomem *PMC;$/;"	m	struct:_riva_hw_inst
PMC_Def	riva/nvreg.h	129;"	d
PMC_Def	riva/nvreg.h	136;"	d
PMC_Mask	riva/nvreg.h	131;"	d
PMC_Mask	riva/nvreg.h	138;"	d
PMC_Print	riva/nvreg.h	128;"	d
PMC_Print	riva/nvreg.h	135;"	d
PMC_Read	riva/nvreg.h	127;"	d
PMC_Read	riva/nvreg.h	134;"	d
PMC_Val	riva/nvreg.h	130;"	d
PMC_Val	riva/nvreg.h	137;"	d
PMC_Write	riva/nvreg.h	126;"	d
PMC_Write	riva/nvreg.h	133;"	d
PMINFO	matrox/matroxfb_base.h	538;"	d
PMINFO	matrox/matroxfb_base.h	555;"	d
PMINFO2	matrox/matroxfb_base.h	537;"	d
PMINFO2	matrox/matroxfb_base.h	554;"	d
PMU_LPCR	backlight/progear_bl.c	27;"	d	file:
PMX2_SOFTRESET_3D_RST	kyro/STG4000InitDevice.c	31;"	d	file:
PMX2_SOFTRESET_ALL	kyro/STG4000InitDevice.c	39;"	d	file:
PMX2_SOFTRESET_C1_RST	kyro/STG4000InitDevice.c	29;"	d	file:
PMX2_SOFTRESET_C2_RST	kyro/STG4000InitDevice.c	30;"	d	file:
PMX2_SOFTRESET_DAC_RST	kyro/STG4000InitDevice.c	28;"	d	file:
PMX2_SOFTRESET_REG_RST	kyro/STG4000InitDevice.c	38;"	d	file:
PMX2_SOFTRESET_ROM_RST	kyro/STG4000InitDevice.c	36;"	d	file:
PMX2_SOFTRESET_SD_RST	kyro/STG4000InitDevice.c	34;"	d	file:
PMX2_SOFTRESET_TA_RST	kyro/STG4000InitDevice.c	37;"	d	file:
PMX2_SOFTRESET_TLB_RST	kyro/STG4000InitDevice.c	33;"	d	file:
PMX2_SOFTRESET_VGA_RST	kyro/STG4000InitDevice.c	35;"	d	file:
PMX2_SOFTRESET_VIDIN_RST	kyro/STG4000InitDevice.c	32;"	d	file:
PNX4008_DUMCONF_VA_BASE	pnx4008/dum.h	17;"	d
PNX4008_DUM_CLK_DIV	pnx4008/sdum.h	44;"	d
PNX4008_DUM_MAIN_VA_BASE	pnx4008/dum.h	18;"	d
PNX4008_DUM_RT_CFG	pnx4008/sdum.h	38;"	d
PNX4008_DUM_T_CFG	pnx4008/sdum.h	41;"	d
PNX4008_DUM_WT_CFG	pnx4008/sdum.h	35;"	d
POFF_MASK	sbuslib.c	70;"	d	file:
POLLFLAG	mbx/regs.h	12;"	d
PORT_ENABLE	intelfb/intelfbhw.h	269;"	d
PORT_INTER	g364fb.c	47;"	d	file:
PORT_PIPE_SELECT_SHIFT	intelfb/intelfbhw.h	270;"	d
PORT_TV_FLAGS	intelfb/intelfbhw.h	272;"	d
PORT_TV_FLAGS_MASK	intelfb/intelfbhw.h	271;"	d
POS1064	matrox/matroxfb_DAC1064.h	/^enum POS1064 {$/;"	g
POS1064_XCOLKEYH	matrox/matroxfb_DAC1064.h	/^	POS1064_XCOLKEYMASKL, POS1064_XCOLKEYMASKH, POS1064_XCOLKEYL, POS1064_XCOLKEYH,$/;"	e	enum:POS1064
POS1064_XCOLKEYL	matrox/matroxfb_DAC1064.h	/^	POS1064_XCOLKEYMASKL, POS1064_XCOLKEYMASKH, POS1064_XCOLKEYL, POS1064_XCOLKEYH,$/;"	e	enum:POS1064
POS1064_XCOLKEYMASKH	matrox/matroxfb_DAC1064.h	/^	POS1064_XCOLKEYMASKL, POS1064_XCOLKEYMASKH, POS1064_XCOLKEYL, POS1064_XCOLKEYH,$/;"	e	enum:POS1064
POS1064_XCOLKEYMASKL	matrox/matroxfb_DAC1064.h	/^	POS1064_XCOLKEYMASKL, POS1064_XCOLKEYMASKH, POS1064_XCOLKEYL, POS1064_XCOLKEYH,$/;"	e	enum:POS1064
POS1064_XCRCBITSEL	matrox/matroxfb_DAC1064.h	/^	POS1064_XCRCBITSEL,$/;"	e	enum:POS1064
POS1064_XCURADDH	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURADDL=0, POS1064_XCURADDH, POS1064_XCURCTRL,$/;"	e	enum:POS1064
POS1064_XCURADDL	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURADDL=0, POS1064_XCURADDH, POS1064_XCURCTRL,$/;"	e	enum:POS1064
POS1064_XCURCOL0BLUE	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURCOL0RED, POS1064_XCURCOL0GREEN, POS1064_XCURCOL0BLUE,$/;"	e	enum:POS1064
POS1064_XCURCOL0GREEN	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURCOL0RED, POS1064_XCURCOL0GREEN, POS1064_XCURCOL0BLUE,$/;"	e	enum:POS1064
POS1064_XCURCOL0RED	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURCOL0RED, POS1064_XCURCOL0GREEN, POS1064_XCURCOL0BLUE,$/;"	e	enum:POS1064
POS1064_XCURCOL1BLUE	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURCOL1RED, POS1064_XCURCOL1GREEN, POS1064_XCURCOL1BLUE,$/;"	e	enum:POS1064
POS1064_XCURCOL1GREEN	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURCOL1RED, POS1064_XCURCOL1GREEN, POS1064_XCURCOL1BLUE,$/;"	e	enum:POS1064
POS1064_XCURCOL1RED	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURCOL1RED, POS1064_XCURCOL1GREEN, POS1064_XCURCOL1BLUE,$/;"	e	enum:POS1064
POS1064_XCURCOL2BLUE	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURCOL2RED, POS1064_XCURCOL2GREEN, POS1064_XCURCOL2BLUE,$/;"	e	enum:POS1064
POS1064_XCURCOL2GREEN	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURCOL2RED, POS1064_XCURCOL2GREEN, POS1064_XCURCOL2BLUE,$/;"	e	enum:POS1064
POS1064_XCURCOL2RED	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURCOL2RED, POS1064_XCURCOL2GREEN, POS1064_XCURCOL2BLUE,$/;"	e	enum:POS1064
POS1064_XCURCTRL	matrox/matroxfb_DAC1064.h	/^	POS1064_XCURADDL=0, POS1064_XCURADDH, POS1064_XCURCTRL,$/;"	e	enum:POS1064
POS1064_XGENCTRL	matrox/matroxfb_DAC1064.h	/^	POS1064_XVREFCTRL, POS1064_XMULCTRL, POS1064_XPIXCLKCTRL, POS1064_XGENCTRL,$/;"	e	enum:POS1064
POS1064_XGENIOCTRL	matrox/matroxfb_DAC1064.h	/^	POS1064_XGENIOCTRL, POS1064_XGENIODATA, POS1064_XZOOMCTRL, POS1064_XSENSETEST,$/;"	e	enum:POS1064
POS1064_XGENIODATA	matrox/matroxfb_DAC1064.h	/^	POS1064_XGENIOCTRL, POS1064_XGENIODATA, POS1064_XZOOMCTRL, POS1064_XSENSETEST,$/;"	e	enum:POS1064
POS1064_XMISCCTRL	matrox/matroxfb_DAC1064.h	/^	POS1064_XMISCCTRL,$/;"	e	enum:POS1064
POS1064_XMULCTRL	matrox/matroxfb_DAC1064.h	/^	POS1064_XVREFCTRL, POS1064_XMULCTRL, POS1064_XPIXCLKCTRL, POS1064_XGENCTRL,$/;"	e	enum:POS1064
POS1064_XOUTPUTCONN	matrox/matroxfb_DAC1064.h	/^	POS1064_XOUTPUTCONN, POS1064_XPANMODE, POS1064_XPWRCTRL };$/;"	e	enum:POS1064
POS1064_XPANMODE	matrox/matroxfb_DAC1064.h	/^	POS1064_XOUTPUTCONN, POS1064_XPANMODE, POS1064_XPWRCTRL };$/;"	e	enum:POS1064
POS1064_XPIXCLKCTRL	matrox/matroxfb_DAC1064.h	/^	POS1064_XVREFCTRL, POS1064_XMULCTRL, POS1064_XPIXCLKCTRL, POS1064_XGENCTRL,$/;"	e	enum:POS1064
POS1064_XPWRCTRL	matrox/matroxfb_DAC1064.h	/^	POS1064_XOUTPUTCONN, POS1064_XPANMODE, POS1064_XPWRCTRL };$/;"	e	enum:POS1064
POS1064_XSENSETEST	matrox/matroxfb_DAC1064.h	/^	POS1064_XGENIOCTRL, POS1064_XGENIODATA, POS1064_XZOOMCTRL, POS1064_XSENSETEST,$/;"	e	enum:POS1064
POS1064_XVREFCTRL	matrox/matroxfb_DAC1064.h	/^	POS1064_XVREFCTRL, POS1064_XMULCTRL, POS1064_XPIXCLKCTRL, POS1064_XGENCTRL,$/;"	e	enum:POS1064
POS1064_XZOOMCTRL	matrox/matroxfb_DAC1064.h	/^	POS1064_XGENIOCTRL, POS1064_XGENIODATA, POS1064_XZOOMCTRL, POS1064_XSENSETEST,$/;"	e	enum:POS1064
POS3026_XCLKCTRL	matrox/matroxfb_Ti3026.c	263;"	d	file:
POS3026_XCURCTRL	matrox/matroxfb_Ti3026.c	267;"	d	file:
POS3026_XGENCTRL	matrox/matroxfb_Ti3026.c	264;"	d	file:
POS3026_XLATCHCTRL	matrox/matroxfb_Ti3026.c	260;"	d	file:
POS3026_XMEMPLLCTRL	matrox/matroxfb_Ti3026.c	266;"	d	file:
POS3026_XMISCCTRL	matrox/matroxfb_Ti3026.c	265;"	d	file:
POS3026_XMUXCTRL	matrox/matroxfb_Ti3026.c	262;"	d	file:
POS3026_XTRUECOLORCTRL	matrox/matroxfb_Ti3026.c	261;"	d	file:
POSTDIV3	geode/video_gx.c	33;"	d	file:
POST_table_offset	aty/aty128fb.c	/^	u16 POST_table_offset;$/;"	m	struct:__anon103	file:
POWERDOWN	i810/i810.h	161;"	d
POWERDOWN_PLL	aty/atyfb.h	116;"	d
POWERON	i810/i810.h	158;"	d
POWER_IS_ON	backlight/ltv350qv.c	20;"	d	file:
PPMASK	imsttfb.c	/^	PPMASK	= 0x08,$/;"	e	enum:__anon144	file:
PRAMDAC	nvidia/nv_type.h	/^	volatile u32 __iomem *PRAMDAC;$/;"	m	struct:nvidia_par
PRAMDAC	riva/riva_hw.h	/^    volatile U032 __iomem *PRAMDAC;$/;"	m	struct:_riva_hw_inst
PRAMDAC0	nvidia/nv_type.h	/^	volatile u32 __iomem *PRAMDAC0;$/;"	m	struct:nvidia_par
PRAMDAC0	riva/riva_hw.h	/^    volatile U032 __iomem *PRAMDAC0;$/;"	m	struct:_riva_hw_inst
PRAMDAC_Def	riva/nvreg.h	152;"	d
PRAMDAC_Mask	riva/nvreg.h	154;"	d
PRAMDAC_Print	riva/nvreg.h	151;"	d
PRAMDAC_Read	riva/nvreg.h	150;"	d
PRAMDAC_Val	riva/nvreg.h	153;"	d
PRAMDAC_Write	riva/nvreg.h	149;"	d
PRAMFC_Def	riva/nvreg.h	122;"	d
PRAMFC_Mask	riva/nvreg.h	124;"	d
PRAMFC_Print	riva/nvreg.h	121;"	d
PRAMFC_Read	riva/nvreg.h	120;"	d
PRAMFC_Val	riva/nvreg.h	123;"	d
PRAMFC_Write	riva/nvreg.h	119;"	d
PRAMIN	nvidia/nv_type.h	/^	volatile u32 __iomem *PRAMIN;$/;"	m	struct:nvidia_par
PRAMIN	riva/riva_hw.h	/^    volatile U032 __iomem *PRAMIN;$/;"	m	struct:_riva_hw_inst
PRAM_Def	riva/nvreg.h	115;"	d
PRAM_Mask	riva/nvreg.h	117;"	d
PRAM_Print	riva/nvreg.h	114;"	d
PRAM_Read	riva/nvreg.h	113;"	d
PRAM_Val	riva/nvreg.h	116;"	d
PRAM_Write	riva/nvreg.h	112;"	d
PRC	imsttfb.c	/^	PRC	= 37, \/* 0x94 *\/$/;"	e	enum:__anon143	file:
PREDIV2	geode/video_gx.c	35;"	d	file:
PREFERRED_MODE	intelfb/intelfb.h	43;"	d
PREMULT2	geode/video_gx.c	34;"	d	file:
PREP_IO_BASE	cirrusfb.c	2128;"	d	file:
PREP_VIDEO_BASE	cirrusfb.c	2127;"	d	file:
PRIMARY_MONITOR	aty/radeonfb.h	364;"	d
PRIMARY_VGA	sis/initdef.h	612;"	d
PRINTKE	aty/atyfb_base.c	133;"	d	file:
PRINTKI	aty/atyfb_base.c	132;"	d	file:
PRI_RING_EMPTY	intelfb/intelfbhw.h	89;"	d
PRI_RING_HEAD	intelfb/intelfbhw.h	63;"	d
PRI_RING_LENGTH	intelfb/intelfbhw.h	71;"	d
PRI_RING_START	intelfb/intelfbhw.h	68;"	d
PRI_RING_TAIL	intelfb/intelfbhw.h	59;"	d
PRM_Def	riva/nvreg.h	73;"	d
PRM_Mask	riva/nvreg.h	75;"	d
PRM_Print	riva/nvreg.h	72;"	d
PRM_Read	riva/nvreg.h	71;"	d
PRM_Val	riva/nvreg.h	74;"	d
PRM_Write	riva/nvreg.h	70;"	d
PROMCON_COLOR	console/promcon.c	32;"	d	file:
PROSAVAGE_I2C_ENAB	savage/savagefb-i2c.c	32;"	d	file:
PROSAVAGE_I2C_SCL_IN	savage/savagefb-i2c.c	35;"	d	file:
PROSAVAGE_I2C_SCL_OUT	savage/savagefb-i2c.c	33;"	d	file:
PROSAVAGE_I2C_SDA_IN	savage/savagefb-i2c.c	36;"	d	file:
PROSAVAGE_I2C_SDA_OUT	savage/savagefb-i2c.c	34;"	d	file:
PS3FB_FULL_MODE_BIT	ps3fb.c	60;"	d	file:
PS3FB_RES_FULL	ps3fb.c	155;"	d	file:
PS3_MODULE_ALIAS_GRAPHICS	ps3fb.c	/^MODULE_ALIAS(PS3_MODULE_ALIAS_GRAPHICS);$/;"	v
PTIMER	nvidia/nv_type.h	/^	volatile u32 __iomem *PTIMER;$/;"	m	struct:nvidia_par
PTIMER	riva/riva_hw.h	/^    volatile U032 __iomem *PTIMER;$/;"	m	struct:_riva_hw_inst
PTIMER_Def	riva/nvreg.h	94;"	d
PTIMER_Mask	riva/nvreg.h	96;"	d
PTIMER_Print	riva/nvreg.h	93;"	d
PTIMER_Read	riva/nvreg.h	92;"	d
PTIMER_Val	riva/nvreg.h	95;"	d
PTIMER_Write	riva/nvreg.h	91;"	d
PTR_STI	sticore.h	42;"	d
PUT_RING	i810/i810_accel.c	25;"	d	file:
PVIO	nvidia/nv_type.h	/^	volatile u8 __iomem *PVIO;$/;"	m	struct:nvidia_par
PVIO	riva/riva_hw.h	/^    volatile U008 __iomem *PVIO;$/;"	m	struct:_riva_hw_inst
PWM0DIV	mbx/regs.h	54;"	d
PWM0DUTY	mbx/regs.h	55;"	d
PWM0PER	mbx/regs.h	56;"	d
PWM1DIV	mbx/regs.h	57;"	d
PWM1DUTY	mbx/regs.h	58;"	d
PWM1PER	mbx/regs.h	59;"	d
PWMCFG	mbx/regs.h	53;"	d
PWMRST	mbx/regs.h	52;"	d
PWM_CHN	jzlcd.h	660;"	d
PWM_CHN	jzlcd.h	677;"	d
PWM_FULL	jzlcd.h	661;"	d
PWM_FULL	jzlcd.h	678;"	d
PWRMNGMT	imsttfb.c	/^	PWRMNGMT	= 0x05,	\/* (0x00) Power Management *\/$/;"	e	enum:__anon145	file:
PWR_CLKC	i810/i810_regs.h	81;"	d
PXAFB_OPTIONS_SIZE	pxafb.c	69;"	d	file:
PXA_NAME	pxafb.h	113;"	d
P_OR	i810/i810.h	150;"	d
Panel300_1024x600	sis/initdef.h	391;"	d
Panel300_1024x768	sis/initdef.h	387;"	d
Panel300_1152x768	sis/initdef.h	392;"	d
Panel300_1280x1024	sis/initdef.h	388;"	d
Panel300_1280x768	sis/initdef.h	393;"	d
Panel300_1280x960	sis/initdef.h	389;"	d
Panel300_640x480	sis/initdef.h	390;"	d
Panel300_800x600	sis/initdef.h	386;"	d
Panel300_Barco1366	sis/initdef.h	395;"	d
Panel300_Custom	sis/initdef.h	394;"	d
Panel310_1024x600	sis/initdef.h	401;"	d
Panel310_1024x768	sis/initdef.h	398;"	d
Panel310_1152x768	sis/initdef.h	404;"	d
Panel310_1152x864	sis/initdef.h	402;"	d
Panel310_1280x1024	sis/initdef.h	399;"	d
Panel310_1280x768	sis/initdef.h	406;"	d
Panel310_1280x960	sis/initdef.h	403;"	d
Panel310_1400x1050	sis/initdef.h	405;"	d
Panel310_1600x1200	sis/initdef.h	407;"	d
Panel310_320x240_1	sis/initdef.h	410;"	d
Panel310_320x240_2	sis/initdef.h	408;"	d
Panel310_320x240_3	sis/initdef.h	409;"	d
Panel310_640x480	sis/initdef.h	400;"	d
Panel310_800x600	sis/initdef.h	397;"	d
Panel310_Custom	sis/initdef.h	411;"	d
Panel661_1024x600	sis/initdef.h	417;"	d
Panel661_1024x768	sis/initdef.h	414;"	d
Panel661_1152x864	sis/initdef.h	418;"	d
Panel661_1280x1024	sis/initdef.h	415;"	d
Panel661_1280x720	sis/initdef.h	426;"	d
Panel661_1280x768	sis/initdef.h	422;"	d
Panel661_1280x800	sis/initdef.h	424;"	d
Panel661_1280x854	sis/initdef.h	420;"	d
Panel661_1280x960	sis/initdef.h	419;"	d
Panel661_1400x1050	sis/initdef.h	421;"	d
Panel661_1600x1200	sis/initdef.h	423;"	d
Panel661_1680x1050	sis/initdef.h	425;"	d
Panel661_640x480	sis/initdef.h	416;"	d
Panel661_800x600	sis/initdef.h	413;"	d
Panel661_Custom	sis/initdef.h	427;"	d
PanelHRE	sis/vstruct.h	/^	unsigned short			PanelHRS,  PanelHRE;$/;"	m	struct:SiS_Private
PanelHRS	sis/vstruct.h	/^	unsigned short			PanelHRS,  PanelHRE;$/;"	m	struct:SiS_Private
PanelHT	sis/vstruct.h	/^	unsigned short			PanelXRes, PanelHT;$/;"	m	struct:SiS_Private
PanelSelfDetected	sis/vstruct.h	/^	bool				PanelSelfDetected;$/;"	m	struct:SiS_Private
PanelTweak	nvidia/nv_type.h	/^	int PanelTweak;$/;"	m	struct:nvidia_par
PanelVCLKIdx300	sis/vstruct.h	/^	unsigned short			PanelVCLKIdx300;$/;"	m	struct:SiS_Private
PanelVCLKIdx315	sis/vstruct.h	/^	unsigned short			PanelVCLKIdx315;$/;"	m	struct:SiS_Private
PanelVRE	sis/vstruct.h	/^	unsigned short			PanelVRS,  PanelVRE;$/;"	m	struct:SiS_Private
PanelVRS	sis/vstruct.h	/^	unsigned short			PanelVRS,  PanelVRE;$/;"	m	struct:SiS_Private
PanelVT	sis/vstruct.h	/^	unsigned short			PanelYRes, PanelVT;$/;"	m	struct:SiS_Private
PanelXRes	sis/vstruct.h	/^	unsigned short			PanelXRes, PanelHT;$/;"	m	struct:SiS_Private
PanelYRes	sis/vstruct.h	/^	unsigned short			PanelYRes, PanelVT;$/;"	m	struct:SiS_Private
Panel_1024x600	sis/initdef.h	433;"	d
Panel_1024x768	sis/initdef.h	430;"	d
Panel_1152x768	sis/initdef.h	436;"	d
Panel_1152x864	sis/initdef.h	434;"	d
Panel_1280x1024	sis/initdef.h	431;"	d
Panel_1280x720	sis/initdef.h	442;"	d
Panel_1280x768	sis/initdef.h	438;"	d
Panel_1280x768_2	sis/initdef.h	449;"	d
Panel_1280x768_3	sis/initdef.h	450;"	d
Panel_1280x800	sis/initdef.h	440;"	d
Panel_1280x800_2	sis/initdef.h	451;"	d
Panel_1280x854	sis/initdef.h	453;"	d
Panel_1280x960	sis/initdef.h	435;"	d
Panel_1400x1050	sis/initdef.h	437;"	d
Panel_1600x1200	sis/initdef.h	439;"	d
Panel_1680x1050	sis/initdef.h	441;"	d
Panel_320x240_1	sis/initdef.h	444;"	d
Panel_320x240_2	sis/initdef.h	447;"	d
Panel_320x240_3	sis/initdef.h	448;"	d
Panel_640x480	sis/initdef.h	432;"	d
Panel_800x600	sis/initdef.h	429;"	d
Panel_848x480	sis/initdef.h	446;"	d
Panel_856x480	sis/initdef.h	452;"	d
Panel_Barco1366	sis/initdef.h	445;"	d
Panel_Custom	sis/initdef.h	443;"	d
Part4_A	sis/vstruct.h	/^	unsigned char  Part4_A,Part4_B;$/;"	m	struct:SiS_VBVCLKData
Part4_B	sis/vstruct.h	/^	unsigned char  Part4_A,Part4_B;$/;"	m	struct:SiS_VBVCLKData
Patt	riva/riva_hw.h	/^    RivaPattern             __iomem *Patt;$/;"	m	struct:_riva_hw_inst
PciTag	sis/vstruct.h	/^	PCITAG				PciTag;$/;"	m	struct:SiS_Private
PhaseTableAddr	sis/initdef.h	618;"	d
PhaseTableSize	sis/initdef.h	630;"	d
Pitch	riva/riva_hw.h	/^    U032 Pitch;$/;"	m	struct:__anon80
Pixclkdiv_Pd	mbx/reg_bits.h	87;"	d
Pixels	riva/riva_hw.h	/^    U032 Pixels;$/;"	m	struct:__anon63
Pixmap	riva/riva_hw.h	/^    RivaPixmap              __iomem *Pixmap;$/;"	m	struct:_riva_hw_inst
Please	amifb.c	1360;"	d	file:
Please	atafb.c	2539;"	d	file:
PointC	riva/riva_hw.h	/^    U032 PointC;$/;"	m	struct:__anon64
PointD	riva/riva_hw.h	/^    U032 PointD;$/;"	m	struct:__anon64
PointE	riva/riva_hw.h	/^    U032 PointE;$/;"	m	struct:__anon64
PolyLin	riva/riva_hw.h	/^    U032 PolyLin[32];       \/* y_x S16_S16 in pixels         0500-057f*\/$/;"	m	struct:__anon74
PolyLin32	riva/riva_hw.h	/^    } PolyLin32[16];        \/* end of aliased methods in array      -05ff*\/$/;"	m	struct:__anon74	typeref:struct:__anon74::__anon77
PortCS	jzlcd.h	111;"	d
PortCS	jzlcd.h	119;"	d
PortCS	jzlcd.h	131;"	d
PortRST	jzlcd.h	112;"	d
PortRST	jzlcd.h	120;"	d
PortRST	jzlcd.h	134;"	d
PortSCL	jzlcd.h	110;"	d
PortSCL	jzlcd.h	118;"	d
PortSCL	jzlcd.h	128;"	d
PortSDI	jzlcd.h	109;"	d
PortSDI	jzlcd.h	117;"	d
PortSDI	jzlcd.h	125;"	d
PortSht	jzlcd.h	113;"	d
PortSht	jzlcd.h	121;"	d
PortSht	jzlcd.h	137;"	d
ProgramClock	kyro/STG4000InitDevice.c	/^u32 ProgramClock(u32 refClock,$/;"	f
ProgrammingCRT2	sis/initdef.h	183;"	d
Q40_PHYS_SCREEN_ADDR	q40fb.c	30;"	d	file:
QCIF_H	pnx4008/fbcommon.h	21;"	d
QCIF_OFFSET	pnx4008/sdum.h	24;"	d
QCIF_W	pnx4008/fbcommon.h	20;"	d
Q_BASE_ADDR	sis/sis.h	391;"	d
Q_READ_PTR	sis/sis.h	393;"	d
Q_STATUS	sis/sis.h	394;"	d
Q_WRITE_PTR	sis/sis.h	392;"	d
RADACAL_WRITE	controlfb.c	488;"	d	file:
RADEON_VERSION	aty/radeon_base.c	53;"	d	file:
RAMBistCtrl	kyro/STG4000Reg.h	/^	volatile unsigned long RAMBistCtrl;	\/* 0x0C84 *\/$/;"	m	struct:__anon136
RAMBistData	kyro/STG4000Reg.h	/^	volatile unsigned long RAMBistData;	\/* 0x0C80 *\/$/;"	m	struct:__anon136
RAMBistResult	kyro/STG4000Reg.h	/^	volatile unsigned long RAMBistResult;	\/* 0x0C8C *\/$/;"	m	struct:__anon136
RAMDAC_BYPASS	cyber2000fb.h	41;"	d
RAMDAC_DAC8BIT	cyber2000fb.h	39;"	d
RAMDAC_DACPWRDN	cyber2000fb.h	42;"	d
RAMDAC_DATA	sunxvr500.c	97;"	d	file:
RAMDAC_INDEX	sunxvr500.c	96;"	d	file:
RAMDAC_RAMPWRDN	cyber2000fb.h	38;"	d
RAMDAC_VID_32FB_0	sunxvr500.c	87;"	d	file:
RAMDAC_VID_32FB_1	sunxvr500.c	88;"	d	file:
RAMDAC_VID_8FB_0	sunxvr500.c	89;"	d	file:
RAMDAC_VID_8FB_1	sunxvr500.c	90;"	d	file:
RAMDAC_VID_CFG	sunxvr500.c	86;"	d	file:
RAMDAC_VID_WH	sunxvr500.c	85;"	d	file:
RAMDAC_VID_XXXFB	sunxvr500.c	91;"	d	file:
RAMDAC_VID_YYYFB	sunxvr500.c	92;"	d	file:
RAMDAC_VID_ZZZFB	sunxvr500.c	93;"	d	file:
RAMDAC_VREFEN	cyber2000fb.h	40;"	d
RBUFFER_HEAD_MASK	i810/i810.h	168;"	d
RBUFFER_SIZE_MASK	i810/i810.h	167;"	d
RBUFFER_START_MASK	i810/i810.h	166;"	d
RBUFFER_TAIL_MASK	i810/i810.h	169;"	d
RD_ACCESS	omap/sossi.c	52;"	d	file:
READ_BYTE	stifb.c	152;"	d	file:
READ_GET	nvidia/nv_local.h	96;"	d
READ_WORD	stifb.c	153;"	d	file:
RECT_EXPAND_ONE_COLOR_CLIP	nvidia/nv_dma.h	116;"	d
RECT_EXPAND_ONE_COLOR_CLIP_POINT0_X	nvidia/nv_dma.h	117;"	d
RECT_EXPAND_ONE_COLOR_CLIP_POINT0_Y	nvidia/nv_dma.h	118;"	d
RECT_EXPAND_ONE_COLOR_CLIP_POINT1_X	nvidia/nv_dma.h	119;"	d
RECT_EXPAND_ONE_COLOR_CLIP_POINT1_Y	nvidia/nv_dma.h	120;"	d
RECT_EXPAND_ONE_COLOR_COLOR	nvidia/nv_dma.h	121;"	d
RECT_EXPAND_ONE_COLOR_DATA	nvidia/nv_dma.h	129;"	d
RECT_EXPAND_ONE_COLOR_DATA_MAX_DWORDS	nvidia/nv_dma.h	128;"	d
RECT_EXPAND_ONE_COLOR_POINT	nvidia/nv_dma.h	125;"	d
RECT_EXPAND_ONE_COLOR_POINT_X	nvidia/nv_dma.h	126;"	d
RECT_EXPAND_ONE_COLOR_POINT_Y	nvidia/nv_dma.h	127;"	d
RECT_EXPAND_ONE_COLOR_SIZE	nvidia/nv_dma.h	122;"	d
RECT_EXPAND_ONE_COLOR_SIZE_HEIGHT	nvidia/nv_dma.h	124;"	d
RECT_EXPAND_ONE_COLOR_SIZE_WIDTH	nvidia/nv_dma.h	123;"	d
RECT_EXPAND_TWO_COLOR_CLIP	nvidia/nv_dma.h	132;"	d
RECT_EXPAND_TWO_COLOR_CLIP_POINT0_X	nvidia/nv_dma.h	133;"	d
RECT_EXPAND_TWO_COLOR_CLIP_POINT0_Y	nvidia/nv_dma.h	134;"	d
RECT_EXPAND_TWO_COLOR_CLIP_POINT1_X	nvidia/nv_dma.h	135;"	d
RECT_EXPAND_TWO_COLOR_CLIP_POINT1_Y	nvidia/nv_dma.h	136;"	d
RECT_EXPAND_TWO_COLOR_COLOR_0	nvidia/nv_dma.h	137;"	d
RECT_EXPAND_TWO_COLOR_COLOR_1	nvidia/nv_dma.h	138;"	d
RECT_EXPAND_TWO_COLOR_DATA	nvidia/nv_dma.h	149;"	d
RECT_EXPAND_TWO_COLOR_DATA_MAX_DWORDS	nvidia/nv_dma.h	148;"	d
RECT_EXPAND_TWO_COLOR_POINT	nvidia/nv_dma.h	145;"	d
RECT_EXPAND_TWO_COLOR_POINT_X	nvidia/nv_dma.h	146;"	d
RECT_EXPAND_TWO_COLOR_POINT_Y	nvidia/nv_dma.h	147;"	d
RECT_EXPAND_TWO_COLOR_SIZE_IN	nvidia/nv_dma.h	139;"	d
RECT_EXPAND_TWO_COLOR_SIZE_IN_HEIGHT	nvidia/nv_dma.h	141;"	d
RECT_EXPAND_TWO_COLOR_SIZE_IN_WIDTH	nvidia/nv_dma.h	140;"	d
RECT_EXPAND_TWO_COLOR_SIZE_OUT	nvidia/nv_dma.h	142;"	d
RECT_EXPAND_TWO_COLOR_SIZE_OUT_HEIGHT	nvidia/nv_dma.h	144;"	d
RECT_EXPAND_TWO_COLOR_SIZE_OUT_WIDTH	nvidia/nv_dma.h	143;"	d
RECT_FORMAT	nvidia/nv_dma.h	103;"	d
RECT_FORMAT_DEPTH16	nvidia/nv_dma.h	105;"	d
RECT_FORMAT_DEPTH24	nvidia/nv_dma.h	106;"	d
RECT_FORMAT_DEPTH8	nvidia/nv_dma.h	104;"	d
RECT_HEIGHT	sis/sis_accel.h	118;"	d
RECT_SOLID_COLOR	nvidia/nv_dma.h	107;"	d
RECT_SOLID_RECTS	nvidia/nv_dma.h	109;"	d
RECT_SOLID_RECTS_HEIGHT	nvidia/nv_dma.h	113;"	d
RECT_SOLID_RECTS_MAX_RECTS	nvidia/nv_dma.h	108;"	d
RECT_SOLID_RECTS_WIDTH	nvidia/nv_dma.h	114;"	d
RECT_SOLID_RECTS_X	nvidia/nv_dma.h	112;"	d
RECT_SOLID_RECTS_Y	nvidia/nv_dma.h	111;"	d
RECT_WIDTH	sis/sis_accel.h	117;"	d
RED_SHIFT	xilinxfb.c	74;"	d	file:
REFCLK	savage/savagefb.h	/^	int MCLK, REFCLK, LCDclk;$/;"	m	struct:savagefb_par
REFCOUNT	console/fbcon.h	112;"	d
REFCOUNT	console/newport_con.c	39;"	d	file:
REFRESH_AB_CTRL	gxt4500.c	38;"	d	file:
REFRESH_CD_CTRL	gxt4500.c	39;"	d	file:
REFRESH_SIZE	gxt4500.c	47;"	d	file:
REFRESH_START	gxt4500.c	46;"	d	file:
REF_CLOCK	kyro/STG4000Ramdac.c	/^static u32 REF_CLOCK = 14318;$/;"	v	file:
REF_DIV_2595	aty/mach64_gx.c	17;"	d	file:
REF_FREQ	i810/i810.h	172;"	d
REF_FREQ	kyro/STG4000InitDevice.c	45;"	d	file:
REF_FREQ	neofb.c	204;"	d	file:
REF_FREQ_2595	aty/mach64_gx.c	16;"	d	file:
REFindex	sis/vstruct.h	/^	unsigned char  REFindex;$/;"	m	struct:SiS_Ext
REGDUMP	intelfb/intelfb.h	31;"	d
REGION_BASE	stifb.c	74;"	d	file:
REGION_OFFSET_TO_PHYS	sticore.h	75;"	d
REGS	nvidia/nv_type.h	/^	volatile u32 __iomem *REGS;$/;"	m	struct:nvidia_par
REG_1	stifb.c	119;"	d	file:
REG_10	stifb.c	126;"	d	file:
REG_11	stifb.c	127;"	d	file:
REG_12	stifb.c	128;"	d	file:
REG_13	stifb.c	129;"	d	file:
REG_14	stifb.c	130;"	d	file:
REG_15	stifb.c	131;"	d	file:
REG_15b0	stifb.c	132;"	d	file:
REG_16b1	stifb.c	133;"	d	file:
REG_16b3	stifb.c	134;"	d	file:
REG_2	stifb.c	120;"	d	file:
REG_21	stifb.c	135;"	d	file:
REG_22	stifb.c	136;"	d	file:
REG_23	stifb.c	137;"	d	file:
REG_26	stifb.c	138;"	d	file:
REG_27	stifb.c	139;"	d	file:
REG_3	stifb.c	121;"	d	file:
REG_32	stifb.c	140;"	d	file:
REG_33	stifb.c	141;"	d	file:
REG_34	stifb.c	142;"	d	file:
REG_35	stifb.c	143;"	d	file:
REG_38	stifb.c	144;"	d	file:
REG_39	stifb.c	145;"	d	file:
REG_4	stifb.c	122;"	d	file:
REG_40	stifb.c	146;"	d	file:
REG_42	stifb.c	147;"	d	file:
REG_43	stifb.c	148;"	d	file:
REG_44	stifb.c	149;"	d	file:
REG_45	stifb.c	150;"	d	file:
REG_6	stifb.c	123;"	d	file:
REG_8	stifb.c	124;"	d	file:
REG_9	stifb.c	125;"	d	file:
REG_ADDR_CTRL	jz4750_ipu.h	64;"	d
REG_BANK	cyber2000fb.h	343;"	d
REG_BANK_J	cyber2000fb.h	348;"	d
REG_BANK_K	cyber2000fb.h	349;"	d
REG_BANK_T	cyber2000fb.h	347;"	d
REG_BANK_W	cyber2000fb.h	346;"	d
REG_BANK_X	cyber2000fb.h	344;"	d
REG_BANK_Y	cyber2000fb.h	345;"	d
REG_CSC_C0_COEF	jz4750_ipu.h	56;"	d
REG_CSC_C1_COEF	jz4750_ipu.h	57;"	d
REG_CSC_C2_COEF	jz4750_ipu.h	58;"	d
REG_CSC_C3_COEF	jz4750_ipu.h	59;"	d
REG_CSC_C4_COEF	jz4750_ipu.h	60;"	d
REG_CSC_OFFPARA	jz4750_ipu.h	63;"	d
REG_CTRL	jz4750_ipu.h	43;"	d
REG_CTRL	xilinxfb.c	58;"	d	file:
REG_CTRL_ENABLE	xilinxfb.c	59;"	d	file:
REG_CTRL_ROTATE	xilinxfb.c	60;"	d	file:
REG_D_FMT	jz4750_ipu.h	45;"	d
REG_FB_ADDR	xilinxfb.c	57;"	d	file:
REG_IN_FM_GS	jz4750_ipu.h	49;"	d
REG_OUT_ADDR	jz4750_ipu.h	52;"	d
REG_OUT_GS	jz4750_ipu.h	53;"	d
REG_OUT_STRIDE	jz4750_ipu.h	54;"	d
REG_RSZ_COEF_INDEX	jz4750_ipu.h	55;"	d
REG_STATUS	jz4750_ipu.h	44;"	d
REG_UV_STRIDE	jz4750_ipu.h	51;"	d
REG_U_ADDR	jz4750_ipu.h	47;"	d
REG_V_ADDR	jz4750_ipu.h	48;"	d
REG_Y_ADDR	jz4750_ipu.h	46;"	d
REG_Y_STRIDE	jz4750_ipu.h	50;"	d
REMAPPED_FB_LEN	w100fb.c	70;"	d	file:
RENDER	console/newport_con.c	59;"	d	file:
RENDER	i810/i810.h	65;"	d
REPORT_HEAD	i810/i810.h	74;"	d
REQ_COMPLETE	omap/blizzard.c	86;"	d	file:
REQ_COMPLETE	omap/hwa742.c	81;"	d	file:
REQ_FROM_IRQ_POOL	omap/blizzard.c	84;"	d	file:
REQ_FROM_IRQ_POOL	omap/hwa742.c	79;"	d	file:
REQ_PENDING	omap/blizzard.c	87;"	d	file:
REQ_PENDING	omap/hwa742.c	82;"	d	file:
REQ_POOL_SIZE	omap/blizzard.c	81;"	d	file:
REQ_POOL_SIZE	omap/hwa742.c	76;"	d	file:
RESERVED	kyro/STG4000Reg.h	/^	NO_LUT = 0, RESERVED, GRAPHICS, OVERLAY$/;"	e	enum:_LUT_USES
RESET_CREG	dnfb.c	83;"	d	file:
RESET_REG	g364fb.c	71;"	d	file:
RESMAP_MASK	omap/dispc.c	148;"	d	file:
RESMAP_PTR	omap/dispc.c	146;"	d	file:
RESMAP_SIZE	omap/dispc.c	144;"	d	file:
RETURNVAL_BASE	pnx4008/fbcommon.h	34;"	d
REV_PIXELS_MASK1	fb_draw.h	76;"	d
REV_PIXELS_MASK1	fb_draw.h	80;"	d
REV_PIXELS_MASK2	fb_draw.h	77;"	d
REV_PIXELS_MASK2	fb_draw.h	81;"	d
REV_PIXELS_MASK4	fb_draw.h	78;"	d
REV_PIXELS_MASK4	fb_draw.h	82;"	d
RFBI_BASE	omap/rfbi.c	37;"	d	file:
RFBI_CMD	omap/rfbi.c	44;"	d	file:
RFBI_CONFIG0	omap/rfbi.c	49;"	d	file:
RFBI_CONTROL	omap/dispc.c	128;"	d	file:
RFBI_CONTROL	omap/rfbi.c	41;"	d	file:
RFBI_CYCLE_TIME0	omap/rfbi.c	51;"	d	file:
RFBI_DATA	omap/rfbi.c	46;"	d	file:
RFBI_DATA_CYCLE1_0	omap/rfbi.c	52;"	d	file:
RFBI_DATA_CYCLE2_0	omap/rfbi.c	53;"	d	file:
RFBI_DATA_CYCLE3_0	omap/rfbi.c	54;"	d	file:
RFBI_HSYNC_WIDTH	omap/rfbi.c	56;"	d	file:
RFBI_LINE_NUMBER	omap/rfbi.c	43;"	d	file:
RFBI_ONOFF_TIME0	omap/rfbi.c	50;"	d	file:
RFBI_PARAM	omap/rfbi.c	45;"	d	file:
RFBI_PIXEL_CNT	omap/rfbi.c	42;"	d	file:
RFBI_READ	omap/rfbi.c	47;"	d	file:
RFBI_REVISION	omap/rfbi.c	38;"	d	file:
RFBI_STATUS	omap/rfbi.c	48;"	d	file:
RFBI_SYSCONFIG	omap/rfbi.c	39;"	d	file:
RFBI_SYSSTATUS	omap/rfbi.c	40;"	d	file:
RFBI_VSYNC_WIDTH	omap/rfbi.c	55;"	d	file:
RGB565	pnx4008/dum.h	/^	RGB565,$/;"	e	enum:__anon108
RGB666	pnx4008/dum.h	/^	RGB666,$/;"	e	enum:__anon108
RGB888	pnx4008/dum.h	/^	RGB888,$/;"	e	enum:__anon108
RGBBUFFER	pnx4008/sdum.h	55;"	d
RGBSenseDataOffset	sis/initdef.h	686;"	d
RGB_16	imxfb.h	27;"	d
RGB_16	sa1100fb.h	61;"	d
RGB_8	imxfb.h	28;"	d
RGB_8	sa1100fb.h	60;"	d
RGB_888_OUT_FMT	jz4750_ipu.h	272;"	d
RGB_MEM_WINDOW	pnx4008/sdum.h	22;"	d
RGB_OUT_OFT_BGR	jz4750_ipu.h	281;"	d
RGB_OUT_OFT_BIT	jz4750_ipu.h	274;"	d
RGB_OUT_OFT_BRG	jz4750_ipu.h	280;"	d
RGB_OUT_OFT_GBR	jz4750_ipu.h	278;"	d
RGB_OUT_OFT_GRB	jz4750_ipu.h	279;"	d
RGB_OUT_OFT_MASK	jz4750_ipu.h	275;"	d
RGB_OUT_OFT_RBG	jz4750_ipu.h	277;"	d
RGB_OUT_OFT_RGB	jz4750_ipu.h	276;"	d
RGen	cirrusfb.c	/^static unsigned char RGen(const struct cirrusfb_info *cinfo, int regnum)$/;"	f	file:
RIGHT_CLIP	sis/sis_accel.h	126;"	d
RINGBUFFER_SIZE	i810/i810.h	125;"	d
RINGBUFFER_SIZE	intelfb/intelfb.h	116;"	d
RING_ENABLE	intelfb/intelfbhw.h	78;"	d
RING_HEAD_MASK	intelfb/intelfbhw.h	66;"	d
RING_HEAD_WRAP_MASK	intelfb/intelfbhw.h	64;"	d
RING_HEAD_WRAP_SHIFT	intelfb/intelfbhw.h	65;"	d
RING_INUSE	intelfb/intelfbhw.h	61;"	d
RING_LENGTH_MASK	intelfb/intelfbhw.h	72;"	d
RING_MIN_FREE	intelfb/intelfbhw.h	84;"	d
RING_NO_REPORT	intelfb/intelfbhw.h	74;"	d
RING_REPORT_128K	intelfb/intelfbhw.h	77;"	d
RING_REPORT_4K	intelfb/intelfbhw.h	76;"	d
RING_REPORT_64K	intelfb/intelfbhw.h	75;"	d
RING_REPORT_MASK	intelfb/intelfbhw.h	73;"	d
RING_SIZE_MASK	i810/i810.h	141;"	d
RING_START_MASK	intelfb/intelfbhw.h	69;"	d
RING_TAIL_MASK	intelfb/intelfbhw.h	60;"	d
RIVAFB_VERSION	riva/fbdev.c	64;"	d	file:
RIVA_FIFO_FREE	riva/riva_hw.h	554;"	d
RIVA_HW_INST	riva/riva_hw.h	/^} RIVA_HW_INST;$/;"	t	typeref:struct:_riva_hw_inst
RIVA_HW_STATE	nvidia/nv_type.h	/^} RIVA_HW_STATE;$/;"	t	typeref:struct:_riva_hw_state
RIVA_HW_STATE	riva/riva_hw.h	/^} RIVA_HW_STATE;$/;"	t	typeref:struct:_riva_hw_state
RIVA_SW_VERSION	riva/riva_hw.h	50;"	d
ROMELQV	kyro/STG4000Reg.h	/^	volatile unsigned long ROMELQV;	\/* 0x011C *\/$/;"	m	struct:__anon136
ROMELWL	kyro/STG4000Reg.h	/^	volatile unsigned long ROMELWL;	\/* 0x0124 *\/$/;"	m	struct:__anon136
ROMGPIOA	kyro/STG4000Reg.h	/^	volatile unsigned long ROMGPIOA;	\/* 0x0150 *\/$/;"	m	struct:__anon136
ROMGPIOB	kyro/STG4000Reg.h	/^	volatile unsigned long ROMGPIOB;	\/* 0x0154 *\/$/;"	m	struct:__anon136
ROMGPIOC	kyro/STG4000Reg.h	/^	volatile unsigned long ROMGPIOC;	\/* 0x0158 *\/$/;"	m	struct:__anon136
ROMGPIOD	kyro/STG4000Reg.h	/^	volatile unsigned long ROMGPIOD;	\/* 0x015C *\/$/;"	m	struct:__anon136
ROMMODEIDX661	sis/vstruct.h	/^	char           ROMMODEIDX661;$/;"	m	struct:SiS_Ext
ROP	dnfb.c	87;"	d	file:
ROP	tridentfb.c	168;"	d	file:
ROP3_PATCOPY	w100fb.h	790;"	d
ROP3_SRCCOPY	w100fb.h	789;"	d
ROP_EN	dnfb.c	61;"	d	file:
ROP_P	tridentfb.c	255;"	d	file:
ROP_S	tridentfb.c	175;"	d	file:
ROP_SET	nvidia/nv_dma.h	62;"	d
ROP_SHIFT	intelfb/intelfbhw.h	512;"	d
ROUND_DOWN_TO	intelfb/intelfb.h	82;"	d
ROUND_DOWN_TO_PAGE	intelfb/intelfb.h	84;"	d
ROUND_UP_TO	intelfb/intelfb.h	81;"	d
ROUND_UP_TO_PAGE	intelfb/intelfb.h	83;"	d
ROWS	sis/vstruct.h	/^	unsigned char  ROWS;$/;"	m	struct:SiS_StandTable_S
RRCIV	imsttfb.c	/^	RRCIV	= 30, \/* 0x78 *\/$/;"	e	enum:__anon143	file:
RRCR	imsttfb.c	/^	RRCR	= 34, \/* 0x88 *\/$/;"	e	enum:__anon143	file:
RRSC	imsttfb.c	/^	RRSC	= 31, \/* 0x7C *\/$/;"	e	enum:__anon143	file:
RR_CLEAR	hpfb.c	41;"	d	file:
RR_COPY	hpfb.c	42;"	d	file:
RR_COPYINVERTED	hpfb.c	46;"	d	file:
RR_INVERT	hpfb.c	45;"	d	file:
RR_NOOP	hpfb.c	43;"	d	file:
RR_SET	hpfb.c	47;"	d	file:
RR_XOR	hpfb.c	44;"	d	file:
RS1024x768	matrox/matroxfb_base.c	2150;"	d	file:
RS1056x344	matrox/matroxfb_base.c	2158;"	d	file:
RS1056x400	matrox/matroxfb_base.c	2159;"	d	file:
RS1056x480	matrox/matroxfb_base.c	2160;"	d	file:
RS1152x864	matrox/matroxfb_base.c	2155;"	d	file:
RS1280x1024	matrox/matroxfb_base.c	2151;"	d	file:
RS1408x1056	matrox/matroxfb_base.c	2156;"	d	file:
RS15bpp	matrox/matroxfb_base.c	1220;"	d	file:
RS1600x1200	matrox/matroxfb_base.c	2152;"	d	file:
RS16bpp	matrox/matroxfb_base.c	1221;"	d	file:
RS24bpp	matrox/matroxfb_base.c	1224;"	d	file:
RS32bpp	matrox/matroxfb_base.c	1222;"	d	file:
RS4bpp	matrox/matroxfb_base.c	1223;"	d	file:
RS640x350	matrox/matroxfb_base.c	2157;"	d	file:
RS640x400	matrox/matroxfb_base.c	2147;"	d	file:
RS640x480	matrox/matroxfb_base.c	2148;"	d	file:
RS768x576	matrox/matroxfb_base.c	2153;"	d	file:
RS800x600	matrox/matroxfb_base.c	2149;"	d	file:
RS8bpp	matrox/matroxfb_base.c	1219;"	d	file:
RS960x720	matrox/matroxfb_base.c	2154;"	d	file:
RSCreate	matrox/matroxfb_base.c	2181;"	d	file:
RSDepth	matrox/matroxfb_base.c	1218;"	d	file:
RSNoxNo	matrox/matroxfb_base.c	2161;"	d	file:
RSResolution	matrox/matroxfb_base.c	2146;"	d	file:
RSText	matrox/matroxfb_base.c	1225;"	d	file:
RSText8	matrox/matroxfb_base.c	1226;"	d	file:
RSptr	matrox/matroxfb_base.c	/^static struct { unsigned int vesa; unsigned int info; } *RSptr, vesamap[] __initdata = {$/;"	v	typeref:struct:__anon30	file:
RTRACE	aty/radeonfb.h	377;"	d
RTRACE	aty/radeonfb.h	379;"	d
RVBHCFACT	sis/vstruct.h	/^	unsigned short RVBHCFACT;$/;"	m	struct:SiS_LCDData
RVBHCFACT	sis/vstruct.h	/^	unsigned short RVBHCFACT;$/;"	m	struct:SiS_TVData
RVBHCMAX	sis/vstruct.h	/^	unsigned short RVBHCMAX;$/;"	m	struct:SiS_LCDData
RVBHCMAX	sis/vstruct.h	/^	unsigned short RVBHCMAX;$/;"	m	struct:SiS_TVData
RVBHRS	sis/vstruct.h	/^	unsigned short RVBHRS;$/;"	m	struct:SiS_TVData
RVBHRS2	sis/vstruct.h	/^	unsigned short RVBHRS2;$/;"	m	struct:SiS_TVData
RY1COE	sis/vstruct.h	/^	unsigned char  RY1COE;$/;"	m	struct:SiS_TVData
RY2COE	sis/vstruct.h	/^	unsigned char  RY2COE;$/;"	m	struct:SiS_TVData
RY3COE	sis/vstruct.h	/^	unsigned char  RY3COE;$/;"	m	struct:SiS_TVData
RY4COE	sis/vstruct.h	/^	unsigned char  RY4COE;$/;"	m	struct:SiS_TVData
RamAmountKBytes	nvidia/nv_type.h	/^	u32 RamAmountKBytes;$/;"	m	struct:nvidia_par
RamAmountKBytes	riva/riva_hw.h	/^    U032 RamAmountKBytes;$/;"	m	struct:_riva_hw_inst
RamBandwidthKBytesPerSec	riva/riva_hw.h	/^    U032 RamBandwidthKBytesPerSec;$/;"	m	struct:_riva_hw_inst
Ration2m	jz4750_ipu.h	/^struct Ration2m$/;"	s
Reg	sis/vstruct.h	/^	unsigned char  Reg[16];$/;"	m	struct:SiS_CHTVRegData
RelIO	sis/vstruct.h	/^	SISIOADDRESS			RelIO;$/;"	m	struct:SiS_Private
RenderBufferOffset	riva/riva_hw.h	/^    U032 RenderBufferOffset;$/;"	m	struct:__anon80
RenderOutAGPRemap	kyro/STG4000Reg.h	/^	volatile unsigned long RenderOutAGPRemap;	\/* 0x0C08 *\/$/;"	m	struct:__anon136
Reserved02	riva/riva_hw.h	/^    U032 Reserved02[0x03e];$/;"	m	struct:__anon74
ResetOverlayRegisters	kyro/STG4000OverlayDevice.c	/^void ResetOverlayRegisters(volatile STG4000REG __iomem *pSTGReg)$/;"	f
RivaBitmap	riva/riva_hw.h	/^} RivaBitmap;$/;"	t	typeref:struct:__anon64
RivaClip	riva/riva_hw.h	/^} RivaClip;$/;"	t	typeref:struct:__anon60
RivaGetConfig	riva/riva_hw.c	/^int RivaGetConfig$/;"	f
RivaLine	riva/riva_hw.h	/^} RivaLine;$/;"	t	typeref:struct:__anon74
RivaPattern	riva/riva_hw.h	/^} RivaPattern;$/;"	t	typeref:struct:__anon59
RivaPixmap	riva/riva_hw.h	/^} RivaPixmap;$/;"	t	typeref:struct:__anon63
RivaRectangle	riva/riva_hw.h	/^} RivaRectangle;$/;"	t	typeref:struct:__anon61
RivaRop	riva/riva_hw.h	/^} RivaRop;$/;"	t	typeref:struct:__anon58
RivaScreenBlt	riva/riva_hw.h	/^} RivaScreenBlt;$/;"	t	typeref:struct:__anon62
RivaSurface	riva/riva_hw.h	/^} RivaSurface;$/;"	t	typeref:struct:__anon79
RivaSurface3D	riva/riva_hw.h	/^} RivaSurface3D;$/;"	t	typeref:struct:__anon80
RivaTableFIFO	riva/riva_tbl.h	/^static unsigned RivaTableFIFO[][2] =$/;"	v
RivaTablePMC	riva/riva_tbl.h	/^static unsigned RivaTablePMC[][2] =$/;"	v
RivaTablePTIMER	riva/riva_tbl.h	/^static unsigned RivaTablePTIMER[][2] =$/;"	v
RivaTexturedTriangle03	riva/riva_hw.h	/^} RivaTexturedTriangle03;$/;"	t	typeref:struct:__anon71
RivaTexturedTriangle05	riva/riva_hw.h	/^} RivaTexturedTriangle05;$/;"	t	typeref:struct:__anon72
Rloop	aty/aty128fb.c	/^	u8 Rloop;$/;"	m	struct:aty128_meminfo	file:
Rop	riva/riva_hw.h	/^    RivaRop                 __iomem *Rop;$/;"	m	struct:_riva_hw_inst
Rop3	riva/riva_hw.h	/^    U032 Rop3;$/;"	m	struct:__anon58
RopSrc	stifb.c	367;"	d	file:
S1SA	imsttfb.c	/^	S1SA	=  0, \/* 0x00 *\/$/;"	e	enum:__anon143	file:
S2SA	imsttfb.c	/^	S2SA	=  1, \/* 0x04 *\/$/;"	e	enum:__anon143	file:
S3_LAST	savage/savagefb.h	/^  S3_LAST$/;"	e	enum:__anon120
S3_PROSAVAGE	savage/savagefb.h	/^  S3_PROSAVAGE,$/;"	e	enum:__anon120
S3_SAVAGE2000	savage/savagefb.h	/^  S3_SAVAGE2000,$/;"	e	enum:__anon120
S3_SAVAGE3D	savage/savagefb.h	/^  S3_SAVAGE3D,$/;"	e	enum:__anon120
S3_SAVAGE3D_SERIES	savage/savagefb.h	57;"	d
S3_SAVAGE4	savage/savagefb.h	/^  S3_SAVAGE4,$/;"	e	enum:__anon120
S3_SAVAGE4_SERIES	savage/savagefb.h	59;"	d
S3_SAVAGE_MOBILE_SERIES	savage/savagefb.h	61;"	d
S3_SAVAGE_MX	savage/savagefb.h	/^  S3_SAVAGE_MX,$/;"	e	enum:__anon120
S3_SAVAGE_SERIES	savage/savagefb.h	63;"	d
S3_SUPERSAVAGE	savage/savagefb.h	/^  S3_SUPERSAVAGE,$/;"	e	enum:__anon120
S3_UNKNOWN	savage/savagefb.h	/^  S3_UNKNOWN = 0,$/;"	e	enum:__anon120
SA1100_NAME	sa1100fb.h	129;"	d
SA1100_PALETTE_MODE_VAL	sa1100fb.h	115;"	d
SAREA_SIZE	i810/i810.h	121;"	d
SAVAGE4_I2C_ENAB	savage/savagefb-i2c.c	38;"	d	file:
SAVAGE4_I2C_SCL_IN	savage/savagefb-i2c.c	41;"	d	file:
SAVAGE4_I2C_SCL_OUT	savage/savagefb-i2c.c	39;"	d	file:
SAVAGE4_I2C_SDA_IN	savage/savagefb-i2c.c	42;"	d	file:
SAVAGE4_I2C_SDA_OUT	savage/savagefb-i2c.c	40;"	d	file:
SAVAGEFB_VERSION	savage/savagefb_driver.c	68;"	d	file:
SAVAGE_DDC	savage/savagefb-i2c.c	22;"	d	file:
SAVAGE_NEWMMIO_REGBASE_S3	savage/savagefb.h	83;"	d
SAVAGE_NEWMMIO_REGBASE_S4	savage/savagefb.h	84;"	d
SAVAGE_NEWMMIO_REGSIZE	savage/savagefb.h	85;"	d
SAVAGE_NEWMMIO_VGABASE	savage/savagefb.h	86;"	d
SBUS_MMAP_EMPTY	sbuslib.h	12;"	d
SBUS_MMAP_FBSIZE	sbuslib.h	11;"	d
SB_MPS1	backlight/progear_bl.c	28;"	d	file:
SCANLINE_BLT	i810/i810.h	91;"	d
SCLK_freq	aty/atyfb.h	/^	u16 SCLK_freq;$/;"	m	struct:__anon100
SCLRKM	i810/i810_regs.h	114;"	d
SCLRKVH	i810/i810_regs.h	112;"	d
SCLRKVL	i810/i810_regs.h	113;"	d
SCL_DIR	i810/i810-i2c.c	23;"	d	file:
SCL_DIR	intelfb/intelfb_i2c.c	45;"	d	file:
SCL_DIR_MASK	i810/i810-i2c.c	22;"	d	file:
SCL_DIR_MASK	intelfb/intelfb_i2c.c	44;"	d	file:
SCL_VAL_IN	i810/i810-i2c.c	26;"	d	file:
SCL_VAL_IN	intelfb/intelfb_i2c.c	48;"	d	file:
SCL_VAL_MASK	i810/i810-i2c.c	24;"	d	file:
SCL_VAL_MASK	intelfb/intelfb_i2c.c	46;"	d	file:
SCL_VAL_OUT	i810/i810-i2c.c	25;"	d	file:
SCL_VAL_OUT	intelfb/intelfb_i2c.c	47;"	d	file:
SCR	imsttfb.c	/^	SCR	= 35, \/* 0x8C *\/$/;"	e	enum:__anon143	file:
SCREENPAINT_TIMECTL1_ENABLE_VIDEO	p9100.c	71;"	d	file:
SCREEN_BACKCOLOR	au1200fb.c	82;"	d	file:
SCREEN_BRIGHTNESS	au1200fb.c	83;"	d	file:
SCREEN_COLORKEY	au1200fb.c	84;"	d	file:
SCREEN_MASK	au1200fb.c	85;"	d	file:
SCREEN_SIZE	au1200fb.c	81;"	d	file:
SCRN_FORM	g364fb.c	62;"	d	file:
SCROLL_MOVE	console/fbcon.h	168;"	d
SCROLL_PAN_MOVE	console/fbcon.h	169;"	d
SCROLL_PAN_REDRAW	console/fbcon.h	172;"	d
SCROLL_REDRAW	console/fbcon.h	171;"	d
SCROLL_WRAP_MOVE	console/fbcon.h	170;"	d
SCR_OFF	i810/i810.h	137;"	d
SDA_DIR	i810/i810-i2c.c	28;"	d	file:
SDA_DIR	intelfb/intelfb_i2c.c	50;"	d	file:
SDA_DIR_MASK	i810/i810-i2c.c	27;"	d	file:
SDA_DIR_MASK	intelfb/intelfb_i2c.c	49;"	d	file:
SDA_VAL_IN	i810/i810-i2c.c	31;"	d	file:
SDA_VAL_IN	intelfb/intelfb_i2c.c	53;"	d	file:
SDA_VAL_MASK	i810/i810-i2c.c	29;"	d	file:
SDA_VAL_MASK	intelfb/intelfb_i2c.c	51;"	d	file:
SDA_VAL_OUT	i810/i810-i2c.c	30;"	d	file:
SDA_VAL_OUT	intelfb/intelfb_i2c.c	52;"	d	file:
SDCLK	mbx/regs.h	35;"	d
SDCLK_EN	mbx/reg_bits.h	83;"	d
SDRAMAddrSign	kyro/STG4000Reg.h	/^	volatile unsigned long SDRAMAddrSign;	\/* 0x0CD4 *\/$/;"	m	struct:__anon136
SDRAMArbiterConf	kyro/STG4000Reg.h	/^	volatile unsigned long SDRAMArbiterConf;	\/* 0x0C60 *\/$/;"	m	struct:__anon136
SDRAMConf0	kyro/STG4000Reg.h	/^	volatile unsigned long SDRAMConf0;	\/* 0x0C64 *\/$/;"	m	struct:__anon136
SDRAMConf1	kyro/STG4000Reg.h	/^	volatile unsigned long SDRAMConf1;	\/* 0x0C68 *\/$/;"	m	struct:__anon136
SDRAMConf2	kyro/STG4000Reg.h	/^	volatile unsigned long SDRAMConf2;	\/* 0x0C6C *\/$/;"	m	struct:__anon136
SDRAMDataSign	kyro/STG4000Reg.h	/^	volatile unsigned long SDRAMDataSign;	\/* 0x0CD8 *\/$/;"	m	struct:__anon136
SDRAMPowerStat	kyro/STG4000Reg.h	/^	volatile unsigned long SDRAMPowerStat;	\/* 0x0C74 *\/$/;"	m	struct:__anon136
SDRAMRefresh	kyro/STG4000Reg.h	/^	volatile unsigned long SDRAMRefresh;	\/* 0x0C70 *\/$/;"	m	struct:__anon136
SDRAMSignConf	kyro/STG4000Reg.h	/^	volatile unsigned long SDRAMSignConf;	\/* 0x0CDC *\/$/;"	m	struct:__anon136
SDRAM_ARB_CFG	kyro/STG4000InitDevice.c	24;"	d	file:
SDRAM_CFG_0	kyro/STG4000InitDevice.c	21;"	d	file:
SDRAM_CFG_1	kyro/STG4000InitDevice.c	22;"	d	file:
SDRAM_CFG_2	kyro/STG4000InitDevice.c	23;"	d	file:
SDRAM_REFRESH	kyro/STG4000InitDevice.c	25;"	d	file:
SDUM_RETURNVAL_BASE	pnx4008/sdum.h	72;"	d
SENTINEL	sis/sis.h	151;"	d
SEQ	cirrusfb.c	/^	SEQ$/;"	e	enum:cirrusfb_dbg_reg_class	file:
SEQ	matrox/matroxfb_base.h	/^	unsigned char	SEQ[5];$/;"	m	struct:matrox_hw_state
SEQ_ADR	sis/sis.h	153;"	d
SEQ_DATA	sis/sis.h	154;"	d
SEQin	riva/fbdev.c	/^static inline unsigned char SEQin(struct riva_par *par,$/;"	f	file:
SEQout	riva/fbdev.c	/^static inline void SEQout(struct riva_par *par, unsigned char index,$/;"	f	file:
SETCLR	matrox/matroxfb_base.c	621;"	d	file:
SETCLR	matrox/matroxfb_base.c	628;"	d	file:
SETUP_ATTR_ACCESS	stifb.c	/^SETUP_ATTR_ACCESS(struct stifb_info *fb, unsigned BufferNumber)$/;"	f	file:
SETUP_BLIT	i810/i810.h	88;"	d
SETUP_BLT_CMD	intelfb/intelfbhw.h	492;"	d
SETUP_FB	stifb.c	/^SETUP_FB(struct stifb_info *fb)$/;"	f	file:
SETUP_HCRX	stifb.c	/^SETUP_HCRX(struct stifb_info *fb)$/;"	f	file:
SETUP_HW	stifb.c	/^SETUP_HW(struct stifb_info *fb)$/;"	f	file:
SETUP_MONO_PATTERN_SL_BLT	i810/i810.h	89;"	d
SETUP_RAMDAC	stifb.c	/^SETUP_RAMDAC(struct stifb_info *fb) $/;"	f	file:
SET_ATTR_SIZE	stifb.c	/^SET_ATTR_SIZE(struct stifb_info *fb, int width, int height) $/;"	f	file:
SET_BIT	jz4750_android_ipu.c	82;"	d	file:
SET_BIT	kyro/STG4000Reg.h	31;"	d
SET_EMI	sis/init301.c	65;"	d	file:
SET_LENXY_START_RECFILL	stifb.c	429;"	d	file:
SET_MC_FB_FROM_APERTURE	aty/radeon_base.c	1921;"	d	file:
SET_PWD	sis/init301.c	69;"	d	file:
SET_RESET_INDEX	vga16fb.c	32;"	d	file:
SFR	cirrusfb.c	/^	unsigned char SFR;	\/* Shadow of special function register *\/$/;"	m	struct:cirrusfb_info	file:
SF_760LFB	sis/initdef.h	228;"	d
SF_760UMA	sis/initdef.h	227;"	d
SF_Is651	sis/initdef.h	219;"	d
SF_Is652	sis/initdef.h	221;"	d
SF_IsM650	sis/initdef.h	220;"	d
SF_IsM652	sis/initdef.h	222;"	d
SF_IsM653	sis/initdef.h	223;"	d
SF_IsM661	sis/initdef.h	224;"	d
SF_IsM741	sis/initdef.h	225;"	d
SF_IsM760	sis/initdef.h	226;"	d
SHCTRL	mbx/regs.h	123;"	d
SHCTRL_HDECIM	mbx/reg_bits.h	603;"	d
SHCTRL_HINITIAL	mbx/reg_bits.h	601;"	d
SHCTRL_HPITCH	mbx/reg_bits.h	604;"	d
SHEIGHT	i810/i810_regs.h	105;"	d
SHIFT_BITS	dnfb.c	50;"	d	file:
SHIFT_PER_LONG	amifb.c	1355;"	d	file:
SHIFT_PER_LONG	amifb.c	1358;"	d	file:
SHIFT_PER_LONG	atafb.c	2534;"	d	file:
SHIFT_PER_LONG	atafb.c	2537;"	d	file:
SINTCLR	mbx/regs.h	21;"	d
SINTENABLE	mbx/regs.h	19;"	d
SINTSTAT	mbx/regs.h	20;"	d
SIS300	sis/osdef.h	121;"	d
SIS300	sis/osdef.h	93;"	d
SIS310_EXTERNAL_CHIP_LVDS	sis/sis.h	262;"	d
SIS310_EXTERNAL_CHIP_LVDS_CHRONTEL	sis/sis.h	263;"	d
SIS315H	sis/osdef.h	122;"	d
SIS315H	sis/osdef.h	97;"	d
SISCAP	sis/sis.h	187;"	d
SISCR	sis/sis.h	171;"	d
SISDAC2A	sis/sis.h	179;"	d
SISDAC2D	sis/sis.h	180;"	d
SISDACA	sis/sis.h	172;"	d
SISDACD	sis/sis.h	173;"	d
SISDoSense	sis/sis_main.c	/^SISDoSense(struct sis_video_info *ivideo, u16 type, u16 test)$/;"	f	file:
SISFAIL	sis/sis.h	70;"	d
SISFBDEBUG	sis/sis.h	60;"	d
SISFB_USE_SPINLOCKS	sis/sis_accel.h	37;"	d
SISGETROMW	sis/initdef.h	74;"	d
SISINITSTATIC	sis/sis.h	53;"	d
SISINITSTATIC	sis/sis.h	57;"	d
SISINPSTAT	sis/sis.h	183;"	d
SISIOADDRESS	sis/vgatypes.h	/^typedef IOADDRESS SISIOADDRESS;$/;"	t
SISIOADDRESS	sis/vgatypes.h	/^typedef unsigned long SISIOADDRESS;$/;"	t
SISIOMEMTYPE	sis/vgatypes.h	60;"	d
SISIOMEMTYPE	sis/vgatypes.h	65;"	d
SISIOMEMTYPE	sis/vgatypes.h	66;"	d
SISMISCR	sis/sis.h	181;"	d
SISMISCW	sis/sis.h	182;"	d
SISPART1	sis/sis.h	174;"	d
SISPART2	sis/sis.h	175;"	d
SISPART3	sis/sis.h	176;"	d
SISPART4	sis/sis.h	177;"	d
SISPART5	sis/sis.h	178;"	d
SISPEL	sis/sis.h	184;"	d
SISSR	sis/sis.h	170;"	d
SISVGAENABLE	sis/sis.h	185;"	d
SISVID	sis/sis.h	186;"	d
SIS_15BPP_COLOR_MODE	sis/sis.h	211;"	d
SIS_16BPP_COLOR_MODE	sis/sis.h	212;"	d
SIS_300	sis/vgatypes.h	/^    SIS_300,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_315	sis/vgatypes.h	/^    SIS_315,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_315H	sis/vgatypes.h	/^    SIS_315H,   \/* SiS 310 *\/$/;"	e	enum:_SIS_CHIP_TYPE
SIS_315PRO	sis/vgatypes.h	/^    SIS_315PRO, \/* SiS 325 *\/$/;"	e	enum:_SIS_CHIP_TYPE
SIS_32BPP_COLOR_MODE	sis/sis.h	213;"	d
SIS_330	sis/vgatypes.h	/^    SIS_330,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_340	sis/vgatypes.h	/^    SIS_340 = 55,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_341	sis/vgatypes.h	/^    SIS_341,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_342	sis/vgatypes.h	/^    SIS_342,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_530	sis/vgatypes.h	/^    SIS_530,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_540	sis/vgatypes.h	/^    SIS_540,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_550	sis/vgatypes.h	/^    SIS_550,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_630	sis/vgatypes.h	/^    SIS_630,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_650	sis/vgatypes.h	/^    SIS_650,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_660	sis/vgatypes.h	/^    SIS_660 = 35,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_661	sis/vgatypes.h	/^    SIS_661,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_670	sis/vgatypes.h	/^    SIS_670,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_730	sis/vgatypes.h	/^    SIS_730,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_740	sis/vgatypes.h	/^    SIS_740,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_741	sis/vgatypes.h	/^    SIS_741,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_760	sis/vgatypes.h	/^    SIS_760,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_761	sis/vgatypes.h	/^    SIS_761,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_762	sis/vgatypes.h	/^    SIS_762,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_770	sis/vgatypes.h	/^    SIS_770,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_8BPP_COLOR_MODE	sis/sis.h	210;"	d
SIS_AGP_2X	sis/sis.h	265;"	d
SIS_AGP_CMDQUEUE_ENABLE	sis/sis.h	220;"	d
SIS_CHIP_TYPE	sis/vgatypes.h	/^} SIS_CHIP_TYPE;$/;"	t	typeref:enum:_SIS_CHIP_TYPE
SIS_CMD_AUTO_CORR	sis/sis.h	228;"	d
SIS_CMD_QUEUE_RESET	sis/sis.h	227;"	d
SIS_CMD_QUEUE_SIZE_1M	sis/sis.h	224;"	d
SIS_CMD_QUEUE_SIZE_2M	sis/sis.h	225;"	d
SIS_CMD_QUEUE_SIZE_4M	sis/sis.h	226;"	d
SIS_CMD_QUEUE_SIZE_512k	sis/sis.h	223;"	d
SIS_CMD_QUEUE_SIZE_Z7_128k	sis/sis.h	231;"	d
SIS_CMD_QUEUE_SIZE_Z7_64k	sis/sis.h	230;"	d
SIS_CP	sis/init.h	74;"	d
SIS_CP	sis/init301.h	68;"	d
SIS_CRT1	sis/sis.h	250;"	d
SIS_CRT2_PORT_04	sis/initdef.h	568;"	d
SIS_CRT2_PORT_10	sis/initdef.h	569;"	d
SIS_CRT2_PORT_12	sis/initdef.h	570;"	d
SIS_CRT2_PORT_14	sis/initdef.h	571;"	d
SIS_CRT2_WENABLE_300	sis/sis.h	204;"	d
SIS_CRT2_WENABLE_315	sis/sis.h	205;"	d
SIS_DRIVER_MODE	sis/sis.h	243;"	d
SIS_ENABLE_2D	sis/sis.h	215;"	d
SIS_EXTERNAL_CHIP_CHRONTEL	sis/sis.h	261;"	d
SIS_EXTERNAL_CHIP_LVDS	sis/sis.h	258;"	d
SIS_EXTERNAL_CHIP_LVDS_CHRONTEL	sis/sis.h	260;"	d
SIS_EXTERNAL_CHIP_MASK	sis/sis.h	256;"	d
SIS_EXTERNAL_CHIP_SIS301	sis/sis.h	257;"	d
SIS_EXTERNAL_CHIP_TRUMPION	sis/sis.h	259;"	d
SIS_HEAP	sis/sis.h	/^struct SIS_HEAP {$/;"	s
SIS_INTERLACED_MODE	sis/sis.h	209;"	d
SIS_IOTYPE1	sis/sis.h	51;"	d
SIS_IOTYPE1	sis/sis.h	55;"	d
SIS_IOTYPE2	sis/sis.h	52;"	d
SIS_IOTYPE2	sis/sis.h	56;"	d
SIS_LCD_NUMBER	sis/sis_main.h	314;"	d
SIS_LINUX_KERNEL	sis/osdef.h	58;"	d
SIS_MEM_MAP_IO_ENABLE	sis/sis.h	217;"	d
SIS_MMIO_CMD_ENABLE	sis/sis.h	222;"	d
SIS_MODE_SELECT_CRT2	sis/sis.h	234;"	d
SIS_NEED_inSISREG	sis/init.h	61;"	d
SIS_NEED_inSISREGL	sis/init.h	63;"	d
SIS_NEED_inSISREGW	sis/init.h	62;"	d
SIS_NEED_outSISREG	sis/init.h	64;"	d
SIS_NEED_outSISREGL	sis/init.h	66;"	d
SIS_NEED_outSISREGW	sis/init.h	65;"	d
SIS_NEW_CONFIG_COMPAT	sis/sis.h	46;"	d
SIS_OH	sis/sis.h	/^struct SIS_OH {$/;"	s
SIS_OHALLOC	sis/sis.h	/^struct SIS_OHALLOC {$/;"	s
SIS_OH_ALLOC_SIZE	sis/sis.h	150;"	d
SIS_OLD	sis/vgatypes.h	/^    SIS_OLD,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_OLD_CONFIG_COMPAT	sis/sis.h	44;"	d
SIS_PASSWORD	sis/sis.h	207;"	d
SIS_PCI_ADDR_ENABLE	sis/sis.h	218;"	d
SIS_RI_1024x576	sis/initdef.h	473;"	d
SIS_RI_1024x600	sis/initdef.h	481;"	d
SIS_RI_1024x768	sis/initdef.h	464;"	d
SIS_RI_1152x768	sis/initdef.h	482;"	d
SIS_RI_1152x864	sis/initdef.h	478;"	d
SIS_RI_1280x1024	sis/initdef.h	465;"	d
SIS_RI_1280x720	sis/initdef.h	474;"	d
SIS_RI_1280x768	sis/initdef.h	476;"	d
SIS_RI_1280x800	sis/initdef.h	486;"	d
SIS_RI_1280x854	sis/initdef.h	490;"	d
SIS_RI_1280x960	sis/initdef.h	471;"	d
SIS_RI_1360x1024	sis/initdef.h	484;"	d
SIS_RI_1360x768	sis/initdef.h	480;"	d
SIS_RI_1400x1050	sis/initdef.h	477;"	d
SIS_RI_1600x1200	sis/initdef.h	466;"	d
SIS_RI_1680x1050	sis/initdef.h	485;"	d
SIS_RI_1920x1080	sis/initdef.h	487;"	d
SIS_RI_1920x1440	sis/initdef.h	467;"	d
SIS_RI_2048x1536	sis/initdef.h	468;"	d
SIS_RI_320x200	sis/initdef.h	456;"	d
SIS_RI_320x240	sis/initdef.h	457;"	d
SIS_RI_320x400	sis/initdef.h	458;"	d
SIS_RI_400x300	sis/initdef.h	459;"	d
SIS_RI_512x384	sis/initdef.h	460;"	d
SIS_RI_640x400	sis/initdef.h	461;"	d
SIS_RI_640x480	sis/initdef.h	462;"	d
SIS_RI_720x480	sis/initdef.h	469;"	d
SIS_RI_720x576	sis/initdef.h	470;"	d
SIS_RI_768x576	sis/initdef.h	483;"	d
SIS_RI_800x480	sis/initdef.h	472;"	d
SIS_RI_800x600	sis/initdef.h	463;"	d
SIS_RI_848x480	sis/initdef.h	479;"	d
SIS_RI_856x480	sis/initdef.h	475;"	d
SIS_RI_960x540	sis/initdef.h	488;"	d
SIS_RI_960x600	sis/initdef.h	489;"	d
SIS_SIMULTANEOUS_VIEW_ENABLE	sis/sis.h	233;"	d
SIS_VB_COMPOSITE	sis/sis.h	245;"	d
SIS_VB_CRT2	sis/sis.h	249;"	d
SIS_VB_HIVISION	sis/sis.h	251;"	d
SIS_VB_LCD	sis/sis.h	248;"	d
SIS_VB_OUTPUT_COMPOSITE	sis/sis.h	235;"	d
SIS_VB_OUTPUT_CRT2	sis/sis.h	239;"	d
SIS_VB_OUTPUT_DISABLE	sis/sis.h	242;"	d
SIS_VB_OUTPUT_HIVISION	sis/sis.h	240;"	d
SIS_VB_OUTPUT_LCD	sis/sis.h	238;"	d
SIS_VB_OUTPUT_SCART	sis/sis.h	237;"	d
SIS_VB_OUTPUT_SVIDEO	sis/sis.h	236;"	d
SIS_VB_SCART	sis/sis.h	247;"	d
SIS_VB_SVIDEO	sis/sis.h	246;"	d
SIS_VB_TV	sis/sis.h	253;"	d
SIS_VB_YPBPR	sis/sis.h	252;"	d
SIS_VGALegacy	sis/vgatypes.h	/^    SIS_VGALegacy = 0,$/;"	e	enum:_SIS_CHIP_TYPE
SIS_VIDEO_CAPTURE	sis/initdef.h	566;"	d
SIS_VIDEO_PLAYBACK	sis/initdef.h	567;"	d
SIS_VRAM_CMDQUEUE_ENABLE	sis/sis.h	221;"	d
SIS_XORG_XF86	sis/osdef.h	59;"	d
SKIPS	nvidia/nv_accel.c	60;"	d	file:
SM501_CRT_CTRL_SAVE	sm501fb.c	1772;"	d	file:
SM501_MEMF_ACCEL	sm501fb.c	140;"	d	file:
SM501_MEMF_CRT	sm501fb.c	139;"	d	file:
SM501_MEMF_CURSOR	sm501fb.c	137;"	d	file:
SM501_MEMF_PANEL	sm501fb.c	138;"	d	file:
SMRAM	i810/i810_regs.h	175;"	d
SOLIDPATTERN	i810/i810.h	37;"	d
SONY_ID1	pnx4008/dum.h	112;"	d
SONY_ID2	pnx4008/dum.h	113;"	d
SOSSI_FIFOB_REG	omap/sossi.c	43;"	d	file:
SOSSI_FIFO_REG	omap/sossi.c	39;"	d	file:
SOSSI_ID_REG	omap/sossi.c	35;"	d	file:
SOSSI_INIT1B_REG	omap/sossi.c	42;"	d	file:
SOSSI_INIT1_REG	omap/sossi.c	36;"	d	file:
SOSSI_INIT2_REG	omap/sossi.c	37;"	d	file:
SOSSI_INIT3_REG	omap/sossi.c	38;"	d	file:
SOSSI_MAX_XMIT_BYTES	omap/sossi.c	55;"	d	file:
SOSSI_REOTABLE_REG	omap/sossi.c	40;"	d	file:
SOSSI_TEARING_REG	omap/sossi.c	41;"	d	file:
SOURCE_COPY_BLIT	i810/i810.h	96;"	d
SOURCE_COPY_IMMEDIATE	i810/i810.h	98;"	d
SOURCE_X	hpfb.c	52;"	d	file:
SOURCE_Y	hpfb.c	53;"	d	file:
SP	imsttfb.c	/^	SP	=  2, \/* 0x08 *\/$/;"	e	enum:__anon143	file:
SPAGE_MAP	jz4750_ipu.h	81;"	d
SPCK	9331/jz4750_lcd.h	106;"	d
SPCK	9331/jz4750_lcd.h	111;"	d
SPCK	9331/jz4750_lcd.h	116;"	d
SPCK	9331/jz4750_lcd.h	121;"	d
SPCK	9331/jz4750_lcd.h	268;"	d
SPCK	9331/jz4750_lcd.h	363;"	d
SPCK	9331/jz4750_lcd.h	368;"	d
SPCK	jz4750_lcd.h	106;"	d
SPCK	jz4750_lcd.h	111;"	d
SPCK	jz4750_lcd.h	116;"	d
SPCK	jz4750_lcd.h	121;"	d
SPCK	jz4750_lcd.h	268;"	d
SPCK	jz4750_lcd.h	363;"	d
SPCK	jz4750_lcd.h	368;"	d
SPCK	jz_toppoly_td043mgeb1.h	10;"	d
SPCK	jzlcd.h	237;"	d
SPCK	jzlcd.h	242;"	d
SPCK	jzlcd.h	374;"	d
SPCK	jzlcd.h	379;"	d
SPCK	jzlcd.h	384;"	d
SPCK	l009_bak/jz4750_lcd.h	106;"	d
SPCK	l009_bak/jz4750_lcd.h	111;"	d
SPCK	l009_bak/jz4750_lcd.h	116;"	d
SPCK	l009_bak/jz4750_lcd.h	121;"	d
SPCK	l009_bak/jz4750_lcd.h	268;"	d
SPCK	l009_bak/jz4750_lcd.h	363;"	d
SPCK	l009_bak/jz4750_lcd.h	368;"	d
SPDA	9331/jz4750_lcd.h	107;"	d
SPDA	9331/jz4750_lcd.h	112;"	d
SPDA	9331/jz4750_lcd.h	117;"	d
SPDA	9331/jz4750_lcd.h	122;"	d
SPDA	9331/jz4750_lcd.h	269;"	d
SPDA	9331/jz4750_lcd.h	364;"	d
SPDA	9331/jz4750_lcd.h	369;"	d
SPDA	jz4750_lcd.h	107;"	d
SPDA	jz4750_lcd.h	112;"	d
SPDA	jz4750_lcd.h	117;"	d
SPDA	jz4750_lcd.h	122;"	d
SPDA	jz4750_lcd.h	269;"	d
SPDA	jz4750_lcd.h	364;"	d
SPDA	jz4750_lcd.h	369;"	d
SPDA	jz_toppoly_td043mgeb1.h	11;"	d
SPDA	jzlcd.h	238;"	d
SPDA	jzlcd.h	243;"	d
SPDA	jzlcd.h	375;"	d
SPDA	jzlcd.h	380;"	d
SPDA	jzlcd.h	385;"	d
SPDA	l009_bak/jz4750_lcd.h	107;"	d
SPDA	l009_bak/jz4750_lcd.h	112;"	d
SPDA	l009_bak/jz4750_lcd.h	117;"	d
SPDA	l009_bak/jz4750_lcd.h	122;"	d
SPDA	l009_bak/jz4750_lcd.h	269;"	d
SPDA	l009_bak/jz4750_lcd.h	364;"	d
SPDA	l009_bak/jz4750_lcd.h	369;"	d
SPEN	9331/jz4750_lcd.h	105;"	d
SPEN	9331/jz4750_lcd.h	110;"	d
SPEN	9331/jz4750_lcd.h	115;"	d
SPEN	9331/jz4750_lcd.h	120;"	d
SPEN	9331/jz4750_lcd.h	267;"	d
SPEN	9331/jz4750_lcd.h	362;"	d
SPEN	9331/jz4750_lcd.h	367;"	d
SPEN	jz4750_lcd.h	105;"	d
SPEN	jz4750_lcd.h	110;"	d
SPEN	jz4750_lcd.h	115;"	d
SPEN	jz4750_lcd.h	120;"	d
SPEN	jz4750_lcd.h	267;"	d
SPEN	jz4750_lcd.h	362;"	d
SPEN	jz4750_lcd.h	367;"	d
SPEN	jz_toppoly_td043mgeb1.h	9;"	d
SPEN	jzlcd.h	236;"	d
SPEN	jzlcd.h	241;"	d
SPEN	jzlcd.h	373;"	d
SPEN	jzlcd.h	378;"	d
SPEN	jzlcd.h	383;"	d
SPEN	l009_bak/jz4750_lcd.h	105;"	d
SPEN	l009_bak/jz4750_lcd.h	110;"	d
SPEN	l009_bak/jz4750_lcd.h	115;"	d
SPEN	l009_bak/jz4750_lcd.h	120;"	d
SPEN	l009_bak/jz4750_lcd.h	267;"	d
SPEN	l009_bak/jz4750_lcd.h	362;"	d
SPEN	l009_bak/jz4750_lcd.h	367;"	d
SPKG_SEL	jz4750_ipu.h	79;"	d
SPOCTRL	mbx/regs.h	112;"	d
SPOCTRL_HV_SC_OR	mbx/reg_bits.h	585;"	d
SPOCTRL_H_SC_BP	mbx/reg_bits.h	583;"	d
SPOCTRL_VORDER	mbx/reg_bits.h	587;"	d
SPOCTRL_VORDER_1TAP	mbx/reg_bits.h	588;"	d
SPOCTRL_VORDER_2TAP	mbx/reg_bits.h	589;"	d
SPOCTRL_VORDER_4TAP	mbx/reg_bits.h	590;"	d
SPOCTRL_VPITCH	mbx/reg_bits.h	591;"	d
SPOCTRL_VS_UR_C	mbx/reg_bits.h	586;"	d
SPOCTRL_V_SC_BP	mbx/reg_bits.h	584;"	d
SPR	imsttfb.c	/^	SPR	= 27, \/* 0x6C *\/$/;"	e	enum:__anon143	file:
SPRITEMEMSIZE	amifb.c	610;"	d	file:
SR	sis/vstruct.h	/^	unsigned char  SR[4];$/;"	m	struct:SiS_StandTable_S
SR01	i810/i810_regs.h	219;"	d
SR02	i810/i810_regs.h	220;"	d
SR03	i810/i810_regs.h	221;"	d
SR04	i810/i810_regs.h	222;"	d
SR07	i810/i810_regs.h	223;"	d
SR07_OFFSET	sis/initdef.h	662;"	d
SR08	savage/savagefb.h	/^	unsigned char SR08, SR0E, SR0F;$/;"	m	struct:savage_reg
SR0E	savage/savagefb.h	/^	unsigned char SR08, SR0E, SR0F;$/;"	m	struct:savage_reg
SR0F	savage/savagefb.h	/^	unsigned char SR08, SR0E, SR0F;$/;"	m	struct:savage_reg
SR1	tridentfb.c	170;"	d	file:
SR10	savage/savagefb.h	/^	unsigned char SR10, SR11, SR12, SR13, SR15, SR18, SR29, SR30;$/;"	m	struct:savage_reg
SR11	savage/savagefb.h	/^	unsigned char SR10, SR11, SR12, SR13, SR15, SR18, SR29, SR30;$/;"	m	struct:savage_reg
SR12	savage/savagefb.h	/^	unsigned char SR10, SR11, SR12, SR13, SR15, SR18, SR29, SR30;$/;"	m	struct:savage_reg
SR13	savage/savagefb.h	/^	unsigned char SR10, SR11, SR12, SR13, SR15, SR18, SR29, SR30;$/;"	m	struct:savage_reg
SR15	savage/savagefb.h	/^	unsigned char SR10, SR11, SR12, SR13, SR15, SR18, SR29, SR30;$/;"	m	struct:savage_reg
SR15_OFFSET	sis/initdef.h	663;"	d
SR16_OFFSET	sis/initdef.h	664;"	d
SR17_OFFSET	sis/initdef.h	665;"	d
SR18	savage/savagefb.h	/^	unsigned char SR10, SR11, SR12, SR13, SR15, SR18, SR29, SR30;$/;"	m	struct:savage_reg
SR19_OFFSET	sis/initdef.h	666;"	d
SR1F_OFFSET	sis/initdef.h	667;"	d
SR2	tridentfb.c	171;"	d	file:
SR21_OFFSET	sis/initdef.h	668;"	d
SR22_OFFSET	sis/initdef.h	669;"	d
SR23_OFFSET	sis/initdef.h	670;"	d
SR24_OFFSET	sis/initdef.h	671;"	d
SR25_1_OFFSET	sis/initdef.h	678;"	d
SR25_OFFSET	sis/initdef.h	672;"	d
SR28	sis/vstruct.h	/^	unsigned char  SR28,SR29,SR2A;$/;"	m	struct:SiS_MCLKData
SR29	savage/savagefb.h	/^	unsigned char SR10, SR11, SR12, SR13, SR15, SR18, SR29, SR30;$/;"	m	struct:savage_reg
SR29	sis/vstruct.h	/^	unsigned char  SR28,SR29,SR2A;$/;"	m	struct:SiS_MCLKData
SR2A	sis/vstruct.h	/^	unsigned char  SR28,SR29,SR2A;$/;"	m	struct:SiS_MCLKData
SR2B	sis/vstruct.h	/^	unsigned char  SR2B,SR2C;$/;"	m	struct:SiS_VCLKData
SR2C	sis/vstruct.h	/^	unsigned char  SR2B,SR2C;$/;"	m	struct:SiS_VCLKData
SR30	savage/savagefb.h	/^	unsigned char SR10, SR11, SR12, SR13, SR15, SR18, SR29, SR30;$/;"	m	struct:savage_reg
SR31_OFFSET	sis/initdef.h	673;"	d
SR32_OFFSET	sis/initdef.h	674;"	d
SR33_OFFSET	sis/initdef.h	675;"	d
SR54	savage/savagefb.h	/^	unsigned char SR54[8];$/;"	m	struct:savage_reg
SRC	dnfb.c	91;"	d	file:
SRCAGP	sis/sis_accel.h	75;"	d
SRCCPUBLITBUF	sis/sis_accel.h	74;"	d
SRCSYSTEM	sis/sis_accel.h	73;"	d
SRCVIDEO	sis/sis_accel.h	72;"	d
SRC_ADDR	sis/sis_accel.h	107;"	d
SRC_AND_DEST	dnfb.c	89;"	d	file:
SRC_AND_nDEST	dnfb.c	90;"	d	file:
SRC_BGCOLOR	sis/sis_accel.h	122;"	d
SRC_COPY_BLT_CMD	intelfb/intelfbhw.h	487;"	d
SRC_DATATYPE_EQU_DST	w100fb.h	787;"	d
SRC_FGCOLOR	sis/sis_accel.h	121;"	d
SRC_NAND_DEST	dnfb.c	102;"	d	file:
SRC_NOR_DEST	dnfb.c	96;"	d	file:
SRC_OR_DEST	dnfb.c	95;"	d	file:
SRC_OR_nDEST	dnfb.c	99;"	d	file:
SRC_PITCH	sis/sis_accel.h	108;"	d
SRC_ROP_GXCOPY	intelfb/intelfbhw.h	505;"	d
SRC_ROP_GXXOR	intelfb/intelfbhw.h	506;"	d
SRC_SIZE_A	intelfb/intelfbhw.h	207;"	d
SRC_SIZE_B	intelfb/intelfbhw.h	216;"	d
SRC_SIZE_HORIZ_MASK	intelfb/intelfbhw.h	243;"	d
SRC_SIZE_HORIZ_SHIFT	intelfb/intelfbhw.h	244;"	d
SRC_SIZE_VERT_MASK	intelfb/intelfbhw.h	245;"	d
SRC_SIZE_VERT_SHIFT	intelfb/intelfbhw.h	246;"	d
SRC_X	sis/sis_accel.h	111;"	d
SRC_XNOR_DEST	dnfb.c	97;"	d	file:
SRC_XOR_DEST	dnfb.c	94;"	d	file:
SRC_Y	sis/sis_accel.h	110;"	d
SRGCTL	imsttfb.c	/^	SRGCTL	= 29, \/* 0x74 *\/$/;"	e	enum:__anon143	file:
SR_DATA	i810/i810_regs.h	217;"	d
SR_INDEX	i810/i810_regs.h	216;"	d
SR_Read	riva/nvreg.h	178;"	d
SR_Write	riva/nvreg.h	177;"	d
SSLADD	i810/i810_regs.h	141;"	d
SSR	imsttfb.c	/^	SSR	= 25, \/* 0x64 *\/$/;"	e	enum:__anon143	file:
SSSIZE	mbx/regs.h	137;"	d
SSSIZE_SC_HEIGHT	mbx/reg_bits.h	610;"	d
SSSIZE_SC_WIDTH	mbx/reg_bits.h	608;"	d
SSTATUS	imsttfb.c	/^	SSTATUS	= 36, \/* 0x90 *\/$/;"	e	enum:__anon143	file:
SST_DEBUG	sstfb.c	75;"	d	file:
ST00	i810/i810_regs.h	206;"	d
ST01_CGA	i810/i810_regs.h	208;"	d
ST01_MDA	i810/i810_regs.h	207;"	d
STA	tridentfb.c	166;"	d	file:
STANDBY	i810/i810.h	159;"	d
START_COLORMAPLOAD	stifb.c	426;"	d	file:
START_IMAGE_COLORMAP_ACCESS	stifb.c	/^START_IMAGE_COLORMAP_ACCESS(struct stifb_info *fb)$/;"	f	file:
START_N_SFT	jz4750_ipu.h	132;"	d
START_RING	intelfb/intelfbhw.h	540;"	d
STATUS	gxt4500.c	25;"	d	file:
STD_TIMING	edid.h	45;"	d
STD_TIMING_DESCRIPTIONS_START	edid.h	47;"	d
STD_TIMING_DESCRIPTION_SIZE	edid.h	46;"	d
STFT_CLSHI	jzlcd.h	47;"	d
STFT_PSHI	jzlcd.h	46;"	d
STFT_REVHI	jzlcd.h	49;"	d
STFT_SPLHI	jzlcd.h	48;"	d
STG4000REG	kyro/STG4000Reg.h	/^} STG4000REG;$/;"	t	typeref:struct:__anon136
STG4000_NO_DECIMATION	kyro/STG4000OverlayDevice.c	22;"	d	file:
STG4000_NO_SCALING	kyro/STG4000OverlayDevice.c	21;"	d	file:
STG4000_OVRL_ADDR_BITS	kyro/STG4000OverlayDevice.c	37;"	d	file:
STG4000_OVRL_ALIGN	kyro/STG4000OverlayDevice.c	36;"	d	file:
STG4000_OVRL_MAX_HEIGHT	kyro/STG4000OverlayDevice.c	43;"	d	file:
STG4000_OVRL_MAX_WIDTH	kyro/STG4000OverlayDevice.c	41;"	d	file:
STG4000_OVRL_MIN_HEIGHT	kyro/STG4000OverlayDevice.c	42;"	d	file:
STG4000_OVRL_MIN_WIDTH	kyro/STG4000OverlayDevice.c	40;"	d	file:
STG4000_OVRL_NUM_MODES	kyro/STG4000OverlayDevice.c	38;"	d	file:
STG4000_OVRL_NUM_PIX	kyro/STG4000OverlayDevice.c	35;"	d	file:
STG4000_PRIM_ADDR_BITS	kyro/STG4000OverlayDevice.c	27;"	d	file:
STG4000_PRIM_ALIGN	kyro/STG4000OverlayDevice.c	26;"	d	file:
STG4000_PRIM_MAX_HEIGHT	kyro/STG4000OverlayDevice.c	32;"	d	file:
STG4000_PRIM_MAX_WIDTH	kyro/STG4000OverlayDevice.c	30;"	d	file:
STG4000_PRIM_MIN_HEIGHT	kyro/STG4000OverlayDevice.c	31;"	d	file:
STG4000_PRIM_MIN_WIDTH	kyro/STG4000OverlayDevice.c	29;"	d	file:
STG4000_PRIM_NUM_PIX	kyro/STG4000OverlayDevice.c	25;"	d	file:
STG4K3_PLL_MAXR_VCO	kyro/STG4000InitDevice.c	75;"	d	file:
STG4K3_PLL_MAXR_VCO_SC	kyro/STG4000InitDevice.c	72;"	d	file:
STG4K3_PLL_MAX_F	kyro/STG4000InitDevice.c	66;"	d	file:
STG4K3_PLL_MAX_OD	kyro/STG4000InitDevice.c	68;"	d	file:
STG4K3_PLL_MAX_R	kyro/STG4000InitDevice.c	64;"	d	file:
STG4K3_PLL_MAX_VCO	kyro/STG4000InitDevice.c	74;"	d	file:
STG4K3_PLL_MAX_VCO_SC	kyro/STG4000InitDevice.c	70;"	d	file:
STG4K3_PLL_MINR_VCO	kyro/STG4000InitDevice.c	73;"	d	file:
STG4K3_PLL_MINR_VCO_SC	kyro/STG4000InitDevice.c	71;"	d	file:
STG4K3_PLL_MIN_F	kyro/STG4000InitDevice.c	65;"	d	file:
STG4K3_PLL_MIN_OD	kyro/STG4000InitDevice.c	67;"	d	file:
STG4K3_PLL_MIN_R	kyro/STG4000InitDevice.c	63;"	d	file:
STG4K3_PLL_MIN_VCO_SC	kyro/STG4000InitDevice.c	69;"	d	file:
STG4K3_PLL_SCALER	kyro/STG4000InitDevice.c	62;"	d	file:
STGCTL	imsttfb.c	/^	STGCTL	= 24, \/* 0x60 *\/$/;"	e	enum:__anon143	file:
STG_MAX_VCO	kyro/STG4000InitDevice.c	58;"	d	file:
STG_MIN_VCO	kyro/STG4000InitDevice.c	59;"	d	file:
STG_PIXEL_BUS_WIDTH	kyro/STG4000Ramdac.c	/^static u32 STG_PIXEL_BUS_WIDTH = 128;	\/* 128 bit bus width      *\/$/;"	v	file:
STG_READ_REG	kyro/STG4000Reg.h	25;"	d
STG_READ_REG	kyro/STG4000Reg.h	28;"	d
STG_WRITE_REG	kyro/STG4000Reg.h	24;"	d
STG_WRITE_REG	kyro/STG4000Reg.h	27;"	d
STICORE_H	sticore.h	2;"	d
STI_CALL	sticore.h	43;"	d
STI_DEV_NAME_LENGTH	sticore.h	15;"	d
STI_DRIVERVERSION	console/sticore.c	30;"	d	file:
STI_FONT_HPROMAN8	sticore.h	18;"	d
STI_FONT_KANA8	sticore.h	19;"	d
STI_MONITOR_MAX	sticore.h	16;"	d
STI_PTR	sticore.h	41;"	d
STI_REGION_MAX	sticore.h	14;"	d
STI_WAIT	sticore.h	39;"	d
STN_DAT_PIN1	jzlcd.h	40;"	d
STN_DAT_PIN2	jzlcd.h	41;"	d
STN_DAT_PIN4	jzlcd.h	42;"	d
STN_DAT_PIN8	jzlcd.h	43;"	d
STN_DAT_PINMASK	jzlcd.h	44;"	d
STOP_BITS_2595	aty/mach64_gx.c	25;"	d	file:
STORE_D2	platinumfb.c	230;"	d	file:
STORE_DWORD_IDX	i810/i810.h	84;"	d
STORE_DWORD_IMM	i810/i810.h	83;"	d
STREAMS	savage/savagefb.h	/^	unsigned int  STREAMS[22];	\/* yuck, streams regs *\/$/;"	m	struct:savage_reg
STREAMS_TIMEOUT_REG	savage/savagefb.h	93;"	d
STRETCH_BLIT_CLIP_POINT	nvidia/nv_dma.h	159;"	d
STRETCH_BLIT_CLIP_POINT	nvidia/nv_dma.h	162;"	d
STRETCH_BLIT_CLIP_POINT_X	nvidia/nv_dma.h	160;"	d
STRETCH_BLIT_CLIP_POINT_Y	nvidia/nv_dma.h	161;"	d
STRETCH_BLIT_CLIP_SIZE	nvidia/nv_dma.h	163;"	d
STRETCH_BLIT_CLIP_SIZE_HEIGHT	nvidia/nv_dma.h	165;"	d
STRETCH_BLIT_CLIP_SIZE_WIDTH	nvidia/nv_dma.h	164;"	d
STRETCH_BLIT_DST_POINT	nvidia/nv_dma.h	166;"	d
STRETCH_BLIT_DST_POINT_X	nvidia/nv_dma.h	167;"	d
STRETCH_BLIT_DST_POINT_Y	nvidia/nv_dma.h	168;"	d
STRETCH_BLIT_DST_SIZE	nvidia/nv_dma.h	169;"	d
STRETCH_BLIT_DST_SIZE_HEIGHT	nvidia/nv_dma.h	171;"	d
STRETCH_BLIT_DST_SIZE_WIDTH	nvidia/nv_dma.h	170;"	d
STRETCH_BLIT_DU_DX	nvidia/nv_dma.h	172;"	d
STRETCH_BLIT_DV_DY	nvidia/nv_dma.h	173;"	d
STRETCH_BLIT_FORMAT	nvidia/nv_dma.h	152;"	d
STRETCH_BLIT_FORMAT_DEPTH16	nvidia/nv_dma.h	154;"	d
STRETCH_BLIT_FORMAT_DEPTH24	nvidia/nv_dma.h	155;"	d
STRETCH_BLIT_FORMAT_DEPTH8	nvidia/nv_dma.h	153;"	d
STRETCH_BLIT_FORMAT_UYVY	nvidia/nv_dma.h	158;"	d
STRETCH_BLIT_FORMAT_X8R8G8B8	nvidia/nv_dma.h	156;"	d
STRETCH_BLIT_FORMAT_YUYV	nvidia/nv_dma.h	157;"	d
STRETCH_BLIT_SRC_FORMAT	nvidia/nv_dma.h	177;"	d
STRETCH_BLIT_SRC_FORMAT_FILTER	nvidia/nv_dma.h	182;"	d
STRETCH_BLIT_SRC_FORMAT_FILTER_BILINEAR	nvidia/nv_dma.h	184;"	d
STRETCH_BLIT_SRC_FORMAT_FILTER_POINT_SAMPLE	nvidia/nv_dma.h	183;"	d
STRETCH_BLIT_SRC_FORMAT_ORIGIN	nvidia/nv_dma.h	179;"	d
STRETCH_BLIT_SRC_FORMAT_ORIGIN_CENTER	nvidia/nv_dma.h	180;"	d
STRETCH_BLIT_SRC_FORMAT_ORIGIN_CORNER	nvidia/nv_dma.h	181;"	d
STRETCH_BLIT_SRC_FORMAT_PITCH	nvidia/nv_dma.h	178;"	d
STRETCH_BLIT_SRC_OFFSET	nvidia/nv_dma.h	185;"	d
STRETCH_BLIT_SRC_POINT	nvidia/nv_dma.h	186;"	d
STRETCH_BLIT_SRC_POINT_U	nvidia/nv_dma.h	187;"	d
STRETCH_BLIT_SRC_POINT_V	nvidia/nv_dma.h	188;"	d
STRETCH_BLIT_SRC_SIZE	nvidia/nv_dma.h	174;"	d
STRETCH_BLIT_SRC_SIZE_HEIGHT	nvidia/nv_dma.h	176;"	d
STRETCH_BLIT_SRC_SIZE_WIDTH	nvidia/nv_dma.h	175;"	d
STRIDE_ALIGNMENT	intelfb/intelfb.h	65;"	d
STRIDE_ALIGNMENT_I9XX	intelfb/intelfb.h	66;"	d
SUPPORTED_CHIPSETS	intelfb/intelfb.h	17;"	d
SURFACE_FORMAT	nvidia/nv_dma.h	51;"	d
SURFACE_FORMAT_DEPTH15	nvidia/nv_dma.h	53;"	d
SURFACE_FORMAT_DEPTH16	nvidia/nv_dma.h	54;"	d
SURFACE_FORMAT_DEPTH24	nvidia/nv_dma.h	55;"	d
SURFACE_FORMAT_DEPTH8	nvidia/nv_dma.h	52;"	d
SURFACE_OFFSET_DST	nvidia/nv_dma.h	60;"	d
SURFACE_OFFSET_SRC	nvidia/nv_dma.h	59;"	d
SURFACE_PITCH	nvidia/nv_dma.h	56;"	d
SURFACE_PITCH_DST	nvidia/nv_dma.h	58;"	d
SURFACE_PITCH_SRC	nvidia/nv_dma.h	57;"	d
SUSPEND	i810/i810.h	160;"	d
SVCTRL	mbx/regs.h	113;"	d
SVCTRL_INITIAL1	mbx/reg_bits.h	595;"	d
SVCTRL_INITIAL2	mbx/reg_bits.h	597;"	d
SWAP	dnfb.c	105;"	d	file:
SWF	i810/i810_regs.h	164;"	d
SWF0	intelfb/intelfbhw.h	440;"	d
SWF00	intelfb/intelfbhw.h	449;"	d
SWF01	intelfb/intelfbhw.h	450;"	d
SWF02	intelfb/intelfbhw.h	451;"	d
SWF03	intelfb/intelfbhw.h	452;"	d
SWF04	intelfb/intelfbhw.h	453;"	d
SWF05	intelfb/intelfbhw.h	454;"	d
SWF06	intelfb/intelfbhw.h	455;"	d
SWF1	intelfb/intelfbhw.h	441;"	d
SWF10	intelfb/intelfbhw.h	457;"	d
SWF11	intelfb/intelfbhw.h	458;"	d
SWF12	intelfb/intelfbhw.h	459;"	d
SWF13	intelfb/intelfbhw.h	460;"	d
SWF14	intelfb/intelfbhw.h	461;"	d
SWF15	intelfb/intelfbhw.h	462;"	d
SWF16	intelfb/intelfbhw.h	463;"	d
SWF2	intelfb/intelfbhw.h	442;"	d
SWF3	intelfb/intelfbhw.h	443;"	d
SWF30	intelfb/intelfbhw.h	465;"	d
SWF31	intelfb/intelfbhw.h	466;"	d
SWF32	intelfb/intelfbhw.h	467;"	d
SWF4	intelfb/intelfbhw.h	444;"	d
SWF5	intelfb/intelfbhw.h	445;"	d
SWF6	intelfb/intelfbhw.h	446;"	d
SWID	i810/i810_regs.h	103;"	d
SWIDQW	i810/i810_regs.h	104;"	d
SWITCH_ACIA	atafb.c	76;"	d	file:
SWITCH_NONE	atafb.c	79;"	d	file:
SWITCH_SND6	atafb.c	77;"	d	file:
SWITCH_SND7	atafb.c	78;"	d	file:
SYNCCTL	imsttfb.c	/^	SYNCCTL		= 0x03,	\/* (0x00) Sync Control *\/$/;"	e	enum:__anon145	file:
SYNC_CTL	gxt4500.c	88;"	d	file:
SYNC_CTL_HSYNC_INV	gxt4500.c	91;"	d	file:
SYNC_CTL_HSYNC_OFF	gxt4500.c	93;"	d	file:
SYNC_CTL_SYNC_OFF	gxt4500.c	90;"	d	file:
SYNC_CTL_SYNC_ON_RGB	gxt4500.c	89;"	d	file:
SYNC_CTL_VSYNC_INV	gxt4500.c	92;"	d	file:
SYNC_CTL_VSYNC_OFF	gxt4500.c	94;"	d	file:
SYNC_DELAY	atafb.c	2086;"	d	file:
SYNC_ENAB	dnfb.c	64;"	d	file:
SYNC_ENABLED	pnx4008/sdum.h	32;"	d
SYNC_FLIP	i810/i810.h	55;"	d
SYNC_FLUSH_ENABLE	intelfb/intelfbhw.h	105;"	d
SYNC_MASTER	jzlcd.h	51;"	d
SYNC_SEPARATE	edid.h	123;"	d
SYNC_SLAVE	jzlcd.h	52;"	d
SYNC_TYPE	edid.h	122;"	d
SYSCFG	mbx/regs.h	9;"	d
SYSCLKC	imsttfb.c	/^	SYSCLKC		= 0x18,	\/* () System Clock C *\/$/;"	e	enum:__anon145	file:
SYSCLKCTL	imsttfb.c	/^	SYSCLKCTL	= 0x08,	\/* (0x01) System Clock Control *\/$/;"	e	enum:__anon145	file:
SYSCLKM	imsttfb.c	/^	SYSCLKM		= 0x16,	\/* () System Clock M (System PLL VCO Divider) *\/$/;"	e	enum:__anon145	file:
SYSCLKN	imsttfb.c	/^	SYSCLKN		= 0x15,	\/* () System Clock N (System PLL Reference Divider) *\/$/;"	e	enum:__anon145	file:
SYSCLKP	imsttfb.c	/^	SYSCLKP		= 0x17,	\/* () System Clock P *\/$/;"	e	enum:__anon145	file:
SYSCLKSRC	mbx/regs.h	24;"	d
SYSCLKSRC_PLL_1	mbx/reg_bits.h	18;"	d
SYSCLKSRC_PLL_2	mbx/reg_bits.h	19;"	d
SYSCLKSRC_REF	mbx/reg_bits.h	17;"	d
SYSCLKSRC_SEL	mbx/reg_bits.h	16;"	d
SYSRST	mbx/regs.h	13;"	d
SYSRST_RST	mbx/reg_bits.h	13;"	d
SYSTEM_TO_FRAME_BUFFER	aty/mach64_accel.c	24;"	d	file:
SYS_CONFIG_PIXELSIZE_SHIFT	p9100.c	69;"	d	file:
S_DATA_1s	dnfb.c	77;"	d	file:
S_DATA_PIX	dnfb.c	78;"	d	file:
S_DATA_PLN	dnfb.c	79;"	d	file:
SavageCalcClock	savage/savagefb_driver.c	/^static void SavageCalcClock(long freq, int min_m, int min_n1, int max_n1,$/;"	f	file:
SavagePanelHeight	savage/savagefb.h	/^	int SavagePanelHeight;$/;"	m	struct:savagefb_par
SavagePanelWidth	savage/savagefb.h	/^	int SavagePanelWidth;$/;"	m	struct:savagefb_par
SavagePrintRegs	savage/savagefb.h	26;"	d
SavagePrintRegs	savage/savagefb_driver.c	/^static void SavagePrintRegs(struct savagefb_par *par)$/;"	f	file:
SavageSetup2DEngine	savage/savagefb_driver.c	/^SavageSetup2DEngine(struct savagefb_par  *par)$/;"	f	file:
SavageSetup2DEngine	savage/savagefb_driver.c	/^static void SavageSetup2DEngine(struct savagefb_par  *par) {}$/;"	f	file:
SavageWaitFifo	savage/savagefb.h	/^	void (*SavageWaitFifo) (struct savagefb_par *par, int space);$/;"	m	struct:savagefb_par
SavageWaitIdle	savage/savagefb.h	/^	void (*SavageWaitIdle) (struct savagefb_par *par);$/;"	m	struct:savagefb_par
SavedReg	nvidia/nv_type.h	/^	RIVA_HW_STATE SavedReg;$/;"	m	struct:nvidia_par
ScratchBufferSize	nvidia/nv_type.h	/^	u32 ScratchBufferSize;$/;"	m	struct:nvidia_par
ScratchBufferStart	nvidia/nv_type.h	/^	u32 ScratchBufferStart;$/;"	m	struct:nvidia_par
ScreenOffsetPtrOffset	sis/initdef.h	696;"	d
ScreenX	riva/riva_hw.h	/^        float ScreenX;$/;"	m	struct:__anon72::__anon73
ScreenX	riva/riva_hw.h	/^    float ScreenX;$/;"	m	struct:__anon71
ScreenY	riva/riva_hw.h	/^        float ScreenY;$/;"	m	struct:__anon72::__anon73
ScreenY	riva/riva_hw.h	/^    float ScreenY;$/;"	m	struct:__anon71
ScreenZ	riva/riva_hw.h	/^        float ScreenZ;$/;"	m	struct:__anon72::__anon73
ScreenZ	riva/riva_hw.h	/^    float ScreenZ;$/;"	m	struct:__anon71
SecondCRTC	riva/rivafb.h	/^	Bool SecondCRTC;$/;"	m	struct:riva_par
SeqCtrlIndex	console/vgacon.c	/^	unsigned char SeqCtrlIndex;	\/* Sequencer Index reg.   *\/$/;"	m	struct:__anon46	file:
SeqCtrlIndex	vga16fb.c	/^		unsigned char	SeqCtrlIndex;	  \/* Sequencer Index reg.   *\/$/;"	m	struct:vga16fb_par::__anon57	file:
Sequencer	savage/savagefb.h	/^	unsigned char Sequencer[5];   \/* Video Sequencer *\/$/;"	m	struct:savage_reg
SerialIntA	kyro/STG4000Reg.h	/^	volatile unsigned long SerialIntA;	\/* 0x0064 *\/$/;"	m	struct:__anon136
SerialIntB	kyro/STG4000Reg.h	/^	volatile unsigned long SerialIntB;	\/* 0x0084 *\/$/;"	m	struct:__anon136
Set8Bits	nvidia/nv_type.h	23;"	d
Set8Bits	riva/fbdev.c	96;"	d	file:
SetAntiFlicker	sis/init301.c	/^SetAntiFlicker(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SetBF	nvidia/nv_type.h	19;"	d
SetBF	riva/nvreg.h	34;"	d
SetBit	nvidia/nv_type.h	22;"	d
SetBit	riva/fbdev.c	95;"	d	file:
SetBitField	nvidia/nv_type.h	21;"	d
SetBitField	riva/fbdev.c	94;"	d	file:
SetCRT2SyncDither661	sis/init301.c	/^SetCRT2SyncDither661(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short RTI)$/;"	f	file:
SetCRT2ToAVIDEO	sis/initdef.h	112;"	d
SetCRT2ToCHYPbPr	sis/initdef.h	118;"	d
SetCRT2ToHiVision	sis/initdef.h	117;"	d
SetCRT2ToLCD	sis/initdef.h	115;"	d
SetCRT2ToLCDA	sis/initdef.h	130;"	d
SetCRT2ToRAMDAC	sis/initdef.h	116;"	d
SetCRT2ToSCART	sis/initdef.h	114;"	d
SetCRT2ToSVIDEO	sis/initdef.h	113;"	d
SetCRT2ToTV	sis/initdef.h	133;"	d
SetCRT2ToTVNoHiVision	sis/initdef.h	135;"	d
SetCRT2ToTVNoYPbPrHiVision	sis/initdef.h	134;"	d
SetCRT2ToYPbPr525750	sis/initdef.h	125;"	d
SetCoreClockPLL	kyro/STG4000InitDevice.c	/^int SetCoreClockPLL(volatile STG4000REG __iomem *pSTGReg, struct pci_dev *pDev)$/;"	f
SetDOSMode	sis/initdef.h	191;"	d
SetDelayComp	sis/init301.c	/^SetDelayComp(struct SiS_Private *SiS_Pr, unsigned short ModeNo)$/;"	f	file:
SetDelayComp661	sis/init301.c	/^SetDelayComp661(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f	file:
SetDispDevSwitch	sis/initdef.h	124;"	d
SetDispDevSwitchFlag	sis/initdef.h	189;"	d
SetEdgeEnhance	sis/init301.c	/^SetEdgeEnhance(struct SiS_Private *SiS_Pr, unsigned short ModeNo,unsigned short ModeIdIndex)$/;"	f	file:
SetInSlaveMode	sis/initdef.h	121;"	d
SetNTSCTV	sis/initdef.h	119;"	d
SetNotSimuMode	sis/initdef.h	122;"	d
SetNotSimuTVMode	sis/initdef.h	123;"	d
SetOEMAntiFlicker	sis/init301.c	/^SetOEMAntiFlicker(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SetOEMLCDData	sis/init301.c	/^SetOEMLCDData(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SetOEMLCDData2	sis/init301.c	/^SetOEMLCDData2(struct SiS_Private *SiS_Pr, unsigned short ModeNo,unsigned short ModeIdIndex,$/;"	f	file:
SetOEMLCDDelay	sis/init301.c	/^SetOEMLCDDelay(struct SiS_Private *SiS_Pr, unsigned short ModeNo,unsigned short ModeIdIndex)$/;"	f	file:
SetOEMPhaseIncr	sis/init301.c	/^SetOEMPhaseIncr(struct SiS_Private *SiS_Pr, unsigned short ModeNo,unsigned short ModeIdIndex)$/;"	f	file:
SetOEMTVDelay	sis/init301.c	/^SetOEMTVDelay(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SetOEMYFilter	sis/init301.c	/^SetOEMYFilter(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SetOverlayBlendMode	kyro/STG4000OverlayDevice.c	/^int SetOverlayBlendMode(volatile STG4000REG __iomem *pSTGReg,$/;"	f
SetOverlayViewPort	kyro/STG4000OverlayDevice.c	/^int SetOverlayViewPort(volatile STG4000REG __iomem *pSTGReg,$/;"	f
SetPALTV	sis/initdef.h	120;"	d
SetPanelParms661	sis/init301.c	/^SetPanelParms661(struct SiS_Private *SiS_Pr)$/;"	f	file:
SetPhaseIncr	sis/init301.c	/^SetPhaseIncr(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SetSCARTOutput	sis/initdef.h	560;"	d
SetSimuScanMode	sis/initdef.h	110;"	d
SetStartAddress	riva/riva_hw.c	/^static void SetStartAddress$/;"	f	file:
SetStartAddress	riva/riva_hw.h	/^    void (*SetStartAddress)(struct _riva_hw_inst *,U032);$/;"	m	struct:_riva_hw_inst
SetStartAddress3	riva/riva_hw.c	/^static void SetStartAddress3$/;"	f	file:
SetSurfaces2D	riva/riva_hw.h	/^    void (*SetSurfaces2D)(struct _riva_hw_inst *,U032,U032);$/;"	m	struct:_riva_hw_inst
SetSurfaces3D	riva/riva_hw.h	/^    void (*SetSurfaces3D)(struct _riva_hw_inst *,U032,U032);$/;"	m	struct:_riva_hw_inst
SetToLCDA	sis/initdef.h	305;"	d
SetYFilter	sis/init301.c	/^SetYFilter(struct SiS_Private *SiS_Pr, unsigned short ModeNo,unsigned short ModeIdIndex)$/;"	f	file:
SetupVTG	kyro/STG4000VTG.c	/^void SetupVTG(volatile STG4000REG __iomem *pSTGReg,$/;"	f
Shape	riva/riva_hw.h	/^    U032 Shape;$/;"	m	struct:__anon59
Shctrl_Hinitial	mbx/reg_bits.h	602;"	d
Shctrl_Hpitch	mbx/reg_bits.h	605;"	d
ShowHideCursor	riva/riva_hw.c	/^static int ShowHideCursor$/;"	f	file:
ShowHideCursor	riva/riva_hw.h	/^    int  (*ShowHideCursor)(struct _riva_hw_inst *,int);$/;"	m	struct:_riva_hw_inst
SiS300DoCMD	sis/sis_accel.h	262;"	d
SiS300Idle	sis/sis_accel.h	154;"	d
SiS300SetupCMDFlag	sis/sis_accel.h	259;"	d
SiS300SetupClipLT	sis/sis_accel.h	245;"	d
SiS300SetupClipRB	sis/sis_accel.h	250;"	d
SiS300SetupDSTBase	sis/sis_accel.h	178;"	d
SiS300SetupDSTColorDepth	sis/sis_accel.h	193;"	d
SiS300SetupDSTRect	sis/sis_accel.h	188;"	d
SiS300SetupDSTTrans	sis/sis_accel.h	233;"	d
SiS300SetupDSTXY	sis/sis_accel.h	183;"	d
SiS300SetupForScreenToScreenCopy	sis/sis_accel.c	/^SiS300SetupForScreenToScreenCopy(struct sis_video_info *ivideo, int xdir, int ydir,$/;"	f	file:
SiS300SetupForSolidFill	sis/sis_accel.c	/^SiS300SetupForSolidFill(struct sis_video_info *ivideo, u32 color, int rop)$/;"	f	file:
SiS300SetupMONOPAT	sis/sis_accel.h	239;"	d
SiS300SetupPATBG	sis/sis_accel.h	208;"	d
SiS300SetupPATFG	sis/sis_accel.h	203;"	d
SiS300SetupROP	sis/sis_accel.h	256;"	d
SiS300SetupRect	sis/sis_accel.h	198;"	d
SiS300SetupSRCBG	sis/sis_accel.h	218;"	d
SiS300SetupSRCBase	sis/sis_accel.h	163;"	d
SiS300SetupSRCFG	sis/sis_accel.h	213;"	d
SiS300SetupSRCPitch	sis/sis_accel.h	168;"	d
SiS300SetupSRCTrans	sis/sis_accel.h	227;"	d
SiS300SetupSRCXY	sis/sis_accel.h	173;"	d
SiS300SubsequentScreenToScreenCopy	sis/sis_accel.c	/^SiS300SubsequentScreenToScreenCopy(struct sis_video_info *ivideo, int src_x,$/;"	f	file:
SiS300SubsequentSolidFillRect	sis/sis_accel.c	/^SiS300SubsequentSolidFillRect(struct sis_video_info *ivideo, int x, int y, int w, int h)$/;"	f	file:
SiS300Sync	sis/sis_accel.c	/^SiS300Sync(struct sis_video_info *ivideo)$/;"	f	file:
SiS300_CHTVCRT1ONTSC	sis/300vtbl.h	/^static const struct SiS_LVDSCRT1Data SiS300_CHTVCRT1ONTSC[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS300_CHTVCRT1OPAL	sis/300vtbl.h	/^static const struct SiS_LVDSCRT1Data SiS300_CHTVCRT1OPAL[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS300_CHTVCRT1SOPAL	sis/300vtbl.h	/^static const struct SiS_LVDSCRT1Data SiS300_CHTVCRT1SOPAL[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS300_CHTVCRT1UNTSC	sis/300vtbl.h	/^static const struct SiS_LVDSCRT1Data SiS300_CHTVCRT1UNTSC[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS300_CHTVCRT1UPAL	sis/300vtbl.h	/^static const struct SiS_LVDSCRT1Data SiS300_CHTVCRT1UPAL[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS300_CHTVOPALData	sis/300vtbl.h	/^static const struct SiS_LVDSData SiS300_CHTVOPALData[] =$/;"	v	typeref:struct:SiS_LVDSData
SiS300_CHTVReg_ONTSC	sis/300vtbl.h	/^static const struct SiS_CHTVRegData SiS300_CHTVReg_ONTSC[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS300_CHTVReg_OPAL	sis/300vtbl.h	/^static const struct SiS_CHTVRegData SiS300_CHTVReg_OPAL[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS300_CHTVReg_SOPAL	sis/300vtbl.h	/^static const struct SiS_CHTVRegData SiS300_CHTVReg_SOPAL[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS300_CHTVReg_UNTSC	sis/300vtbl.h	/^static const struct SiS_CHTVRegData SiS300_CHTVReg_UNTSC[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS300_CHTVReg_UPAL	sis/300vtbl.h	/^static const struct SiS_CHTVRegData SiS300_CHTVReg_UPAL[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS300_CHTVSOPALData	sis/300vtbl.h	/^static const struct SiS_LVDSData SiS300_CHTVSOPALData[] =$/;"	v	typeref:struct:SiS_LVDSData
SiS300_CHTVUPALData	sis/300vtbl.h	/^static const struct SiS_LVDSData SiS300_CHTVUPALData[] =$/;"	v	typeref:struct:SiS_LVDSData
SiS300_CHTVVCLKONTSC	sis/300vtbl.h	/^static const unsigned char SiS300_CHTVVCLKONTSC[]  = { 0x2c,0x2c,0x2c,0x2c,0x2d,0x2b };$/;"	v
SiS300_CHTVVCLKOPAL	sis/300vtbl.h	/^static const unsigned char SiS300_CHTVVCLKOPAL[]   = { 0x2f,0x2f,0x2f,0x2f,0x30,0x32 };$/;"	v
SiS300_CHTVVCLKSONTSC	sis/300vtbl.h	/^static const unsigned char SiS300_CHTVVCLKSONTSC[] = { 0x2c,0x2c,0x2c,0x2c,0x2d,0x2b };$/;"	v
SiS300_CHTVVCLKSOPAL	sis/300vtbl.h	/^static const unsigned char SiS300_CHTVVCLKSOPAL[]  = { 0x2f,0x2f,0x2f,0x2f,0x36,0x29 };$/;"	v
SiS300_CHTVVCLKUNTSC	sis/300vtbl.h	/^static const unsigned char SiS300_CHTVVCLKUNTSC[]  = { 0x29,0x29,0x29,0x29,0x2a,0x2e };$/;"	v
SiS300_CHTVVCLKUPAL	sis/300vtbl.h	/^static const unsigned char SiS300_CHTVVCLKUPAL[]   = { 0x2f,0x2f,0x2f,0x2f,0x2f,0x31 };$/;"	v
SiS300_CRT1Table	sis/300vtbl.h	/^static const struct SiS_CRT1Table SiS300_CRT1Table[] =$/;"	v	typeref:struct:SiS_CRT1Table
SiS300_CRT2Part2_1024x768_1	sis/300vtbl.h	/^static const struct SiS_Part2PortTbl SiS300_CRT2Part2_1024x768_1[] =$/;"	v	typeref:struct:SiS_Part2PortTbl
SiS300_CRT2Part2_1024x768_2	sis/300vtbl.h	/^static const struct SiS_Part2PortTbl SiS300_CRT2Part2_1024x768_2[] =$/;"	v	typeref:struct:SiS_Part2PortTbl
SiS300_CRT2Part2_1024x768_3	sis/300vtbl.h	/^static const struct SiS_Part2PortTbl SiS300_CRT2Part2_1024x768_3[] =$/;"	v	typeref:struct:SiS_Part2PortTbl
SiS300_EModeIDTable	sis/300vtbl.h	/^static const struct SiS_Ext SiS300_EModeIDTable[] =$/;"	v	typeref:struct:SiS_Ext
SiS300_ExtLCD1024x768Data	sis/300vtbl.h	/^static const struct SiS_LCDData SiS300_ExtLCD1024x768Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS300_ExtLCD1280x1024Data	sis/300vtbl.h	/^static const struct SiS_LCDData SiS300_ExtLCD1280x1024Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS300_Filter1	sis/oem300.h	/^static const unsigned char SiS300_Filter1[10][16][4] =$/;"	v
SiS300_Filter2	sis/oem300.h	/^static const unsigned char SiS300_Filter2[10][9][7] =$/;"	v
SiS300_LVDS848x480Data_1	sis/300vtbl.h	/^static const struct SiS_LVDSData SiS300_LVDS848x480Data_1[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS300_LVDS848x480Data_2	sis/300vtbl.h	/^static const struct SiS_LVDSData SiS300_LVDS848x480Data_2[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS300_LVDSBARCO1024Data_1	sis/300vtbl.h	/^static const struct SiS_LVDSData SiS300_LVDSBARCO1024Data_1[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS300_LVDSBARCO1366Data_1	sis/300vtbl.h	/^static const struct SiS_LVDSData SiS300_LVDSBARCO1366Data_1[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS300_LVDSBARCO1366Data_2	sis/300vtbl.h	/^static const struct SiS_LVDSData SiS300_LVDSBARCO1366Data_2[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS300_MCLKData_300	sis/300vtbl.h	/^static const struct SiS_MCLKData SiS300_MCLKData_300[] =$/;"	v	typeref:struct:SiS_MCLKData
SiS300_MCLKData_630	sis/300vtbl.h	/^static const struct SiS_MCLKData SiS300_MCLKData_630[] =$/;"	v	typeref:struct:SiS_MCLKData
SiS300_OEMLCDDelay2	sis/oem300.h	/^static const unsigned char SiS300_OEMLCDDelay2[64][4] =		 \/* for 301\/301b\/302b\/301LV\/302LV *\/$/;"	v
SiS300_OEMLCDDelay3	sis/oem300.h	/^static const unsigned char SiS300_OEMLCDDelay3[64][4] =		\/* For LVDS *\/$/;"	v
SiS300_OEMLCDDelay4	sis/oem300.h	/^static const unsigned char SiS300_OEMLCDDelay4[12][4] =$/;"	v
SiS300_OEMLCDDelay5	sis/oem300.h	/^static const unsigned char SiS300_OEMLCDDelay5[32][4] =$/;"	v
SiS300_OEMTVDelay301	sis/oem300.h	/^static const unsigned char SiS300_OEMTVDelay301[8][4] =$/;"	v
SiS300_OEMTVDelayLVDS	sis/oem300.h	/^static const unsigned char SiS300_OEMTVDelayLVDS[8][4] =$/;"	v
SiS300_OEMTVFlicker	sis/oem300.h	/^static const unsigned char SiS300_OEMTVFlicker[8][4] =$/;"	v
SiS300_PanelDelayTbl	sis/300vtbl.h	/^static const struct SiS_PanelDelayTbl SiS300_PanelDelayTbl[] =$/;"	v	typeref:struct:SiS_PanelDelayTbl
SiS300_PanelType04_1a	sis/300vtbl.h	/^static const struct SiS_LVDSDes SiS300_PanelType04_1a[] =	\/* 1280x1024 (1366x1024) *\/$/;"	v	typeref:struct:SiS_LVDSDes
SiS300_PanelType04_1b	sis/300vtbl.h	/^static const struct SiS_LVDSDes SiS300_PanelType04_1b[] =	\/* 1024x768 *\/$/;"	v	typeref:struct:SiS_LVDSDes
SiS300_PanelType04_2a	sis/300vtbl.h	/^static const struct SiS_LVDSDes SiS300_PanelType04_2a[] =$/;"	v	typeref:struct:SiS_LVDSDes
SiS300_PanelType04_2b	sis/300vtbl.h	/^static const struct SiS_LVDSDes SiS300_PanelType04_2b[] =$/;"	v	typeref:struct:SiS_LVDSDes
SiS300_Phase1	sis/oem300.h	/^static const unsigned char SiS300_Phase1[8][5][4] =$/;"	v
SiS300_Phase2	sis/oem300.h	/^static const unsigned char SiS300_Phase2[8][5][4] =$/;"	v
SiS300_RefIndex	sis/300vtbl.h	/^static const struct SiS_Ext2 SiS300_RefIndex[] =$/;"	v	typeref:struct:SiS_Ext2
SiS300_SR15	sis/300vtbl.h	/^static const unsigned char SiS300_SR15[4 * 8] =$/;"	v
SiS300_St2LCD1024x768Data	sis/300vtbl.h	/^static const struct SiS_LCDData SiS300_St2LCD1024x768Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS300_St2LCD1280x1024Data	sis/300vtbl.h	/^static const struct SiS_LCDData SiS300_St2LCD1280x1024Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS300_TrumpionData	sis/init301.h	/^static unsigned char SiS300_TrumpionData[14][80] = {$/;"	v
SiS300_VBModeIDTable	sis/300vtbl.h	/^static const struct SiS_VBMode SiS300_VBModeIDTable[] =$/;"	v	typeref:struct:SiS_VBMode
SiS300_VCLKData	sis/300vtbl.h	/^static struct SiS_VCLKData SiS300_VCLKData[] =$/;"	v	typeref:struct:SiS_VCLKData
SiS310DoCMD	sis/sis_accel.h	387;"	d
SiS310Idle	sis/sis_accel.h	284;"	d
SiS310SetupCMDFlag	sis/sis_accel.h	384;"	d
SiS310SetupClipLT	sis/sis_accel.h	371;"	d
SiS310SetupClipRB	sis/sis_accel.h	376;"	d
SiS310SetupDSTBase	sis/sis_accel.h	308;"	d
SiS310SetupDSTColorDepth	sis/sis_accel.h	323;"	d
SiS310SetupDSTRect	sis/sis_accel.h	318;"	d
SiS310SetupDSTTrans	sis/sis_accel.h	359;"	d
SiS310SetupDSTXY	sis/sis_accel.h	313;"	d
SiS310SetupForScreenToScreenCopy	sis/sis_accel.c	/^SiS310SetupForScreenToScreenCopy(struct sis_video_info *ivideo, int rop, int trans_color)$/;"	f	file:
SiS310SetupForSolidFill	sis/sis_accel.c	/^SiS310SetupForSolidFill(struct sis_video_info *ivideo, u32 color, int rop)$/;"	f	file:
SiS310SetupMONOPAT	sis/sis_accel.h	365;"	d
SiS310SetupPATBG	sis/sis_accel.h	338;"	d
SiS310SetupPATFG	sis/sis_accel.h	333;"	d
SiS310SetupROP	sis/sis_accel.h	381;"	d
SiS310SetupRect	sis/sis_accel.h	328;"	d
SiS310SetupSRCBG	sis/sis_accel.h	348;"	d
SiS310SetupSRCBase	sis/sis_accel.h	293;"	d
SiS310SetupSRCFG	sis/sis_accel.h	343;"	d
SiS310SetupSRCPitch	sis/sis_accel.h	298;"	d
SiS310SetupSRCTrans	sis/sis_accel.h	353;"	d
SiS310SetupSRCXY	sis/sis_accel.h	303;"	d
SiS310SubsequentScreenToScreenCopy	sis/sis_accel.c	/^SiS310SubsequentScreenToScreenCopy(struct sis_video_info *ivideo, int src_x, int src_y,$/;"	f	file:
SiS310SubsequentSolidFillRect	sis/sis_accel.c	/^SiS310SubsequentSolidFillRect(struct sis_video_info *ivideo, int x, int y, int w, int h)$/;"	f	file:
SiS310Sync	sis/sis_accel.c	/^SiS310Sync(struct sis_video_info *ivideo)$/;"	f	file:
SiS310_AccelDepth	sis/sis.h	/^	u32		SiS310_AccelDepth;$/;"	m	struct:sis_video_info
SiS310_CHTVCRT1ONTSC	sis/310vtbl.h	/^static const struct SiS_LVDSCRT1Data SiS310_CHTVCRT1ONTSC[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS310_CHTVCRT1OPAL	sis/310vtbl.h	/^static const struct SiS_LVDSCRT1Data SiS310_CHTVCRT1OPAL[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS310_CHTVCRT1UNTSC	sis/310vtbl.h	/^static const struct SiS_LVDSCRT1Data SiS310_CHTVCRT1UNTSC[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS310_CHTVCRT1UPAL	sis/310vtbl.h	/^static const struct SiS_LVDSCRT1Data SiS310_CHTVCRT1UPAL[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS310_CHTVOPALData	sis/310vtbl.h	/^static const struct SiS_LVDSData SiS310_CHTVOPALData[] =$/;"	v	typeref:struct:SiS_LVDSData
SiS310_CHTVOPALMData	sis/310vtbl.h	/^static const struct SiS_LVDSData SiS310_CHTVOPALMData[] =$/;"	v	typeref:struct:SiS_LVDSData
SiS310_CHTVOPALNData	sis/310vtbl.h	/^static const struct SiS_LVDSData SiS310_CHTVOPALNData[] =$/;"	v	typeref:struct:SiS_LVDSData
SiS310_CHTVReg_ONTSC	sis/310vtbl.h	/^static const struct SiS_CHTVRegData SiS310_CHTVReg_ONTSC[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS310_CHTVReg_OPAL	sis/310vtbl.h	/^static const struct SiS_CHTVRegData SiS310_CHTVReg_OPAL[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS310_CHTVReg_OPALM	sis/310vtbl.h	/^static const struct SiS_CHTVRegData SiS310_CHTVReg_OPALM[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS310_CHTVReg_OPALN	sis/310vtbl.h	/^static const struct SiS_CHTVRegData SiS310_CHTVReg_OPALN[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS310_CHTVReg_UNTSC	sis/310vtbl.h	/^static const struct SiS_CHTVRegData SiS310_CHTVReg_UNTSC[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS310_CHTVReg_UPAL	sis/310vtbl.h	/^static const struct SiS_CHTVRegData SiS310_CHTVReg_UPAL[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS310_CHTVReg_UPALM	sis/310vtbl.h	/^static const struct SiS_CHTVRegData SiS310_CHTVReg_UPALM[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS310_CHTVReg_UPALN	sis/310vtbl.h	/^static const struct SiS_CHTVRegData SiS310_CHTVReg_UPALN[] =$/;"	v	typeref:struct:SiS_CHTVRegData
SiS310_CHTVSOPALData	sis/310vtbl.h	/^static const struct SiS_LVDSData SiS310_CHTVSOPALData[] =   \/* (super overscan - no effect on 7019) *\/$/;"	v	typeref:struct:SiS_LVDSData
SiS310_CHTVUPALData	sis/310vtbl.h	/^static const struct SiS_LVDSData SiS310_CHTVUPALData[] =$/;"	v	typeref:struct:SiS_LVDSData
SiS310_CHTVUPALMData	sis/310vtbl.h	/^static const struct SiS_LVDSData SiS310_CHTVUPALMData[] =$/;"	v	typeref:struct:SiS_LVDSData
SiS310_CHTVUPALNData	sis/310vtbl.h	/^static const struct SiS_LVDSData SiS310_CHTVUPALNData[] =$/;"	v	typeref:struct:SiS_LVDSData
SiS310_CHTVVCLKONTSC	sis/310vtbl.h	/^static const unsigned char SiS310_CHTVVCLKONTSC[] = { 0x48,0x48,0x48,0x48,0x45,0x43,0x51 };$/;"	v
SiS310_CHTVVCLKOPAL	sis/310vtbl.h	/^static const unsigned char SiS310_CHTVVCLKOPAL[]  = { 0x47,0x47,0x47,0x47,0x48,0x4f,0x52 };$/;"	v
SiS310_CHTVVCLKOPALM	sis/310vtbl.h	/^static const unsigned char SiS310_CHTVVCLKOPALM[] = { 0x48,0x48,0x48,0x48,0x45,0x43,0x51 };$/;"	v
SiS310_CHTVVCLKOPALN	sis/310vtbl.h	/^static const unsigned char SiS310_CHTVVCLKOPALN[] = { 0x47,0x47,0x47,0x47,0x48,0x4f,0x52 };$/;"	v
SiS310_CHTVVCLKUNTSC	sis/310vtbl.h	/^static const unsigned char SiS310_CHTVVCLKUNTSC[] = { 0x41,0x41,0x41,0x41,0x42,0x46,0x53 };$/;"	v
SiS310_CHTVVCLKUPAL	sis/310vtbl.h	/^static const unsigned char SiS310_CHTVVCLKUPAL[]  = { 0x47,0x47,0x47,0x47,0x48,0x4a,0x54 };$/;"	v
SiS310_CHTVVCLKUPALM	sis/310vtbl.h	/^static const unsigned char SiS310_CHTVVCLKUPALM[] = { 0x41,0x41,0x41,0x41,0x42,0x46,0x53 };$/;"	v
SiS310_CHTVVCLKUPALN	sis/310vtbl.h	/^static const unsigned char SiS310_CHTVVCLKUPALN[] = { 0x47,0x47,0x47,0x47,0x48,0x4a,0x54 };$/;"	v
SiS310_CRT1Table	sis/310vtbl.h	/^static const struct SiS_CRT1Table SiS310_CRT1Table[] =$/;"	v	typeref:struct:SiS_CRT1Table
SiS310_CRT2Part2_1024x768_1	sis/310vtbl.h	/^static const struct SiS_Part2PortTbl SiS310_CRT2Part2_1024x768_1[] =$/;"	v	typeref:struct:SiS_Part2PortTbl
SiS310_CRT2Part2_Asus1024x768_3	sis/oem310.h	/^static const struct SiS_Part2PortTbl SiS310_CRT2Part2_Asus1024x768_3[] =$/;"	v	typeref:struct:SiS_Part2PortTbl
SiS310_EModeIDTable	sis/310vtbl.h	/^static const struct SiS_Ext SiS310_EModeIDTable[] =$/;"	v	typeref:struct:SiS_Ext
SiS310_ExtCompaq1280x1024Data	sis/oem310.h	/^static const struct SiS_LCDData SiS310_ExtCompaq1280x1024Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS310_ExtLCD1024x768Data	sis/310vtbl.h	/^static const struct SiS_LCDData SiS310_ExtLCD1024x768Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS310_ExtLCD1280x1024Data	sis/310vtbl.h	/^static const struct SiS_LCDData SiS310_ExtLCD1280x1024Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS310_LCDDelayCompensation_301	sis/oem310.h	/^static const unsigned char SiS310_LCDDelayCompensation_301[] =	    		\/* 301 *\/$/;"	v
SiS310_LCDDelayCompensation_3xx301B	sis/oem310.h	/^static const unsigned char SiS310_LCDDelayCompensation_3xx301B[] =	   	\/* 30xB *\/$/;"	v
SiS310_LCDDelayCompensation_3xx301LV	sis/oem310.h	/^static const unsigned char SiS310_LCDDelayCompensation_3xx301LV[] =	   	\/* 315+30xLV *\/$/;"	v
SiS310_LCDDelayCompensation_650301LV	sis/oem310.h	/^static const unsigned char SiS310_LCDDelayCompensation_650301LV[] =	   	\/* 650 + 30xLV *\/$/;"	v
SiS310_LCDDelayCompensation_651301LV	sis/oem310.h	/^static const unsigned char SiS310_LCDDelayCompensation_651301LV[] =	  	\/* M650\/651 301LV *\/$/;"	v
SiS310_LCDDelayCompensation_651302LV	sis/oem310.h	/^static const unsigned char SiS310_LCDDelayCompensation_651302LV[] =	   	\/* M650\/651 302LV *\/$/;"	v
SiS310_MCLKData_0_315	sis/310vtbl.h	/^static const struct SiS_MCLKData SiS310_MCLKData_0_315[] =$/;"	v	typeref:struct:SiS_MCLKData
SiS310_MCLKData_0_330	sis/310vtbl.h	/^static const struct SiS_MCLKData SiS310_MCLKData_0_330[] =$/;"	v	typeref:struct:SiS_MCLKData
SiS310_MCLKData_0_340	sis/310vtbl.h	/^static const struct SiS_MCLKData SiS310_MCLKData_0_340[] =$/;"	v	typeref:struct:SiS_MCLKData
SiS310_MCLKData_0_650	sis/310vtbl.h	/^static const struct SiS_MCLKData SiS310_MCLKData_0_650[] =$/;"	v	typeref:struct:SiS_MCLKData
SiS310_MCLKData_0_660	sis/310vtbl.h	/^static const struct SiS_MCLKData SiS310_MCLKData_0_660[] =$/;"	v	typeref:struct:SiS_MCLKData
SiS310_MCLKData_0_760	sis/310vtbl.h	/^static const struct SiS_MCLKData SiS310_MCLKData_0_760[] =$/;"	v	typeref:struct:SiS_MCLKData
SiS310_MCLKData_0_761	sis/310vtbl.h	/^static const struct SiS_MCLKData SiS310_MCLKData_0_761[] =$/;"	v	typeref:struct:SiS_MCLKData
SiS310_MCLKData_1	sis/310vtbl.h	/^static const struct SiS_MCLKData SiS310_MCLKData_1[] = \/* ECLK *\/$/;"	v	typeref:struct:SiS_MCLKData
SiS310_MCLKData_1_340	sis/310vtbl.h	/^static const struct SiS_MCLKData SiS310_MCLKData_1_340[] =$/;"	v	typeref:struct:SiS_MCLKData
SiS310_PanelDelayTbl	sis/310vtbl.h	/^static const struct SiS_PanelDelayTbl SiS310_PanelDelayTbl[] =$/;"	v	typeref:struct:SiS_PanelDelayTbl
SiS310_PanelDelayTblLVDS	sis/310vtbl.h	/^static const struct SiS_PanelDelayTbl SiS310_PanelDelayTblLVDS[] =$/;"	v	typeref:struct:SiS_PanelDelayTbl
SiS310_RefIndex	sis/310vtbl.h	/^static const struct SiS_Ext2 SiS310_RefIndex[] =$/;"	v	typeref:struct:SiS_Ext2
SiS310_SR15	sis/310vtbl.h	/^static const unsigned char SiS310_SR15[4 * 8] =$/;"	v
SiS310_St2LCD1024x768Data	sis/310vtbl.h	/^static const struct SiS_LCDData SiS310_St2LCD1024x768Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS310_St2LCD1280x1024Data	sis/310vtbl.h	/^static const struct SiS_LCDData SiS310_St2LCD1280x1024Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS310_TVAntiFlick1	sis/oem310.h	/^static const unsigned char SiS310_TVAntiFlick1[6][2] =$/;"	v
SiS310_TVDelayCompensation_301	sis/oem310.h	/^static const unsigned char SiS310_TVDelayCompensation_301[] = 		\/* 301 *\/$/;"	v
SiS310_TVDelayCompensation_301B	sis/oem310.h	/^static const unsigned char SiS310_TVDelayCompensation_301B[] =		\/* 30xB, 30xLV *\/$/;"	v
SiS310_TVDelayCompensation_651301LV	sis/oem310.h	/^static const unsigned char SiS310_TVDelayCompensation_651301LV[] =	\/* M650, 651, 301LV *\/$/;"	v
SiS310_TVDelayCompensation_651302LV	sis/oem310.h	/^static const unsigned char SiS310_TVDelayCompensation_651302LV[] =	\/* M650, 651, 302LV *\/$/;"	v
SiS310_TVDelayCompensation_740301B	sis/oem310.h	/^static const unsigned char SiS310_TVDelayCompensation_740301B[] =	\/* 740 + 30xB (30xLV?) *\/$/;"	v
SiS310_TVDelayCompensation_LVDS	sis/oem310.h	/^static const unsigned char SiS310_TVDelayCompensation_LVDS[] =		\/* LVDS *\/$/;"	v
SiS310_TVEdge1	sis/oem310.h	/^static const unsigned char SiS310_TVEdge1[6][2] =$/;"	v
SiS310_TVPhaseIncr1	sis/oem310.h	/^static const unsigned char SiS310_TVPhaseIncr1[3][2][4] =$/;"	v
SiS310_TVPhaseIncr2	sis/oem310.h	/^static const unsigned char SiS310_TVPhaseIncr2[3][2][4] =$/;"	v
SiS310_TVYFilter1	sis/oem310.h	/^static const unsigned char SiS310_TVYFilter1[5][8][4] =$/;"	v
SiS310_TVYFilter2	sis/oem310.h	/^static const unsigned char SiS310_TVYFilter2[5][9][7] =$/;"	v
SiS310_VBVCLKData	sis/310vtbl.h	/^static struct SiS_VBVCLKData SiS310_VBVCLKData[] =$/;"	v	typeref:struct:SiS_VBVCLKData
SiS310_VCLKData	sis/310vtbl.h	/^static struct SiS_VCLKData SiS310_VCLKData[] =$/;"	v	typeref:struct:SiS_VCLKData
SiS661LCD2TableSize	sis/vstruct.h	/^	unsigned short			SiS661LCD2TableSize;$/;"	m	struct:SiS_Private
SiS730valid32bpp	sis/sis_main.h	/^	bool SiS730valid32bpp;$/;"	m	struct:_sis_vrate
SiSBIOSSetMode	sis/init.c	/^SiSBIOSSetMode(struct SiS_Private *SiS_Pr, ScrnInfoPtr pScrn,$/;"	f
SiSBIOSSetModeCRT1	sis/init.c	/^SiSBIOSSetModeCRT1(struct SiS_Private *SiS_Pr, ScrnInfoPtr pScrn,$/;"	f
SiSBIOSSetModeCRT2	sis/init.c	/^SiSBIOSSetModeCRT2(struct SiS_Private *SiS_Pr, ScrnInfoPtr pScrn,$/;"	f
SiSDetermineROMLayout661	sis/init.c	/^SiSDetermineROMLayout661(struct SiS_Private *SiS_Pr)$/;"	f
SiSDetermineROMUsage	sis/init.c	/^SiSDetermineROMUsage(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiSInitPCIetc	sis/init.c	/^SiSInitPCIetc(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiSInitPtr	sis/init.c	/^SiSInitPtr(struct SiS_Private *SiS_Pr)$/;"	f
SiSRegInit	sis/init.c	/^SiSRegInit(struct SiS_Private *SiS_Pr, SISIOADDRESS BaseAddr)$/;"	f
SiSSetLVDSetc	sis/init.c	/^SiSSetLVDSetc(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiSSetMode	sis/init.c	/^SiSSetMode(struct SiS_Private *SiS_Pr, ScrnInfoPtr pScrn, unsigned short ModeNo, bool dosetpitch)$/;"	f
SiS_AdjustCRT2Rate	sis/init301.c	/^SiS_AdjustCRT2Rate(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_Backup70xx	sis/vstruct.h	/^	unsigned short			SiS_Backup70xx;$/;"	m	struct:SiS_Private
SiS_BridgeInSlavemode	sis/init301.c	/^SiS_BridgeInSlavemode(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_BridgeIsEnabled	sis/init301.c	/^SiS_BridgeIsEnabled(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_CGA_DAC	sis/init.h	/^static const unsigned char SiS_CGA_DAC[] =$/;"	v
SiS_CHOverScan	sis/vstruct.h	/^	int				SiS_CHOverScan;$/;"	m	struct:SiS_Private
SiS_CHSOverScan	sis/vstruct.h	/^	bool				SiS_CHSOverScan;$/;"	m	struct:SiS_Private
SiS_CHTVCRT1ONTSC	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_CHTVCRT1ONTSC;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_CHTVCRT1OPAL	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_CHTVCRT1OPAL;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_CHTVCRT1SOPAL	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_CHTVCRT1SOPAL;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_CHTVCRT1UNTSC	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_CHTVCRT1UNTSC;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_CHTVCRT1UPAL	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_CHTVCRT1UPAL;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_CHTVONTSCData	sis/init.h	/^static const struct SiS_LVDSData SiS_CHTVONTSCData[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS_CHTVONTSCData	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_CHTVONTSCData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_CHTVOPALData	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_CHTVOPALData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_CHTVOPALMData	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_CHTVOPALMData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_CHTVOPALNData	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_CHTVOPALNData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_CHTVRegData	sis/vstruct.h	/^struct SiS_CHTVRegData {$/;"	s
SiS_CHTVReg_ONTSC	sis/vstruct.h	/^	const struct SiS_CHTVRegData	*SiS_CHTVReg_ONTSC;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_CHTVRegData
SiS_CHTVReg_OPAL	sis/vstruct.h	/^	const struct SiS_CHTVRegData	*SiS_CHTVReg_OPAL;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_CHTVRegData
SiS_CHTVReg_OPALM	sis/vstruct.h	/^	const struct SiS_CHTVRegData	*SiS_CHTVReg_OPALM;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_CHTVRegData
SiS_CHTVReg_OPALN	sis/vstruct.h	/^	const struct SiS_CHTVRegData	*SiS_CHTVReg_OPALN;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_CHTVRegData
SiS_CHTVReg_SOPAL	sis/vstruct.h	/^	const struct SiS_CHTVRegData	*SiS_CHTVReg_SOPAL;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_CHTVRegData
SiS_CHTVReg_UNTSC	sis/vstruct.h	/^	const struct SiS_CHTVRegData	*SiS_CHTVReg_UNTSC;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_CHTVRegData
SiS_CHTVReg_UPAL	sis/vstruct.h	/^	const struct SiS_CHTVRegData	*SiS_CHTVReg_UPAL;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_CHTVRegData
SiS_CHTVReg_UPALM	sis/vstruct.h	/^	const struct SiS_CHTVRegData	*SiS_CHTVReg_UPALM;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_CHTVRegData
SiS_CHTVReg_UPALN	sis/vstruct.h	/^	const struct SiS_CHTVRegData	*SiS_CHTVReg_UPALN;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_CHTVRegData
SiS_CHTVSOPALData	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_CHTVSOPALData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_CHTVUNTSCData	sis/init.h	/^static const struct SiS_LVDSData SiS_CHTVUNTSCData[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS_CHTVUNTSCData	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_CHTVUNTSCData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_CHTVUPALData	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_CHTVUPALData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_CHTVUPALMData	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_CHTVUPALMData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_CHTVUPALNData	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_CHTVUPALNData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_CHTVVCLKONTSC	sis/vstruct.h	/^	const unsigned char		*SiS_CHTVVCLKONTSC;$/;"	m	struct:SiS_Private
SiS_CHTVVCLKOPAL	sis/vstruct.h	/^	const unsigned char		*SiS_CHTVVCLKOPAL;$/;"	m	struct:SiS_Private
SiS_CHTVVCLKOPALM	sis/vstruct.h	/^	const unsigned char		*SiS_CHTVVCLKOPALM;$/;"	m	struct:SiS_Private
SiS_CHTVVCLKOPALN	sis/vstruct.h	/^	const unsigned char		*SiS_CHTVVCLKOPALN;$/;"	m	struct:SiS_Private
SiS_CHTVVCLKSOPAL	sis/vstruct.h	/^	const unsigned char		*SiS_CHTVVCLKSOPAL;$/;"	m	struct:SiS_Private
SiS_CHTVVCLKUNTSC	sis/vstruct.h	/^	const unsigned char		*SiS_CHTVVCLKUNTSC;$/;"	m	struct:SiS_Private
SiS_CHTVVCLKUPAL	sis/vstruct.h	/^	const unsigned char		*SiS_CHTVVCLKUPAL;$/;"	m	struct:SiS_Private
SiS_CHTVVCLKUPALM	sis/vstruct.h	/^	const unsigned char		*SiS_CHTVVCLKUPALM;$/;"	m	struct:SiS_Private
SiS_CHTVVCLKUPALN	sis/vstruct.h	/^	const unsigned char		*SiS_CHTVVCLKUPALN;$/;"	m	struct:SiS_Private
SiS_CP1	sis/vstruct.h	/^	unsigned short			SiS_CP1, SiS_CP2, SiS_CP3, SiS_CP4;$/;"	m	struct:SiS_Private
SiS_CP2	sis/vstruct.h	/^	unsigned short			SiS_CP1, SiS_CP2, SiS_CP3, SiS_CP4;$/;"	m	struct:SiS_Private
SiS_CP3	sis/vstruct.h	/^	unsigned short			SiS_CP1, SiS_CP2, SiS_CP3, SiS_CP4;$/;"	m	struct:SiS_Private
SiS_CP4	sis/vstruct.h	/^	unsigned short			SiS_CP1, SiS_CP2, SiS_CP3, SiS_CP4;$/;"	m	struct:SiS_Private
SiS_CR36BIOSWord23b	sis/init301.c	/^SiS_CR36BIOSWord23b(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_CR36BIOSWord23d	sis/init301.c	/^SiS_CR36BIOSWord23d(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_CRT1Mode	sis/vstruct.h	/^	unsigned short			SiS_CRT1Mode;$/;"	m	struct:SiS_Private
SiS_CRT1Table	sis/vstruct.h	/^	const struct SiS_CRT1Table	*SiS_CRT1Table;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_CRT1Table
SiS_CRT1Table	sis/vstruct.h	/^struct SiS_CRT1Table {$/;"	s
SiS_CRT2IsLCD	sis/init301.c	/^SiS_CRT2IsLCD(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_CRT2Part2_1024x768_1	sis/vstruct.h	/^	const struct SiS_Part2PortTbl	*SiS_CRT2Part2_1024x768_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_Part2PortTbl
SiS_CRT2Part2_1024x768_2	sis/vstruct.h	/^	const struct SiS_Part2PortTbl	*SiS_CRT2Part2_1024x768_2;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_Part2PortTbl
SiS_CRT2Part2_1024x768_3	sis/vstruct.h	/^	const struct SiS_Part2PortTbl	*SiS_CRT2Part2_1024x768_3;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_Part2PortTbl
SiS_CalcCRRegisters	sis/init.c	/^SiS_CalcCRRegisters(struct SiS_Private *SiS_Pr, int depth)$/;"	f
SiS_CalcDelay	sis/init.c	/^SiS_CalcDelay(struct SiS_Private *SiS_Pr, unsigned short VCLK,$/;"	f	file:
SiS_CalcDelay2	sis/init.c	/^SiS_CalcDelay2(struct SiS_Private *SiS_Pr, unsigned char key)$/;"	f	file:
SiS_CalcLCDACRT1Timing	sis/init.c	/^SiS_CalcLCDACRT1Timing(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f
SiS_CalcPanelLinkTiming	sis/init301.c	/^SiS_CalcPanelLinkTiming(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f	file:
SiS_ChSW	sis/vstruct.h	/^	bool				SiS_ChSW;$/;"	m	struct:SiS_Private
SiS_ChannelAB	sis/vstruct.h	/^	unsigned char			SiS_ChannelAB;$/;"	m	struct:SiS_Private
SiS_CheckACK	sis/init301.c	/^SiS_CheckACK(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_CheckMemorySize	sis/init.c	/^SiS_CheckMemorySize(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f	file:
SiS_CheckScaling	sis/init301.c	/^SiS_CheckScaling(struct SiS_Private *SiS_Pr, unsigned short resinfo,$/;"	f	file:
SiS_Chrontel701xBLOff	sis/init301.c	/^SiS_Chrontel701xBLOff(struct SiS_Private *SiS_Pr)$/;"	f
SiS_Chrontel701xBLOn	sis/init301.c	/^SiS_Chrontel701xBLOn(struct SiS_Private *SiS_Pr)$/;"	f
SiS_Chrontel701xOff	sis/init301.c	/^SiS_Chrontel701xOff(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_Chrontel701xOn	sis/init301.c	/^SiS_Chrontel701xOn(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ChrontelDoSomething1	sis/init301.c	/^SiS_ChrontelDoSomething1(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ChrontelDoSomething2	sis/init301.c	/^SiS_ChrontelDoSomething2(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ChrontelDoSomething3	sis/init301.c	/^SiS_ChrontelDoSomething3(struct SiS_Private *SiS_Pr, unsigned short ModeNo)$/;"	f	file:
SiS_ChrontelInit	sis/vstruct.h	/^	unsigned short			SiS_ChrontelInit;$/;"	m	struct:SiS_Private
SiS_ChrontelInitTVVSync	sis/init301.c	/^SiS_ChrontelInitTVVSync(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ChrontelPowerSequencing	sis/init301.c	/^SiS_ChrontelPowerSequencing(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ChrontelResetDB	sis/init301.c	/^SiS_ChrontelResetDB(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ChrontelResetVSync	sis/init301.c	/^SiS_ChrontelResetVSync(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ClearBuffer	sis/init.c	/^SiS_ClearBuffer(struct SiS_Private *SiS_Pr, unsigned short ModeNo)$/;"	f	file:
SiS_ClearExt1Regs	sis/init.c	/^SiS_ClearExt1Regs(struct SiS_Private *SiS_Pr, unsigned short ModeNo)$/;"	f	file:
SiS_CloseCRTC	sis/init.c	/^SiS_CloseCRTC(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_CustomT	sis/vstruct.h	/^	unsigned int			SiS_CustomT;$/;"	m	struct:SiS_Private
SiS_DDC2Delay	sis/init301.c	/^SiS_DDC2Delay(struct SiS_Private *SiS_Pr, unsigned int delaytime)$/;"	f
SiS_DDC_Clk	sis/vstruct.h	/^	unsigned short			SiS_DDC_Clk;$/;"	m	struct:SiS_Private
SiS_DDC_Data	sis/vstruct.h	/^	unsigned short			SiS_DDC_Data;$/;"	m	struct:SiS_Private
SiS_DDC_DeviceAddr	sis/vstruct.h	/^	unsigned short			SiS_DDC_DeviceAddr;$/;"	m	struct:SiS_Private
SiS_DDC_Index	sis/vstruct.h	/^	unsigned short			SiS_DDC_Index;$/;"	m	struct:SiS_Private
SiS_DDC_NClk	sis/vstruct.h	/^	unsigned short			SiS_DDC_NClk;$/;"	m	struct:SiS_Private
SiS_DDC_NData	sis/vstruct.h	/^	unsigned short			SiS_DDC_NData;$/;"	m	struct:SiS_Private
SiS_DDC_Port	sis/vstruct.h	/^	unsigned short			SiS_DDC_Port;$/;"	m	struct:SiS_Private
SiS_DDC_ReadAddr	sis/vstruct.h	/^	unsigned short			SiS_DDC_ReadAddr;$/;"	m	struct:SiS_Private
SiS_DDC_SecAddr	sis/vstruct.h	/^	unsigned short			SiS_DDC_SecAddr;$/;"	m	struct:SiS_Private
SiS_DDRDRAM_TYPE	sis/init.h	/^static const unsigned short SiS_DDRDRAM_TYPE[4][5] =$/;"	v
SiS_DRAMType	sis/init.h	/^static const unsigned short SiS_DRAMType[17][5]={$/;"	v
SiS_DataBusWidth	sis/vstruct.h	/^	unsigned char			SiS_DataBusWidth;$/;"	m	struct:SiS_Private
SiS_DisableBridge	sis/init301.c	/^SiS_DisableBridge(struct SiS_Private *SiS_Pr)$/;"	f
SiS_DisplayOff	sis/init.c	/^SiS_DisplayOff(struct SiS_Private *SiS_Pr)$/;"	f
SiS_DisplayOn	sis/init.c	/^SiS_DisplayOn(struct SiS_Private *SiS_Pr)$/;"	f
SiS_DoCalcDelay	sis/init.c	/^SiS_DoCalcDelay(struct SiS_Private *SiS_Pr, unsigned short MCLK, unsigned short VCLK,$/;"	f	file:
SiS_DoLowModeTest	sis/init.c	/^SiS_DoLowModeTest(struct SiS_Private *SiS_Pr, unsigned short ModeNo)$/;"	f	file:
SiS_DoProbeDDC	sis/init301.c	/^SiS_DoProbeDDC(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_EGA_DAC	sis/init.h	/^static const unsigned char SiS_EGA_DAC[] =$/;"	v
SiS_EMIOffset	sis/vstruct.h	/^	unsigned short			SiS_EMIOffset;$/;"	m	struct:SiS_Private
SiS_EModeIDTable	sis/vstruct.h	/^	const struct SiS_Ext		*SiS_EModeIDTable;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_Ext
SiS_EnableBridge	sis/init301.c	/^SiS_EnableBridge(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_Ext	sis/vstruct.h	/^struct SiS_Ext {$/;"	s
SiS_Ext2	sis/vstruct.h	/^struct SiS_Ext2 {$/;"	s
SiS_Ext525iData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_Ext525iData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_Ext525pData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_Ext525pData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_Ext750pData	sis/init.h	/^static const struct SiS_TVData SiS_Ext750pData[] =$/;"	v	typeref:struct:SiS_TVData
SiS_Ext750pData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_Ext750pData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_ExtHiTVData	sis/init.h	/^static const struct SiS_TVData SiS_ExtHiTVData[] =$/;"	v	typeref:struct:SiS_TVData
SiS_ExtHiTVData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_ExtHiTVData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_ExtLCD1024x768Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_ExtLCD1024x768Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_ExtLCD1280x1024Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_ExtLCD1280x1024Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_ExtLCD1280x768_2Data	sis/init.h	/^static const struct SiS_LCDData SiS_ExtLCD1280x768_2Data[] = \/* 2.03.00 *\/$/;"	v	typeref:struct:SiS_LCDData
SiS_ExtLCD1280x768_2Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_ExtLCD1280x768_2Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_ExtLCD1400x1050Data	sis/init.h	/^static const struct SiS_LCDData SiS_ExtLCD1400x1050Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS_ExtLCD1400x1050Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_ExtLCD1400x1050Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_ExtLCD1600x1200Data	sis/init.h	/^static const struct SiS_LCDData SiS_ExtLCD1600x1200Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS_ExtLCD1600x1200Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_ExtLCD1600x1200Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_ExtNTSCData	sis/init.h	/^static const struct SiS_TVData SiS_ExtNTSCData[] =$/;"	v	typeref:struct:SiS_TVData
SiS_ExtNTSCData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_ExtNTSCData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_ExtPALData	sis/init.h	/^static const struct SiS_TVData SiS_ExtPALData[] =$/;"	v	typeref:struct:SiS_TVData
SiS_ExtPALData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_ExtPALData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_FinalizeLCD	sis/init301.c	/^SiS_FinalizeLCD(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SiS_GenericDelay	sis/init301.c	/^SiS_GenericDelay(struct SiS_Private *SiS_Pr, unsigned short delay)$/;"	f	file:
SiS_Generic_ConvertCRData	sis/init.c	/^SiS_Generic_ConvertCRData(struct SiS_Private *SiS_Pr, unsigned char *crdata,$/;"	f
SiS_Get310DRAMType	sis/init.c	/^SiS_Get310DRAMType(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_GetBIOSLCDResInfo	sis/init301.c	/^SiS_GetBIOSLCDResInfo(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_GetCH700x	sis/init301.c	/^SiS_GetCH700x(struct SiS_Private *SiS_Pr, unsigned short tempbx)$/;"	f
SiS_GetCH701x	sis/init301.c	/^SiS_GetCH701x(struct SiS_Private *SiS_Pr, unsigned short tempbx)$/;"	f
SiS_GetCH70xx	sis/init301.c	/^SiS_GetCH70xx(struct SiS_Private *SiS_Pr, unsigned short tempbx)$/;"	f	file:
SiS_GetCRT2Data	sis/init301.c	/^SiS_GetCRT2Data(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_GetCRT2Data301	sis/init301.c	/^SiS_GetCRT2Data301(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_GetCRT2DataLVDS	sis/init301.c	/^SiS_GetCRT2DataLVDS(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_GetCRT2Part2Ptr	sis/init301.c	/^SiS_GetCRT2Part2Ptr(struct SiS_Private *SiS_Pr,unsigned short ModeNo,unsigned short ModeIdIndex,$/;"	f	file:
SiS_GetCRT2Ptr	sis/init301.c	/^SiS_GetCRT2Ptr(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_GetCRT2ResInfo	sis/init301.c	/^SiS_GetCRT2ResInfo(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SiS_GetChReg	sis/init301.c	/^SiS_GetChReg(struct SiS_Private *SiS_Pr, unsigned short myor)$/;"	f	file:
SiS_GetColorDepth	sis/init.c	/^SiS_GetColorDepth(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f
SiS_GetFIFOThresholdA300	sis/init.c	/^SiS_GetFIFOThresholdA300(unsigned short idx1, unsigned short idx2)$/;"	f	file:
SiS_GetFIFOThresholdB300	sis/init.c	/^SiS_GetFIFOThresholdB300(unsigned short idx1, unsigned short idx2)$/;"	f
SiS_GetFIFOThresholdIndex300	sis/init.c	/^SiS_GetFIFOThresholdIndex300(struct SiS_Private *SiS_Pr, unsigned short *idx1,$/;"	f
SiS_GetGroup2CLVXPtr	sis/init301.c	/^SiS_GetGroup2CLVXPtr(struct SiS_Private *SiS_Pr, int tabletype)$/;"	f	file:
SiS_GetLCDInfoBIOS	sis/init301.c	/^SiS_GetLCDInfoBIOS(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_GetLCDResInfo	sis/init301.c	/^SiS_GetLCDResInfo(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f
SiS_GetLVDSCRT1Ptr	sis/init301.c	/^SiS_GetLVDSCRT1Ptr(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_GetLVDSDesData	sis/init301.c	/^SiS_GetLVDSDesData(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_GetLVDSDesPtr	sis/init301.c	/^SiS_GetLVDSDesPtr(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_GetLatencyFactor630	sis/init.c	/^SiS_GetLatencyFactor630(struct SiS_Private *SiS_Pr, unsigned short index)$/;"	f
SiS_GetMCLK	sis/init.c	/^SiS_GetMCLK(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_GetModeFlag	sis/init.c	/^SiS_GetModeFlag(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f
SiS_GetModeID	sis/init.c	/^SiS_GetModeID(int VGAEngine, unsigned int VBFlags, int HDisplay, int VDisplay,$/;"	f	file:
SiS_GetModeID_LCD	sis/init.c	/^SiS_GetModeID_LCD(int VGAEngine, unsigned int VBFlags, int HDisplay, int VDisplay,$/;"	f
SiS_GetModeID_TV	sis/init.c	/^SiS_GetModeID_TV(int VGAEngine, unsigned int VBFlags, int HDisplay, int VDisplay, int Depth,$/;"	f
SiS_GetModeID_VGA2	sis/init.c	/^SiS_GetModeID_VGA2(int VGAEngine, unsigned int VBFlags, int HDisplay, int VDisplay, int Depth,$/;"	f
SiS_GetModePtr	sis/init.c	/^SiS_GetModePtr(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f
SiS_GetOffset	sis/init.c	/^SiS_GetOffset(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f
SiS_GetRAMDAC2DATA	sis/init301.c	/^SiS_GetRAMDAC2DATA(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_GetRatePtr	sis/init301.c	/^SiS_GetRatePtr(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f
SiS_GetRefCRT1CRTC	sis/init.c	/^SiS_GetRefCRT1CRTC(struct SiS_Private *SiS_Pr, unsigned short Index, int UseWide)$/;"	f
SiS_GetRefCRTVCLK	sis/init.c	/^SiS_GetRefCRTVCLK(struct SiS_Private *SiS_Pr, unsigned short Index, int UseWide)$/;"	f
SiS_GetReg	sis/init.c	/^SiS_GetReg(SISIOADDRESS port, unsigned short index)$/;"	f
SiS_GetRegByte	sis/init.c	/^SiS_GetRegByte(SISIOADDRESS port)$/;"	f
SiS_GetRegLong	sis/init.c	/^SiS_GetRegLong(SISIOADDRESS port)$/;"	f
SiS_GetRegShort	sis/init.c	/^SiS_GetRegShort(SISIOADDRESS port)$/;"	f
SiS_GetResInfo	sis/init301.c	/^SiS_GetResInfo(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f
SiS_GetSysFlags	sis/init.c	/^SiS_GetSysFlags(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_GetVBInfo	sis/init301.c	/^SiS_GetVBInfo(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f
SiS_GetVBType	sis/init.c	/^SiS_GetVBType(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_GetVCLK2Ptr	sis/init301.c	/^SiS_GetVCLK2Ptr(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f
SiS_GetVGAHT2	sis/init301.c	/^SiS_GetVGAHT2(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_Group2LCDSpecial	sis/init301.c	/^SiS_Group2LCDSpecial(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short crt2crtc)$/;"	f	file:
SiS_HDE	sis/vstruct.h	/^	unsigned short			SiS_HDE;$/;"	m	struct:SiS_Private
SiS_HT	sis/vstruct.h	/^	unsigned short			SiS_HT;$/;"	m	struct:SiS_Private
SiS_Handle760	sis/init.c	/^SiS_Handle760(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_HandleCRT1	sis/init.c	/^SiS_HandleCRT1(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_HandleDDC	sis/init301.c	/^SiS_HandleDDC(struct SiS_Private *SiS_Pr, unsigned int VBFlags, int VGAEngine,$/;"	f
SiS_HandlePWD	sis/init301.c	/^SiS_HandlePWD(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_HaveBridge	sis/init301.c	/^SiS_HaveBridge(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_HiTVExtTiming	sis/init.h	/^static const unsigned char SiS_HiTVExtTiming[] = {$/;"	v
SiS_HiTVExtTiming	sis/vstruct.h	/^	const unsigned char		*SiS_HiTVExtTiming;$/;"	m	struct:SiS_Private
SiS_HiTVGroup3Data	sis/init.h	/^static const unsigned char SiS_HiTVGroup3Data[] = {$/;"	v
SiS_HiTVGroup3Data	sis/vstruct.h	/^	const unsigned char		*SiS_HiTVGroup3Data;$/;"	m	struct:SiS_Private
SiS_HiTVGroup3Simu	sis/init.h	/^static const unsigned char SiS_HiTVGroup3Simu[] = {$/;"	v
SiS_HiTVGroup3Simu	sis/vstruct.h	/^	const unsigned char		*SiS_HiTVGroup3Simu;$/;"	m	struct:SiS_Private
SiS_HiTVGroup3_1	sis/init301.h	/^static const unsigned char SiS_HiTVGroup3_1[] = {$/;"	v
SiS_HiTVGroup3_2	sis/init301.h	/^static const unsigned char SiS_HiTVGroup3_2[] = {$/;"	v
SiS_HiTVSt1Timing	sis/init.h	/^static const unsigned char SiS_HiTVSt1Timing[] = {$/;"	v
SiS_HiTVSt1Timing	sis/vstruct.h	/^	const unsigned char		*SiS_HiTVSt1Timing;$/;"	m	struct:SiS_Private
SiS_HiTVSt2Timing	sis/init.h	/^static const unsigned char SiS_HiTVSt2Timing[] = {$/;"	v
SiS_HiTVSt2Timing	sis/vstruct.h	/^	const unsigned char		*SiS_HiTVSt2Timing;$/;"	m	struct:SiS_Private
SiS_I2CDELAY	sis/init301.c	86;"	d	file:
SiS_I2CDELAYSHORT	sis/init301.c	87;"	d	file:
SiS_IF_DEF_CH70xx	sis/vstruct.h	/^	unsigned short			SiS_IF_DEF_CH70xx;$/;"	m	struct:SiS_Private
SiS_IF_DEF_CONEX	sis/vstruct.h	/^	unsigned short			SiS_IF_DEF_CONEX;$/;"	m	struct:SiS_Private
SiS_IF_DEF_DSTN	sis/vstruct.h	/^	unsigned short			SiS_IF_DEF_DSTN;$/;"	m	struct:SiS_Private
SiS_IF_DEF_FSTN	sis/vstruct.h	/^	unsigned short			SiS_IF_DEF_FSTN;$/;"	m	struct:SiS_Private
SiS_IF_DEF_LVDS	sis/vstruct.h	/^	unsigned short			SiS_IF_DEF_LVDS;$/;"	m	struct:SiS_Private
SiS_IF_DEF_TRUMPION	sis/vstruct.h	/^	unsigned short			SiS_IF_DEF_TRUMPION;$/;"	m	struct:SiS_Private
SiS_InitDDCRegs	sis/init301.c	/^SiS_InitDDCRegs(struct SiS_Private *SiS_Pr, unsigned int VBFlags, int VGAEngine,$/;"	f	file:
SiS_InitVB	sis/init.c	/^SiS_InitVB(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_Is301B	sis/init301.c	/^SiS_Is301B(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_IsChScart	sis/init301.c	/^SiS_IsChScart(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_IsDualEdge	sis/init301.c	/^SiS_IsDualEdge(struct SiS_Private *SiS_Pr)$/;"	f
SiS_IsDualLink	sis/init301.c	/^SiS_IsDualLink(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_IsLCDOrLCDA	sis/init301.c	/^SiS_IsLCDOrLCDA(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_IsNotM650orLater	sis/init301.c	/^SiS_IsNotM650orLater(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_IsTVOrYPbPrOrScart	sis/init301.c	/^SiS_IsTVOrYPbPrOrScart(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_IsVAMode	sis/init301.c	/^SiS_IsVAMode(struct SiS_Private *SiS_Pr)$/;"	f
SiS_IsVAorLCD	sis/init301.c	/^SiS_IsVAorLCD(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_IsYPbPr	sis/init301.c	/^SiS_IsYPbPr(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_LCD1280x720Data	sis/init.h	/^static const struct SiS_LCDData SiS_LCD1280x720Data[] =  \/* 2.03.00 *\/$/;"	v	typeref:struct:SiS_LCDData
SiS_LCD1280x720Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_LCD1280x720Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_LCD1280x800Data	sis/init.h	/^static const struct SiS_LCDData SiS_LCD1280x800Data[] = \/* 0.93.12a (TMDS) *\/$/;"	v	typeref:struct:SiS_LCDData
SiS_LCD1280x800Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_LCD1280x800Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_LCD1280x800_2Data	sis/init.h	/^static const struct SiS_LCDData SiS_LCD1280x800_2Data[] = \/* 2.03.00 (LVDS) *\/$/;"	v	typeref:struct:SiS_LCDData
SiS_LCD1280x800_2Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_LCD1280x800_2Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_LCD1280x854Data	sis/init.h	/^static const struct SiS_LCDData SiS_LCD1280x854Data[] = \/* 2.21.00CS (LVDS) *\/$/;"	v	typeref:struct:SiS_LCDData
SiS_LCD1280x854Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_LCD1280x854Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_LCD1280x960Data	sis/init.h	/^static const struct SiS_LCDData SiS_LCD1280x960Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS_LCD1280x960Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_LCD1280x960Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_LCD1680x1050Data	sis/init.h	/^static const struct SiS_LCDData SiS_LCD1680x1050Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS_LCD1680x1050Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_LCD1680x1050Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_LCDAEnabled	sis/init301.c	/^SiS_LCDAEnabled(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_LCDData	sis/vstruct.h	/^struct SiS_LCDData {$/;"	s
SiS_LCDHDES	sis/vstruct.h	/^	unsigned short			SiS_LCDHDES;$/;"	m	struct:SiS_Private
SiS_LCDInfo	sis/vstruct.h	/^	unsigned short			SiS_LCDInfo;$/;"	m	struct:SiS_Private
SiS_LCDInfo661	sis/vstruct.h	/^	unsigned short			SiS_LCDInfo661;$/;"	m	struct:SiS_Private
SiS_LCDResInfo	sis/vstruct.h	/^	unsigned short			SiS_LCDResInfo;$/;"	m	struct:SiS_Private
SiS_LCDStruct661	sis/init301.h	/^static const unsigned char SiS_LCDStruct661[] = {$/;"	v
SiS_LCDTypeInfo	sis/vstruct.h	/^	unsigned short			SiS_LCDTypeInfo;$/;"	m	struct:SiS_Private
SiS_LCDVDES	sis/vstruct.h	/^	unsigned short			SiS_LCDVDES;$/;"	m	struct:SiS_Private
SiS_LVDS1024x600Data_1	sis/init.h	/^static const struct SiS_LVDSData SiS_LVDS1024x600Data_1[] =$/;"	v	typeref:struct:SiS_LVDSData
SiS_LVDS1024x600Data_1	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_LVDS1024x600Data_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_LVDS1024x768Data_1	sis/init.h	/^static const struct SiS_LVDSData SiS_LVDS1024x768Data_1[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS_LVDS1024x768Data_1	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_LVDS1024x768Data_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_LVDS320x240Data_1	sis/init.h	/^static const struct SiS_LVDSData SiS_LVDS320x240Data_1[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS_LVDS320x240Data_1	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_LVDS320x240Data_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_LVDS320x240Data_2	sis/init.h	/^static const struct SiS_LVDSData SiS_LVDS320x240Data_2[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS_LVDS320x240Data_2	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_LVDS320x240Data_2;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_LVDS640x480Data_1	sis/init.h	/^static const struct SiS_LVDSData SiS_LVDS640x480Data_1[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS_LVDS640x480Data_1	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_LVDS640x480Data_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_LVDS800x600Data_1	sis/init.h	/^static const struct SiS_LVDSData SiS_LVDS800x600Data_1[]=$/;"	v	typeref:struct:SiS_LVDSData
SiS_LVDS800x600Data_1	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_LVDS800x600Data_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_LVDS848x480Data_1	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_LVDS848x480Data_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_LVDS848x480Data_2	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_LVDS848x480Data_2;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_LVDSBARCO1024Data_1	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_LVDSBARCO1024Data_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_LVDSBARCO1366Data_1	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_LVDSBARCO1366Data_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_LVDSBARCO1366Data_2	sis/vstruct.h	/^	const struct SiS_LVDSData	*SiS_LVDSBARCO1366Data_2;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSData
SiS_LVDSCRT1320x240_1	sis/init.h	/^static const struct SiS_LVDSCRT1Data SiS_LVDSCRT1320x240_1[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS_LVDSCRT1320x240_1	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_LVDSCRT1320x240_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_LVDSCRT1320x240_2	sis/init.h	/^static const struct SiS_LVDSCRT1Data SiS_LVDSCRT1320x240_2[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS_LVDSCRT1320x240_2	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_LVDSCRT1320x240_2;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_LVDSCRT1320x240_2_H	sis/init.h	/^static const struct SiS_LVDSCRT1Data SiS_LVDSCRT1320x240_2_H[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS_LVDSCRT1320x240_2_H	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_LVDSCRT1320x240_2_H;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_LVDSCRT1320x240_3	sis/init.h	/^static const struct SiS_LVDSCRT1Data SiS_LVDSCRT1320x240_3[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS_LVDSCRT1320x240_3	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_LVDSCRT1320x240_3;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_LVDSCRT1320x240_3_H	sis/init.h	/^static const struct SiS_LVDSCRT1Data SiS_LVDSCRT1320x240_3_H[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS_LVDSCRT1320x240_3_H	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_LVDSCRT1320x240_3_H;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_LVDSCRT1640x480_1	sis/init.h	/^static const struct SiS_LVDSCRT1Data SiS_LVDSCRT1640x480_1[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS_LVDSCRT1640x480_1	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_LVDSCRT1640x480_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_LVDSCRT1640x480_1_H	sis/init.h	/^static const struct SiS_LVDSCRT1Data SiS_LVDSCRT1640x480_1_H[] =$/;"	v	typeref:struct:SiS_LVDSCRT1Data
SiS_LVDSCRT1640x480_1_H	sis/vstruct.h	/^	const struct SiS_LVDSCRT1Data	*SiS_LVDSCRT1640x480_1_H;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSCRT1Data
SiS_LVDSCRT1Data	sis/vstruct.h	/^struct SiS_LVDSCRT1Data {$/;"	s
SiS_LVDSData	sis/vstruct.h	/^struct SiS_LVDSData {$/;"	s
SiS_LVDSDes	sis/vstruct.h	/^struct SiS_LVDSDes {$/;"	s
SiS_LoadDAC	sis/init.c	/^SiS_LoadDAC(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f
SiS_LockCRT2	sis/init301.c	/^SiS_LockCRT2(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_LongDelay	sis/init301.c	/^SiS_LongDelay(struct SiS_Private *SiS_Pr, unsigned short delay)$/;"	f	file:
SiS_MCLKData	sis/vstruct.h	/^struct SiS_MCLKData {$/;"	s
SiS_MCLKData_0	sis/vstruct.h	/^	const struct SiS_MCLKData	*SiS_MCLKData_0;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_MCLKData
SiS_MCLKData_1	sis/vstruct.h	/^	const struct SiS_MCLKData	*SiS_MCLKData_1;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_MCLKData
SiS_MDA_DAC	sis/init.h	/^static const unsigned char SiS_MDA_DAC[] =$/;"	v
SiS_ModCRT1CRTC	sis/init301.c	/^SiS_ModCRT1CRTC(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_ModeResInfo	sis/init.h	/^static const struct SiS_ModeResInfo_S SiS_ModeResInfo[] =$/;"	v	typeref:struct:SiS_ModeResInfo_S
SiS_ModeResInfo	sis/vstruct.h	/^	const struct SiS_ModeResInfo_S	*SiS_ModeResInfo;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_ModeResInfo_S
SiS_ModeResInfo_S	sis/vstruct.h	/^struct SiS_ModeResInfo_S {$/;"	s
SiS_ModeType	sis/vstruct.h	/^	unsigned short			SiS_ModeType;$/;"	m	struct:SiS_Private
SiS_MyCR63	sis/vstruct.h	/^	unsigned char			SiS_MyCR63;$/;"	m	struct:SiS_Private
SiS_NTSCTiming	sis/init.h	/^static const unsigned char SiS_NTSCTiming[] = {$/;"	v
SiS_NTSCTiming	sis/vstruct.h	/^	const unsigned char		*SiS_NTSCTiming;$/;"	m	struct:SiS_Private
SiS_NeedRomModeData	sis/vstruct.h	/^	bool				SiS_NeedRomModeData;$/;"	m	struct:SiS_Private
SiS_NewFlickerMode	sis/vstruct.h	/^	unsigned short			SiS_NewFlickerMode;$/;"	m	struct:SiS_Private
SiS_NoScaleData	sis/init.h	/^static const struct SiS_LCDData SiS_NoScaleData[] =$/;"	v	typeref:struct:SiS_LCDData
SiS_NoScaleData	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_NoScaleData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_OEM300Setting	sis/init301.c	/^SiS_OEM300Setting(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_OEM310Setting	sis/init301.c	/^SiS_OEM310Setting(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex, unsigned short RRTI)$/;"	f	file:
SiS_OEM661Setting	sis/init301.c	/^SiS_OEM661Setting(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f	file:
SiS_OpenCRTC	sis/init.c	/^SiS_OpenCRTC(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_OutputSelect	sis/init.h	/^static const unsigned char SiS_OutputSelect = 0x40;$/;"	v
SiS_P3c0	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3c0;$/;"	m	struct:SiS_Private
SiS_P3c2	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3c2;$/;"	m	struct:SiS_Private
SiS_P3c4	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3c4;$/;"	m	struct:SiS_Private
SiS_P3c6	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3c6;$/;"	m	struct:SiS_Private
SiS_P3c7	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3c7;$/;"	m	struct:SiS_Private
SiS_P3c8	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3c8;$/;"	m	struct:SiS_Private
SiS_P3c9	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3c9;$/;"	m	struct:SiS_Private
SiS_P3ca	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3ca;$/;"	m	struct:SiS_Private
SiS_P3cb	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3cb;$/;"	m	struct:SiS_Private
SiS_P3cc	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3cc;$/;"	m	struct:SiS_Private
SiS_P3cd	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3cd;$/;"	m	struct:SiS_Private
SiS_P3ce	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3ce;$/;"	m	struct:SiS_Private
SiS_P3d4	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3d4;$/;"	m	struct:SiS_Private
SiS_P3da	sis/vstruct.h	/^	SISIOADDRESS			SiS_P3da;$/;"	m	struct:SiS_Private
SiS_PALTiming	sis/init.h	/^static const unsigned char SiS_PALTiming[] = {$/;"	v
SiS_PALTiming	sis/vstruct.h	/^	const unsigned char		*SiS_PALTiming;$/;"	m	struct:SiS_Private
SiS_PWDOffset	sis/vstruct.h	/^	unsigned short			SiS_PWDOffset;$/;"	m	struct:SiS_Private
SiS_PanelDelay	sis/init301.c	/^SiS_PanelDelay(struct SiS_Private *SiS_Pr, unsigned short DelayTime)$/;"	f	file:
SiS_PanelDelayLoop	sis/init301.c	/^SiS_PanelDelayLoop(struct SiS_Private *SiS_Pr, unsigned short DelayTime, unsigned short DelayLoop)$/;"	f	file:
SiS_PanelDelayTbl	sis/vstruct.h	/^	const struct SiS_PanelDelayTbl	*SiS_PanelDelayTbl;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_PanelDelayTbl
SiS_PanelDelayTbl	sis/vstruct.h	/^struct SiS_PanelDelayTbl {$/;"	s
SiS_PanelDelayTblLVDS	sis/vstruct.h	/^	const struct SiS_PanelDelayTbl	*SiS_PanelDelayTblLVDS;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_PanelDelayTbl
SiS_PanelMin301	sis/vstruct.h	/^	unsigned short			SiS_PanelMin301;$/;"	m	struct:SiS_Private
SiS_PanelMinLVDS	sis/vstruct.h	/^	unsigned short			SiS_PanelMinLVDS;$/;"	m	struct:SiS_Private
SiS_PanelType04_1a	sis/vstruct.h	/^	const struct SiS_LVDSDes	*SiS_PanelType04_1a;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSDes
SiS_PanelType04_1b	sis/vstruct.h	/^	const struct SiS_LVDSDes	*SiS_PanelType04_1b;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSDes
SiS_PanelType04_2a	sis/vstruct.h	/^	const struct SiS_LVDSDes	*SiS_PanelType04_2a;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSDes
SiS_PanelType04_2b	sis/vstruct.h	/^	const struct SiS_LVDSDes	*SiS_PanelType04_2b;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LVDSDes
SiS_Part1Port	sis/vstruct.h	/^	SISIOADDRESS			SiS_Part1Port;$/;"	m	struct:SiS_Private
SiS_Part2CLVX_1	sis/init301.h	/^static const unsigned char SiS_Part2CLVX_1[] = {$/;"	v
SiS_Part2CLVX_2	sis/init301.h	/^static const unsigned char SiS_Part2CLVX_2[] = {$/;"	v
SiS_Part2CLVX_3	sis/init301.h	/^static const unsigned char SiS_Part2CLVX_3[] = {  \/* NTSC, 525i, 525p *\/$/;"	v
SiS_Part2CLVX_4	sis/init301.h	/^static const unsigned char SiS_Part2CLVX_4[] = {   \/* PAL *\/$/;"	v
SiS_Part2CLVX_5	sis/init301.h	/^static const unsigned char SiS_Part2CLVX_5[] = {   \/* 750p *\/$/;"	v
SiS_Part2CLVX_6	sis/init301.h	/^static const unsigned char SiS_Part2CLVX_6[] = {   \/* 1080i *\/$/;"	v
SiS_Part2Port	sis/vstruct.h	/^	SISIOADDRESS			SiS_Part2Port;$/;"	m	struct:SiS_Private
SiS_Part2PortTbl	sis/vstruct.h	/^struct SiS_Part2PortTbl {$/;"	s
SiS_Part3Port	sis/vstruct.h	/^	SISIOADDRESS			SiS_Part3Port;$/;"	m	struct:SiS_Private
SiS_Part4Port	sis/vstruct.h	/^	SISIOADDRESS			SiS_Part4Port;$/;"	m	struct:SiS_Private
SiS_Part5Port	sis/vstruct.h	/^	SISIOADDRESS			SiS_Part5Port;$/;"	m	struct:SiS_Private
SiS_Pr	sis/sis.h	/^	struct SiS_Private SiS_Pr;$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::SiS_Private
SiS_PrepareDDC	sis/init301.c	/^SiS_PrepareDDC(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_PrepareReadDDC	sis/init301.c	/^SiS_PrepareReadDDC(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_Private	sis/vstruct.h	/^struct SiS_Private$/;"	s
SiS_ProbeDDC	sis/init301.c	/^SiS_ProbeDDC(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_RAMType	sis/vstruct.h	/^	int				SiS_RAMType;$/;"	m	struct:SiS_Private
SiS_ROMNew	sis/vstruct.h	/^	bool				SiS_ROMNew;$/;"	m	struct:SiS_Private
SiS_RVBHCFACT	sis/vstruct.h	/^	unsigned short			SiS_RVBHCFACT;$/;"	m	struct:SiS_Private
SiS_RVBHCMAX	sis/vstruct.h	/^	unsigned short			SiS_RVBHCMAX;$/;"	m	struct:SiS_Private
SiS_RVBHRS	sis/vstruct.h	/^	unsigned short			SiS_RVBHRS;$/;"	m	struct:SiS_Private
SiS_RVBHRS2	sis/vstruct.h	/^	unsigned short			SiS_RVBHRS2;$/;"	m	struct:SiS_Private
SiS_RY1COE	sis/vstruct.h	/^	unsigned short			SiS_RY1COE;$/;"	m	struct:SiS_Private
SiS_RY2COE	sis/vstruct.h	/^	unsigned short			SiS_RY2COE;$/;"	m	struct:SiS_Private
SiS_RY3COE	sis/vstruct.h	/^	unsigned short			SiS_RY3COE;$/;"	m	struct:SiS_Private
SiS_RY4COE	sis/vstruct.h	/^	unsigned short			SiS_RY4COE;$/;"	m	struct:SiS_Private
SiS_ReadDDC	sis/init301.c	/^SiS_ReadDDC(struct SiS_Private *SiS_Pr, unsigned short DDCdatatype, unsigned char *buffer)$/;"	f	file:
SiS_ReadDDC1Bit	sis/init301.c	/^SiS_ReadDDC1Bit(struct SiS_Private *SiS_Pr)$/;"	f
SiS_ReadDDC2Data	sis/init301.c	/^SiS_ReadDDC2Data(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_RefIndex	sis/vstruct.h	/^	const struct SiS_Ext2		*SiS_RefIndex;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_Ext2
SiS_ResetCRT1VCLK	sis/init.c	/^SiS_ResetCRT1VCLK(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ResetSegmentReg	sis/init.c	/^SiS_ResetSegmentReg(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ResetSegmentRegOver	sis/init.c	/^SiS_ResetSegmentRegOver(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ResetSegmentRegisters	sis/init.c	/^SiS_ResetSegmentRegisters(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ResetVB	sis/init.c	/^SiS_ResetVB(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_SDRDRAM_TYPE	sis/init.h	/^static const unsigned short SiS_SDRDRAM_TYPE[13][5] =$/;"	v
SiS_SModeIDTable	sis/init.h	/^static const struct SiS_St SiS_SModeIDTable[] =$/;"	v	typeref:struct:SiS_St
SiS_SModeIDTable	sis/vstruct.h	/^	const struct SiS_St		*SiS_SModeIDTable;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_St
SiS_SR15	sis/vstruct.h	/^	const unsigned char		*SiS_SR15;$/;"	m	struct:SiS_Private
SiS_SaveCRT2Info	sis/init301.c	/^SiS_SaveCRT2Info(struct SiS_Private *SiS_Pr, unsigned short ModeNo)$/;"	f	file:
SiS_SearchModeID	sis/init.c	/^SiS_SearchModeID(struct SiS_Private *SiS_Pr, unsigned short *ModeNo,$/;"	f
SiS_SearchVBModeID	sis/init301.c	/^SiS_SearchVBModeID(struct SiS_Private *SiS_Pr, unsigned short *ModeNo)$/;"	f	file:
SiS_SelectCRT2Rate	sis/vstruct.h	/^	unsigned short			SiS_SelectCRT2Rate;$/;"	m	struct:SiS_Private
SiS_SendACK	sis/init301.c	/^SiS_SendACK(struct SiS_Private *SiS_Pr, unsigned short yesno)$/;"	f	file:
SiS_Sense30x	sis/sis_main.c	/^SiS_Sense30x(struct sis_video_info *ivideo)$/;"	f	file:
SiS_SenseCh	sis/sis_main.c	/^SiS_SenseCh(struct sis_video_info *ivideo)$/;"	f	file:
SiS_SenseLCD	sis/sis_main.c	/^SiS_SenseLCD(struct sis_video_info *ivideo)$/;"	f	file:
SiS_SensibleSR11	sis/vstruct.h	/^	bool				SiS_SensibleSR11;$/;"	m	struct:SiS_Private
SiS_Set300Part2Regs	sis/init301.c	/^SiS_Set300Part2Regs(struct SiS_Private *SiS_Pr, unsigned short ModeIdIndex, unsigned short RefreshRateTableIndex,$/;"	f	file:
SiS_SetATTRegs	sis/init.c	/^SiS_SetATTRegs(struct SiS_Private *SiS_Pr, unsigned short StandTableIndex)$/;"	f	file:
SiS_SetCH700x	sis/init301.c	/^SiS_SetCH700x(struct SiS_Private *SiS_Pr, unsigned short reg, unsigned char val)$/;"	f
SiS_SetCH701x	sis/init301.c	/^SiS_SetCH701x(struct SiS_Private *SiS_Pr, unsigned short reg, unsigned char val)$/;"	f
SiS_SetCH701xForLCD	sis/init301.c	/^SiS_SetCH701xForLCD(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_SetCH70xx	sis/init301.c	/^SiS_SetCH70xx(struct SiS_Private *SiS_Pr, unsigned short reg, unsigned char val)$/;"	f	file:
SiS_SetCH70xxANDOR	sis/init301.c	/^SiS_SetCH70xxANDOR(struct SiS_Private *SiS_Pr, unsigned short reg,$/;"	f
SiS_SetCHTVReg	sis/init301.c	/^SiS_SetCHTVReg(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_SetCRT1CRTC	sis/init.c	/^SiS_SetCRT1CRTC(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f	file:
SiS_SetCRT1FIFO_300	sis/init.c	/^SiS_SetCRT1FIFO_300(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f	file:
SiS_SetCRT1FIFO_310	sis/init.c	/^SiS_SetCRT1FIFO_310(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SiS_SetCRT1FIFO_630	sis/init.c	/^SiS_SetCRT1FIFO_630(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f	file:
SiS_SetCRT1Group	sis/init.c	/^SiS_SetCRT1Group(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SiS_SetCRT1ModeRegs	sis/init.c	/^SiS_SetCRT1ModeRegs(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f	file:
SiS_SetCRT1Offset	sis/init.c	/^SiS_SetCRT1Offset(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f	file:
SiS_SetCRT1Sync	sis/init.c	/^SiS_SetCRT1Sync(struct SiS_Private *SiS_Pr, unsigned short RRTI)$/;"	f	file:
SiS_SetCRT1VCLK	sis/init.c	/^SiS_SetCRT1VCLK(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f	file:
SiS_SetCRT2ECLK	sis/init301.c	/^SiS_SetCRT2ECLK(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_SetCRT2FIFO_300	sis/init301.c	/^SiS_SetCRT2FIFO_300(struct SiS_Private *SiS_Pr,unsigned short ModeNo)$/;"	f	file:
SiS_SetCRT2FIFO_310	sis/init301.c	/^SiS_SetCRT2FIFO_310(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_SetCRT2Group	sis/init301.c	/^SiS_SetCRT2Group(struct SiS_Private *SiS_Pr, unsigned short ModeNo)$/;"	f
SiS_SetCRT2ModeRegs	sis/init301.c	/^SiS_SetCRT2ModeRegs(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SiS_SetCRT2Offset	sis/init301.c	/^SiS_SetCRT2Offset(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_SetCRT2Sync	sis/init301.c	/^SiS_SetCRT2Sync(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short RefreshRateTableIndex)$/;"	f	file:
SiS_SetCRT2VCLK	sis/init301.c	/^SiS_SetCRT2VCLK(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_SetCRTCRegs	sis/init.c	/^SiS_SetCRTCRegs(struct SiS_Private *SiS_Pr, unsigned short StandTableIndex)$/;"	f	file:
SiS_SetChReg	sis/init301.c	/^SiS_SetChReg(struct SiS_Private *SiS_Pr, unsigned short reg, unsigned char val, unsigned short myor)$/;"	f	file:
SiS_SetChrontelGPIO	sis/init301.c	/^SiS_SetChrontelGPIO(struct SiS_Private *SiS_Pr, unsigned short myvbinfo)$/;"	f
SiS_SetDualLinkEtc	sis/init301.c	/^SiS_SetDualLinkEtc(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_SetEnableDstn	sis/init.c	/^SiS_SetEnableDstn(struct SiS_Private *SiS_Pr, int enable)$/;"	f
SiS_SetEnableFstn	sis/init.c	/^SiS_SetEnableFstn(struct SiS_Private *SiS_Pr, int enable)$/;"	f
SiS_SetFlag	sis/vstruct.h	/^	unsigned short			SiS_SetFlag;$/;"	m	struct:SiS_Private
SiS_SetGRCRegs	sis/init.c	/^SiS_SetGRCRegs(struct SiS_Private *SiS_Pr, unsigned short StandTableIndex)$/;"	f	file:
SiS_SetGroup1	sis/init301.c	/^SiS_SetGroup1(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_SetGroup1_301	sis/init301.c	/^SiS_SetGroup1_301(struct SiS_Private *SiS_Pr, unsigned short ModeNo,unsigned short ModeIdIndex,$/;"	f	file:
SiS_SetGroup1_LVDS	sis/init301.c	/^SiS_SetGroup1_LVDS(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_SetGroup2	sis/init301.c	/^SiS_SetGroup2(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_SetGroup2_C_ELV	sis/init301.c	/^SiS_SetGroup2_C_ELV(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_SetGroup2_Tail	sis/init301.c	/^SiS_SetGroup2_Tail(struct SiS_Private *SiS_Pr, unsigned short ModeNo)$/;"	f	file:
SiS_SetGroup3	sis/init301.c	/^SiS_SetGroup3(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SiS_SetGroup4	sis/init301.c	/^SiS_SetGroup4(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex,$/;"	f	file:
SiS_SetGroup4_C_ELV	sis/init301.c	/^SiS_SetGroup4_C_ELV(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SiS_SetGroup5	sis/init301.c	/^SiS_SetGroup5(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f	file:
SiS_SetLowModeTest	sis/init.c	/^SiS_SetLowModeTest(struct SiS_Private *SiS_Pr, unsigned short ModeNo)$/;"	f	file:
SiS_SetMemory	sis/osdef.h	111;"	d
SiS_SetMemory	sis/osdef.h	130;"	d
SiS_SetMiscRegs	sis/init.c	/^SiS_SetMiscRegs(struct SiS_Private *SiS_Pr, unsigned short StandTableIndex)$/;"	f	file:
SiS_SetPitch	sis/init.c	/^SiS_SetPitch(struct SiS_Private *SiS_Pr, ScrnInfoPtr pScrn)$/;"	f	file:
SiS_SetPitchCRT1	sis/init.c	/^SiS_SetPitchCRT1(struct SiS_Private *SiS_Pr, ScrnInfoPtr pScrn)$/;"	f	file:
SiS_SetPitchCRT2	sis/init.c	/^SiS_SetPitchCRT2(struct SiS_Private *SiS_Pr, ScrnInfoPtr pScrn)$/;"	f	file:
SiS_SetReg	sis/init.c	/^SiS_SetReg(SISIOADDRESS port, unsigned short index, unsigned short data)$/;"	f
SiS_SetRegAND	sis/init.c	/^SiS_SetRegAND(SISIOADDRESS Port, unsigned short Index, unsigned short DataAND)$/;"	f
SiS_SetRegANDOR	sis/init.c	/^SiS_SetRegANDOR(SISIOADDRESS Port, unsigned short Index, unsigned short DataAND, unsigned short DataOR)$/;"	f
SiS_SetRegByte	sis/init.c	/^SiS_SetRegByte(SISIOADDRESS port, unsigned short data)$/;"	f
SiS_SetRegLong	sis/init.c	/^SiS_SetRegLong(SISIOADDRESS port, unsigned int data)$/;"	f
SiS_SetRegOR	sis/init.c	/^SiS_SetRegOR(SISIOADDRESS Port, unsigned short Index, unsigned short DataOR)$/;"	f
SiS_SetRegSR11ANDOR	sis/init301.c	/^SiS_SetRegSR11ANDOR(struct SiS_Private *SiS_Pr, unsigned short DataAND, unsigned short DataOR)$/;"	f	file:
SiS_SetRegShort	sis/init.c	/^SiS_SetRegShort(SISIOADDRESS port, unsigned short data)$/;"	f
SiS_SetSCLKHigh	sis/init301.c	/^SiS_SetSCLKHigh(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_SetSCLKLow	sis/init301.c	/^SiS_SetSCLKLow(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_SetSegRegLower	sis/init.c	/^SiS_SetSegRegLower(struct SiS_Private *SiS_Pr, unsigned short value)$/;"	f	file:
SiS_SetSegRegUpper	sis/init.c	/^SiS_SetSegRegUpper(struct SiS_Private *SiS_Pr, unsigned short value)$/;"	f	file:
SiS_SetSegmentReg	sis/init.c	/^SiS_SetSegmentReg(struct SiS_Private *SiS_Pr, unsigned short value)$/;"	f	file:
SiS_SetSegmentRegOver	sis/init.c	/^SiS_SetSegmentRegOver(struct SiS_Private *SiS_Pr, unsigned short value)$/;"	f	file:
SiS_SetSeqRegs	sis/init.c	/^SiS_SetSeqRegs(struct SiS_Private *SiS_Pr, unsigned short StandTableIndex)$/;"	f	file:
SiS_SetStart	sis/init301.c	/^SiS_SetStart(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_SetStop	sis/init301.c	/^SiS_SetStop(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_SetSwitchDDC2	sis/init301.c	/^SiS_SetSwitchDDC2(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_SetTVMode	sis/init301.c	/^SiS_SetTVMode(struct SiS_Private *SiS_Pr, unsigned short ModeNo, unsigned short ModeIdIndex)$/;"	f
SiS_SetTVSpecial	sis/init301.c	/^SiS_SetTVSpecial(struct SiS_Private *SiS_Pr, unsigned short ModeNo)$/;"	f	file:
SiS_SetTrumpBlockLoop	sis/init301.c	/^SiS_SetTrumpBlockLoop(struct SiS_Private *SiS_Pr, unsigned char *dataptr)$/;"	f	file:
SiS_SetTrumpionBlock	sis/init301.c	/^SiS_SetTrumpionBlock(struct SiS_Private *SiS_Pr, unsigned char *dataptr)$/;"	f	file:
SiS_SetVCLKState	sis/init.c	/^SiS_SetVCLKState(struct SiS_Private *SiS_Pr, unsigned short ModeNo,$/;"	f	file:
SiS_SetYPbPr	sis/init301.c	/^SiS_SetYPbPr(struct SiS_Private *SiS_Pr)$/;"	f
SiS_SetupDDCN	sis/init301.c	/^SiS_SetupDDCN(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_SetupDualChip	sis/init.c	/^SiS_SetupDualChip(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_ShortDelay	sis/init301.c	/^SiS_ShortDelay(struct SiS_Private *SiS_Pr, unsigned short delay)$/;"	f	file:
SiS_SiS30xBLOff	sis/init301.c	/^SiS_SiS30xBLOff(struct SiS_Private *SiS_Pr)$/;"	f
SiS_SiS30xBLOn	sis/init301.c	/^SiS_SiS30xBLOn(struct SiS_Private *SiS_Pr)$/;"	f
SiS_SoftSetting	sis/init.h	/^static const unsigned char SiS_SoftSetting  = 0x30;   \/* RAM setting *\/$/;"	v
SiS_St	sis/vstruct.h	/^struct SiS_St {$/;"	s
SiS_St1HiTVData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_St1HiTVData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_St2HiTVData	sis/init.h	/^static const struct SiS_TVData SiS_St2HiTVData[] = \/* Slave *\/$/;"	v	typeref:struct:SiS_TVData
SiS_St2HiTVData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_St2HiTVData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_St2LCD1024x768Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_St2LCD1024x768Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_St2LCD1280x1024Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_St2LCD1280x1024Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_St525iData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_St525iData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_St525pData	sis/init.h	/^static const struct SiS_TVData SiS_St525pData[] =$/;"	v	typeref:struct:SiS_TVData
SiS_St525pData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_St525pData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_St750pData	sis/init.h	/^static const struct SiS_TVData SiS_St750pData[] =$/;"	v	typeref:struct:SiS_TVData
SiS_St750pData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_St750pData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_StHiTVData	sis/init.h	/^static const struct SiS_TVData SiS_StHiTVData[] =  \/* Slave + TVSimu *\/$/;"	v	typeref:struct:SiS_TVData
SiS_StLCD1280x768_2Data	sis/init.h	/^static const struct SiS_LCDData SiS_StLCD1280x768_2Data[] = \/* 2.03.00 *\/$/;"	v	typeref:struct:SiS_LCDData
SiS_StLCD1280x768_2Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_StLCD1280x768_2Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_StLCD1400x1050Data	sis/init.h	/^static const struct SiS_LCDData SiS_StLCD1400x1050Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS_StLCD1400x1050Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_StLCD1400x1050Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_StLCD1600x1200Data	sis/init.h	/^static const struct SiS_LCDData SiS_StLCD1600x1200Data[] =$/;"	v	typeref:struct:SiS_LCDData
SiS_StLCD1600x1200Data	sis/vstruct.h	/^	const struct SiS_LCDData	*SiS_StLCD1600x1200Data;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_LCDData
SiS_StNTSCData	sis/init.h	/^static const struct SiS_TVData SiS_StNTSCData[] =$/;"	v	typeref:struct:SiS_TVData
SiS_StNTSCData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_StNTSCData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_StPALData	sis/init.h	/^static const struct SiS_TVData SiS_StPALData[] =$/;"	v	typeref:struct:SiS_TVData
SiS_StPALData	sis/vstruct.h	/^	const struct SiS_TVData		*SiS_StPALData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_TVData
SiS_StResInfo	sis/init.h	/^static const struct SiS_StResInfo_S SiS_StResInfo[]=$/;"	v	typeref:struct:SiS_StResInfo_S
SiS_StResInfo	sis/vstruct.h	/^	const struct SiS_StResInfo_S	*SiS_StResInfo;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_StResInfo_S
SiS_StResInfo_S	sis/vstruct.h	/^struct SiS_StResInfo_S {$/;"	s
SiS_StandTable	sis/init.h	/^static const struct SiS_StandTable_S SiS_StandTable[]=$/;"	v	typeref:struct:SiS_StandTable_S
SiS_StandTable	sis/vstruct.h	/^	const struct SiS_StandTable_S	*SiS_StandTable;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_StandTable_S
SiS_StandTable_S	sis/vstruct.h	/^struct SiS_StandTable_S {$/;"	s
SiS_StrangeStuff	sis/init.c	/^SiS_StrangeStuff(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_SysFlags	sis/vstruct.h	/^	unsigned short			SiS_SysFlags;$/;"	m	struct:SiS_Private
SiS_TVBlue	sis/vstruct.h	/^	int				SiS_TVBlue;$/;"	m	struct:SiS_Private
SiS_TVData	sis/vstruct.h	/^struct SiS_TVData {$/;"	s
SiS_TVDelay661_301	sis/oem310.h	/^static const unsigned char SiS_TVDelay661_301[] =			\/* 661, 301 *\/$/;"	v
SiS_TVDelay661_301B	sis/oem310.h	/^static const unsigned char SiS_TVDelay661_301B[] =			\/* 661, 301B et al *\/$/;"	v
SiS_TVEnabled	sis/init301.c	/^SiS_TVEnabled(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_TVMode	sis/vstruct.h	/^	unsigned short			SiS_TVMode;$/;"	m	struct:SiS_Private
SiS_TVPhase	sis/init301.h	/^static const unsigned char SiS_TVPhase[] =$/;"	v
SiS_UnLockCRT2	sis/init301.c	/^SiS_UnLockCRT2(struct SiS_Private *SiS_Pr)$/;"	f
SiS_UseLCDA	sis/vstruct.h	/^	bool				SiS_UseLCDA;$/;"	m	struct:SiS_Private
SiS_UseOEM	sis/vstruct.h	/^	int				SiS_UseOEM;$/;"	m	struct:SiS_Private
SiS_UseROM	sis/vstruct.h	/^	bool				SiS_UseROM;$/;"	m	struct:SiS_Private
SiS_UseWide	sis/vstruct.h	/^	int				SiS_UseWide, SiS_UseWideCRT2;$/;"	m	struct:SiS_Private
SiS_UseWideCRT2	sis/vstruct.h	/^	int				SiS_UseWide, SiS_UseWideCRT2;$/;"	m	struct:SiS_Private
SiS_VBExtInfo	sis/vstruct.h	/^	unsigned short			SiS_VBExtInfo;$/;"	m	struct:SiS_Private
SiS_VBInfo	sis/vstruct.h	/^	unsigned short			SiS_VBInfo;$/;"	m	struct:SiS_Private
SiS_VBLongWait	sis/init301.c	/^SiS_VBLongWait(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_VBMode	sis/vstruct.h	/^struct SiS_VBMode {$/;"	s
SiS_VBModeIDTable	sis/vstruct.h	/^	const struct SiS_VBMode		*SiS_VBModeIDTable;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_VBMode
SiS_VBType	sis/vstruct.h	/^	unsigned short			SiS_VBType;$/;"	m	struct:SiS_Private
SiS_VBVCLKData	sis/vstruct.h	/^	struct SiS_VBVCLKData		*SiS_VBVCLKData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_VBVCLKData
SiS_VBVCLKData	sis/vstruct.h	/^struct SiS_VBVCLKData {$/;"	s
SiS_VBWait	sis/init301.c	/^SiS_VBWait(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_VCLKData	sis/vstruct.h	/^	struct SiS_VCLKData		*SiS_VCLKData;$/;"	m	struct:SiS_Private	typeref:struct:SiS_Private::SiS_VCLKData
SiS_VCLKData	sis/vstruct.h	/^struct SiS_VCLKData {$/;"	s
SiS_VDE	sis/vstruct.h	/^	unsigned short			SiS_VDE;$/;"	m	struct:SiS_Private
SiS_VGAHDE	sis/vstruct.h	/^	unsigned short			SiS_VGAHDE;$/;"	m	struct:SiS_Private
SiS_VGAHT	sis/vstruct.h	/^	unsigned short			SiS_VGAHT;$/;"	m	struct:SiS_Private
SiS_VGAINFO	sis/vstruct.h	/^	unsigned char			SiS_VGAINFO;$/;"	m	struct:SiS_Private
SiS_VGAVDE	sis/vstruct.h	/^	unsigned short			SiS_VGAVDE;$/;"	m	struct:SiS_Private
SiS_VGAVT	sis/vstruct.h	/^	unsigned short			SiS_VGAVT;$/;"	m	struct:SiS_Private
SiS_VGA_DAC	sis/init.h	/^static const unsigned char SiS_VGA_DAC[] =$/;"	v
SiS_VT	sis/vstruct.h	/^	unsigned short			SiS_VT;$/;"	m	struct:SiS_Private
SiS_VidCapt	sis/vstruct.h	/^	SISIOADDRESS			SiS_VidCapt;$/;"	m	struct:SiS_Private
SiS_VidPlay	sis/vstruct.h	/^	SISIOADDRESS			SiS_VidPlay;$/;"	m	struct:SiS_Private
SiS_WaitRetrace1	sis/init301.c	/^SiS_WaitRetrace1(struct SiS_Private *SiS_Pr)$/;"	f
SiS_WaitRetrace2	sis/init301.c	/^SiS_WaitRetrace2(struct SiS_Private *SiS_Pr, unsigned short reg)$/;"	f	file:
SiS_WaitVBRetrace	sis/init301.c	/^SiS_WaitVBRetrace(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_WeHaveBacklightCtrl	sis/init301.c	/^SiS_WeHaveBacklightCtrl(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_WriteDABDDC	sis/init301.c	/^SiS_WriteDABDDC(struct SiS_Private *SiS_Pr)$/;"	f	file:
SiS_WriteDAC	sis/init.c	/^SiS_WriteDAC(struct SiS_Private *SiS_Pr, SISIOADDRESS DACData, unsigned short shiftflag,$/;"	f	file:
SiS_WriteDDC2Data	sis/init301.c	/^SiS_WriteDDC2Data(struct SiS_Private *SiS_Pr, unsigned short tempax)$/;"	f	file:
SiS_XGIROM	sis/vstruct.h	/^	bool				SiS_XGIROM;$/;"	m	struct:SiS_Private
SiS_YPbPr	sis/vstruct.h	/^	unsigned short			SiS_YPbPr;$/;"	m	struct:SiS_Private
SiS_YPbPrTable	sis/init301.h	/^static const unsigned char SiS_YPbPrTable[3][64] = {$/;"	v
SiS_flag_clearbuffer	sis/vstruct.h	/^	unsigned short			SiS_flag_clearbuffer;$/;"	m	struct:SiS_Private
SlcdInit	9331/jz4750_lcd.h	/^static void SlcdInit(void)$/;"	f
SlcdInit	9331/umido_slcd_ILI9331.h	67;"	d
SlcdInit	9331/umido_slcd_ILI9331.h	68;"	d
SlcdInit	jz4750_lcd.h	/^static void SlcdInit(void)$/;"	f
SlcdInit	jz_kgm_spfd5420a.h	292;"	d
SlcdInit	l009_bak/jz4750_lcd.h	/^static void SlcdInit(void)$/;"	f
SlcdInit	umido_slcd_ILI9331.h	67;"	d
SlcdInit	umido_slcd_ILI9331.h	68;"	d
SoftDRAMType	sis/initdef.h	660;"	d
SoftSettingAddr	sis/initdef.h	592;"	d
SoftSetting_OFFSET	sis/initdef.h	661;"	d
SoftTVType	sis/initdef.h	591;"	d
SoftwareReset	kyro/STG4000Reg.h	/^	volatile unsigned long SoftwareReset;	\/* 0x0080 *\/$/;"	m	struct:__anon136
SpecialID	sis/sis_main.h	/^	u32   SpecialID;$/;"	m	struct:_customttable
Specular	riva/riva_hw.h	/^        U032 Specular;$/;"	m	struct:__anon72::__anon73
Spoctrl_Vpitch	mbx/reg_bits.h	592;"	d
Sssize_Sc_Height	mbx/reg_bits.h	611;"	d
Sssize_Sc_Width	mbx/reg_bits.h	609;"	d
StHiTVHT	sis/initdef.h	501;"	d
StHiTVVT	sis/initdef.h	502;"	d
StHiTextTVHT	sis/initdef.h	503;"	d
StHiTextTVVT	sis/initdef.h	504;"	d
StStructSize	sis/initdef.h	564;"	d
St_CRT2CRTC	sis/vstruct.h	/^	unsigned char  St_CRT2CRTC;$/;"	m	struct:SiS_St
St_ModeFlag	sis/vstruct.h	/^	unsigned short St_ModeFlag;$/;"	m	struct:SiS_St
St_ModeID	sis/vstruct.h	/^	unsigned char  St_ModeID;$/;"	m	struct:SiS_St
St_PDC	sis/vstruct.h	/^	unsigned char  St_PDC;$/;"	m	struct:SiS_St
St_ResInfo	sis/vstruct.h	/^	unsigned char  St_ResInfo;$/;"	m	struct:SiS_St
St_StTableIndex	sis/vstruct.h	/^	unsigned char  St_StTableIndex;$/;"	m	struct:SiS_St
StandTablePtrOffset	sis/initdef.h	693;"	d
StartHorizRetrace	console/vgacon.c	/^	unsigned char StartHorizRetrace;	\/* CRT-Controller:04h *\/$/;"	m	struct:__anon46	file:
StartHorizRetrace	vga16fb.c	/^		unsigned char	StartHorizRetrace;\/* CRT-Controller:04h *\/$/;"	m	struct:vga16fb_par::__anon57	file:
StartVTG	kyro/STG4000VTG.c	/^void StartVTG(volatile STG4000REG __iomem *pSTGReg)$/;"	f
StartVertRetrace	console/vgacon.c	/^	unsigned char StartVertRetrace;	\/* CRT-Controller:10h *\/$/;"	m	struct:__anon46	file:
StartVertRetrace	vga16fb.c	/^		unsigned char	StartVertRetrace; \/* CRT-Controller:10h *\/$/;"	m	struct:vga16fb_par::__anon57	file:
StaticReg	stifb.c	375;"	d	file:
StopVTG	kyro/STG4000VTG.c	/^void StopVTG(volatile STG4000REG __iomem *pSTGReg)$/;"	f
Support64048060Hz	sis/initdef.h	167;"	d
SupportCHTV	sis/initdef.h	166;"	d
SupportHiVision	sis/initdef.h	168;"	d
SupportLCD	sis/initdef.h	170;"	d
SupportRAMDAC2	sis/initdef.h	171;"	d
SupportRAMDAC2_135	sis/initdef.h	172;"	d
SupportRAMDAC2_162	sis/initdef.h	173;"	d
SupportRAMDAC2_202	sis/initdef.h	174;"	d
SupportTV	sis/initdef.h	164;"	d
SupportTV1024	sis/initdef.h	165;"	d
SupportYPbPr750p	sis/initdef.h	169;"	d
Svctrl_Initial1	mbx/reg_bits.h	596;"	d
Svctrl_Initial2	mbx/reg_bits.h	598;"	d
SwitchCRT2	sis/initdef.h	111;"	d
SyncNN	sis/initdef.h	180;"	d
SyncNP	sis/initdef.h	179;"	d
SyncPN	sis/initdef.h	178;"	d
SyncPP	sis/initdef.h	176;"	d
TAConfiguration	kyro/STG4000Reg.h	/^	volatile unsigned long TAConfiguration;	\/* 0x0818 *\/$/;"	m	struct:__anon136
TACtrlStreamBase	kyro/STG4000Reg.h	/^	volatile unsigned long TACtrlStreamBase;	\/* 0x0800 *\/$/;"	m	struct:__anon136
TAG_AGA	amifb.c	/^enum { TAG_OCS, TAG_ECS, TAG_AGA };$/;"	e	enum:__anon125	file:
TAG_ECS	amifb.c	/^enum { TAG_OCS, TAG_ECS, TAG_AGA };$/;"	e	enum:__anon125	file:
TAG_FMODE_1	amifb.c	/^enum { TAG_FMODE_1, TAG_FMODE_2, TAG_FMODE_4 };$/;"	e	enum:__anon126	file:
TAG_FMODE_2	amifb.c	/^enum { TAG_FMODE_1, TAG_FMODE_2, TAG_FMODE_4 };$/;"	e	enum:__anon126	file:
TAG_FMODE_4	amifb.c	/^enum { TAG_FMODE_1, TAG_FMODE_2, TAG_FMODE_4 };$/;"	e	enum:__anon126	file:
TAG_HIRES	amifb.c	/^enum { TAG_SHRES, TAG_HIRES, TAG_LORES };$/;"	e	enum:__anon124	file:
TAG_LORES	amifb.c	/^enum { TAG_SHRES, TAG_HIRES, TAG_LORES };$/;"	e	enum:__anon124	file:
TAG_OCS	amifb.c	/^enum { TAG_OCS, TAG_ECS, TAG_AGA };$/;"	e	enum:__anon125	file:
TAG_SHRES	amifb.c	/^enum { TAG_SHRES, TAG_HIRES, TAG_LORES };$/;"	e	enum:__anon124	file:
TAIndexAGPRemap	kyro/STG4000Reg.h	/^	volatile unsigned long TAIndexAGPRemap;	\/* 0x0C34 *\/$/;"	m	struct:__anon136
TAIntMask	kyro/STG4000Reg.h	/^	volatile unsigned long TAIntMask;	\/* 0x084C *\/$/;"	m	struct:__anon136
TAIntStatus	kyro/STG4000Reg.h	/^	volatile unsigned long TAIntStatus;	\/* 0x0848 *\/$/;"	m	struct:__anon136
TAObjDataBase	kyro/STG4000Reg.h	/^	volatile unsigned long TAObjDataBase;	\/* 0x0804 *\/$/;"	m	struct:__anon136
TAObjDataEndAddr	kyro/STG4000Reg.h	/^	volatile unsigned long TAObjDataEndAddr;	\/* 0x0820 *\/$/;"	m	struct:__anon136
TAObjDataStartAddr	kyro/STG4000Reg.h	/^	volatile unsigned long TAObjDataStartAddr;	\/* 0x081C *\/$/;"	m	struct:__anon136
TAObjReStart	kyro/STG4000Reg.h	/^	volatile unsigned long TAObjReStart;	\/* 0x0838 *\/$/;"	m	struct:__anon136
TAParamWriteAGPRe	kyro/STG4000Reg.h	/^	volatile unsigned long TAParamWriteAGPRe;	\/* 0x0C58 *\/$/;"	m	struct:__anon136
TAParamWriteThresh	kyro/STG4000Reg.h	/^	volatile unsigned long TAParamWriteThresh;	\/* 0x0C4C *\/$/;"	m	struct:__anon136
TAParamWriteTrans	kyro/STG4000Reg.h	/^	volatile unsigned long TAParamWriteTrans;	\/* 0x0C44 *\/$/;"	m	struct:__anon136
TAPtrDataBase	kyro/STG4000Reg.h	/^	volatile unsigned long TAPtrDataBase;	\/* 0x0808 *\/$/;"	m	struct:__anon136
TAPtrReStart	kyro/STG4000Reg.h	/^	volatile unsigned long TAPtrReStart;	\/* 0x083C *\/$/;"	m	struct:__anon136
TAPtrRegionSize	kyro/STG4000Reg.h	/^	volatile unsigned long TAPtrRegionSize;	\/* 0x0814 *\/$/;"	m	struct:__anon136
TAPtrWriteAGPRe	kyro/STG4000Reg.h	/^	volatile unsigned long TAPtrWriteAGPRe;	\/* 0x0C5C *\/$/;"	m	struct:__anon136
TAPtrWriteThresh	kyro/STG4000Reg.h	/^	volatile unsigned long TAPtrWriteThresh;	\/* 0x0C50 *\/$/;"	m	struct:__anon136
TAPtrWriteTrans	kyro/STG4000Reg.h	/^	volatile unsigned long TAPtrWriteTrans;	\/* 0x0C48 *\/$/;"	m	struct:__anon136
TARGET_N_MAX	i810/i810.h	173;"	d
TARHWClamp	kyro/STG4000Reg.h	/^	volatile unsigned long TARHWClamp;	\/* 0x082C *\/$/;"	m	struct:__anon136
TARHWCompare	kyro/STG4000Reg.h	/^	volatile unsigned long TARHWCompare;	\/* 0x0830 *\/$/;"	m	struct:__anon136
TARegionDataBase	kyro/STG4000Reg.h	/^	volatile unsigned long TARegionDataBase;	\/* 0x080C *\/$/;"	m	struct:__anon136
TAStart	kyro/STG4000Reg.h	/^	volatile unsigned long TAStart;	\/* 0x0834 *\/$/;"	m	struct:__anon136
TAStatus1	kyro/STG4000Reg.h	/^	volatile unsigned long TAStatus1;	\/* 0x0840 *\/$/;"	m	struct:__anon136
TAStatus2	kyro/STG4000Reg.h	/^	volatile unsigned long TAStatus2;	\/* 0x0844 *\/$/;"	m	struct:__anon136
TATailPtrBase	kyro/STG4000Reg.h	/^	volatile unsigned long TATailPtrBase;	\/* 0x0810 *\/$/;"	m	struct:__anon136
TATailPtrCacheAGPRe	kyro/STG4000Reg.h	/^	volatile unsigned long TATailPtrCacheAGPRe;	\/* 0x0C54 *\/$/;"	m	struct:__anon136
TATailPtrCacheTrans	kyro/STG4000Reg.h	/^	volatile unsigned long TATailPtrCacheTrans;	\/* 0x0C40 *\/$/;"	m	struct:__anon136
TAUVAddrTrans	kyro/STG4000Reg.h	/^	volatile unsigned long TAUVAddrTrans;	\/* 0x0C3C *\/$/;"	m	struct:__anon136
TAVertexAGPRemap	kyro/STG4000Reg.h	/^	volatile unsigned long TAVertexAGPRemap;	\/* 0x0C38 *\/$/;"	m	struct:__anon136
TAXScreenClip	kyro/STG4000Reg.h	/^	volatile unsigned long TAXScreenClip;	\/* 0x0824 *\/$/;"	m	struct:__anon136
TAYScreenClip	kyro/STG4000Reg.h	/^	volatile unsigned long TAYScreenClip;	\/* 0x0828 *\/$/;"	m	struct:__anon136
TCDR	imsttfb.c	/^	TCDR	= 22, \/* 0x58 *\/$/;"	e	enum:__anon143	file:
TCX_FLAG_BLANKED	tcx.c	118;"	d	file:
TCX_MMAP_ENTRIES	tcx.c	108;"	d	file:
TCX_THC_MISC_CURS_RES	tcx.c	69;"	d	file:
TCX_THC_MISC_HSYNC_DIS	tcx.c	63;"	d	file:
TCX_THC_MISC_INIT	tcx.c	72;"	d	file:
TCX_THC_MISC_INT	tcx.c	71;"	d	file:
TCX_THC_MISC_INT_ENAB	tcx.c	70;"	d	file:
TCX_THC_MISC_RESET	tcx.c	64;"	d	file:
TCX_THC_MISC_REV_MASK	tcx.c	61;"	d	file:
TCX_THC_MISC_REV_SHIFT	tcx.c	60;"	d	file:
TCX_THC_MISC_SYNC	tcx.c	66;"	d	file:
TCX_THC_MISC_SYNC_ENAB	tcx.c	68;"	d	file:
TCX_THC_MISC_VIDEO	tcx.c	65;"	d	file:
TCX_THC_MISC_VSYNC	tcx.c	67;"	d	file:
TCX_THC_MISC_VSYNC_DIS	tcx.c	62;"	d	file:
TCX_THC_REV_MINREV_MASK	tcx.c	76;"	d	file:
TCX_THC_REV_MINREV_SHIFT	tcx.c	75;"	d	file:
TCX_THC_REV_REV_MASK	tcx.c	74;"	d	file:
TCX_THC_REV_REV_SHIFT	tcx.c	73;"	d	file:
TC_FBEN	hpfb.c	37;"	d	file:
TC_NBLANK	hpfb.c	34;"	d	file:
TC_PRR	hpfb.c	38;"	d	file:
TC_REN	hpfb.c	36;"	d	file:
TC_WEN	hpfb.c	35;"	d	file:
TESTCLK_SRC_PCLK	w100fb.h	751;"	d
TESTCLK_SRC_PLL	w100fb.h	749;"	d
TESTCLK_SRC_SCLK	w100fb.h	750;"	d
TESTCLK_SRC_XTAL	w100fb.h	753;"	d
TESTVAL	console/newport_con.c	70;"	d	file:
TEXT_BLT	i810/i810.h	92;"	d
TEXT_IMM_BLT	i810/i810.h	93;"	d
TGA_BUS_PCI	tgafb.c	37;"	d	file:
TGA_BUS_PCI	tgafb.c	39;"	d	file:
TGA_BUS_TC	tgafb.c	43;"	d	file:
TGA_BUS_TC	tgafb.c	45;"	d	file:
TILEWALK_X	i810/i810.h	25;"	d
TILEWALK_Y	i810/i810.h	26;"	d
TILE_MASK	gbefb.c	73;"	d	file:
TILE_SHIFT	gbefb.c	71;"	d	file:
TILE_SIZE	gbefb.c	72;"	d	file:
TIMING_REG	g364fb.c	39;"	d	file:
TOP_CLIP	sis/sis_accel.h	125;"	d
TOP_REG	g364fb.c	64;"	d	file:
TO_INF	pxafb.h	99;"	d
TO_INF	sa1100fb.h	113;"	d
TRANSPARENT	sis/sis_accel.h	96;"	d
TRANSPARENT_BITBLT	sis/sis_accel.h	63;"	d
TRANS_DST_KEY_HIGH	sis/sis_accel.h	134;"	d
TRANS_DST_KEY_LOW	sis/sis_accel.h	135;"	d
TRANS_MASK_HIGH	vga16fb.c	1149;"	d	file:
TRANS_MASK_LOW	vga16fb.c	1148;"	d	file:
TRANS_SRC_KEY_HIGH	sis/sis_accel.h	136;"	d
TRANS_SRC_KEY_LOW	sis/sis_accel.h	137;"	d
TRAPAZOID_FILL	sis/sis_accel.h	62;"	d
TRIDENT_GLITCH	console/vgacon.c	71;"	d	file:
TRIDENT_MMIO	tridentfb.c	139;"	d	file:
TRUE	riva/riva_hw.h	57;"	d
TR_CYCLE_TOG	g364fb.c	50;"	d	file:
TURBO_QUEUE_AREA_SIZE	sis/sis.h	141;"	d
TURBO_QUEUE_CAP	sis/sis.h	135;"	d
TVAntiFlickPtrOffset	sis/initdef.h	700;"	d
TVAspect169	sis/initdef.h	208;"	d
TVAspect43	sis/initdef.h	207;"	d
TVAspect43LB	sis/initdef.h	209;"	d
TVCLKBASE_300	sis/initdef.h	548;"	d
TVCLKBASE_315	sis/initdef.h	549;"	d
TVDataLen	sis/initdef.h	582;"	d
TVDelayPtr1Offset	sis/initdef.h	701;"	d
TVE_FREQ_NTSC	jz4750_tve.h	15;"	d
TVE_FREQ_NTSC	l009_bak/jz4750_tve.h	15;"	d
TVE_FREQ_PAL	jz4750_tve.h	12;"	d
TVE_FREQ_PAL	l009_bak/jz4750_tve.h	12;"	d
TVE_HEIGHT_NTSC	jz4750_tve.h	14;"	d
TVE_HEIGHT_NTSC	l009_bak/jz4750_tve.h	14;"	d
TVE_HEIGHT_PAL	jz4750_tve.h	11;"	d
TVE_HEIGHT_PAL	l009_bak/jz4750_tve.h	11;"	d
TVE_WIDTH_NTSC	jz4750_tve.h	13;"	d
TVE_WIDTH_NTSC	l009_bak/jz4750_tve.h	13;"	d
TVE_WIDTH_PAL	jz4750_tve.h	10;"	d
TVE_WIDTH_PAL	l009_bak/jz4750_tve.h	10;"	d
TVEdgePtr1Offset	sis/initdef.h	705;"	d
TVHDE	sis/vstruct.h	/^	unsigned short TVHDE;$/;"	m	struct:SiS_TVData
TVOverScan	sis/initdef.h	244;"	d
TVOverScanShift	sis/initdef.h	245;"	d
TVP	imsttfb.c	/^	TVP = 1$/;"	e	enum:__anon148	file:
TVP3026A_XLATCHCTRL_4_3	matrox/matroxfb_Ti3026.c	130;"	d	file:
TVP3026A_XLATCHCTRL_8_3	matrox/matroxfb_Ti3026.c	131;"	d	file:
TVP3026B_XLATCHCTRL_4_3	matrox/matroxfb_Ti3026.c	132;"	d	file:
TVP3026B_XLATCHCTRL_8_3	matrox/matroxfb_Ti3026.c	133;"	d	file:
TVP3026_CLCOLOR0	matrox/matroxfb_Ti3026.c	98;"	d	file:
TVP3026_CLCOLOR1	matrox/matroxfb_Ti3026.c	99;"	d	file:
TVP3026_CLCOLOR2	matrox/matroxfb_Ti3026.c	100;"	d	file:
TVP3026_CLOVERSCAN	matrox/matroxfb_Ti3026.c	97;"	d	file:
TVP3026_CURCOLDATA	matrox/matroxfb_Ti3026.c	101;"	d	file:
TVP3026_CURCOLRDADD	matrox/matroxfb_Ti3026.c	102;"	d	file:
TVP3026_CURCOLWRADD	matrox/matroxfb_Ti3026.c	96;"	d	file:
TVP3026_CURCTRL	matrox/matroxfb_Ti3026.c	103;"	d	file:
TVP3026_CURPOSXH	matrox/matroxfb_Ti3026.c	107;"	d	file:
TVP3026_CURPOSXL	matrox/matroxfb_Ti3026.c	106;"	d	file:
TVP3026_CURPOSYH	matrox/matroxfb_Ti3026.c	109;"	d	file:
TVP3026_CURPOSYL	matrox/matroxfb_Ti3026.c	108;"	d	file:
TVP3026_CURRAMDATA	matrox/matroxfb_Ti3026.c	105;"	d	file:
TVP3026_INDEX	matrox/matroxfb_Ti3026.c	91;"	d	file:
TVP3026_PALDATA	matrox/matroxfb_Ti3026.c	93;"	d	file:
TVP3026_PALRDADD	matrox/matroxfb_Ti3026.c	95;"	d	file:
TVP3026_PALWRADD	matrox/matroxfb_Ti3026.c	92;"	d	file:
TVP3026_PIXRDMSK	matrox/matroxfb_Ti3026.c	94;"	d	file:
TVP3026_XCLKCTRL	matrox/matroxfb_Ti3026.c	160;"	d	file:
TVP3026_XCLKCTRL_CLKSTOPPED	matrox/matroxfb_Ti3026.c	168;"	d	file:
TVP3026_XCLKCTRL_DIV1	matrox/matroxfb_Ti3026.c	161;"	d	file:
TVP3026_XCLKCTRL_DIV16	matrox/matroxfb_Ti3026.c	165;"	d	file:
TVP3026_XCLKCTRL_DIV2	matrox/matroxfb_Ti3026.c	162;"	d	file:
TVP3026_XCLKCTRL_DIV32	matrox/matroxfb_Ti3026.c	166;"	d	file:
TVP3026_XCLKCTRL_DIV4	matrox/matroxfb_Ti3026.c	163;"	d	file:
TVP3026_XCLKCTRL_DIV64	matrox/matroxfb_Ti3026.c	167;"	d	file:
TVP3026_XCLKCTRL_DIV8	matrox/matroxfb_Ti3026.c	164;"	d	file:
TVP3026_XCLKCTRL_SRC_CLK0	matrox/matroxfb_Ti3026.c	169;"	d	file:
TVP3026_XCLKCTRL_SRC_CLK0VGA	matrox/matroxfb_Ti3026.c	176;"	d	file:
TVP3026_XCLKCTRL_SRC_CLK1	matrox/matroxfb_Ti3026.c	170;"	d	file:
TVP3026_XCLKCTRL_SRC_CLK2	matrox/matroxfb_Ti3026.c	171;"	d	file:
TVP3026_XCLKCTRL_SRC_DIS	matrox/matroxfb_Ti3026.c	175;"	d	file:
TVP3026_XCLKCTRL_SRC_ECLK2	matrox/matroxfb_Ti3026.c	173;"	d	file:
TVP3026_XCLKCTRL_SRC_NCLK2	matrox/matroxfb_Ti3026.c	172;"	d	file:
TVP3026_XCLKCTRL_SRC_PLL	matrox/matroxfb_Ti3026.c	174;"	d	file:
TVP3026_XCOLKEYBLUEMAX	matrox/matroxfb_Ti3026.c	219;"	d	file:
TVP3026_XCOLKEYBLUEMIN	matrox/matroxfb_Ti3026.c	218;"	d	file:
TVP3026_XCOLKEYCTRL	matrox/matroxfb_Ti3026.c	220;"	d	file:
TVP3026_XCOLKEYCTRL_BLUE_EN	matrox/matroxfb_Ti3026.c	224;"	d	file:
TVP3026_XCOLKEYCTRL_GREEN_EN	matrox/matroxfb_Ti3026.c	223;"	d	file:
TVP3026_XCOLKEYCTRL_NEGATE	matrox/matroxfb_Ti3026.c	225;"	d	file:
TVP3026_XCOLKEYCTRL_OVR_EN	matrox/matroxfb_Ti3026.c	221;"	d	file:
TVP3026_XCOLKEYCTRL_RED_EN	matrox/matroxfb_Ti3026.c	222;"	d	file:
TVP3026_XCOLKEYCTRL_ZOOM1	matrox/matroxfb_Ti3026.c	226;"	d	file:
TVP3026_XCOLKEYCTRL_ZOOM16	matrox/matroxfb_Ti3026.c	230;"	d	file:
TVP3026_XCOLKEYCTRL_ZOOM2	matrox/matroxfb_Ti3026.c	227;"	d	file:
TVP3026_XCOLKEYCTRL_ZOOM32	matrox/matroxfb_Ti3026.c	231;"	d	file:
TVP3026_XCOLKEYCTRL_ZOOM4	matrox/matroxfb_Ti3026.c	228;"	d	file:
TVP3026_XCOLKEYCTRL_ZOOM8	matrox/matroxfb_Ti3026.c	229;"	d	file:
TVP3026_XCOLKEYGREENMAX	matrox/matroxfb_Ti3026.c	217;"	d	file:
TVP3026_XCOLKEYGREENMIN	matrox/matroxfb_Ti3026.c	216;"	d	file:
TVP3026_XCOLKEYOVRMAX	matrox/matroxfb_Ti3026.c	213;"	d	file:
TVP3026_XCOLKEYOVRMIN	matrox/matroxfb_Ti3026.c	212;"	d	file:
TVP3026_XCOLKEYREDMAX	matrox/matroxfb_Ti3026.c	215;"	d	file:
TVP3026_XCOLKEYREDMIN	matrox/matroxfb_Ti3026.c	214;"	d	file:
TVP3026_XCRCBITSEL	matrox/matroxfb_Ti3026.c	244;"	d	file:
TVP3026_XCRCREMH	matrox/matroxfb_Ti3026.c	243;"	d	file:
TVP3026_XCRCREML	matrox/matroxfb_Ti3026.c	242;"	d	file:
TVP3026_XCURCTRL	matrox/matroxfb_Ti3026.c	112;"	d	file:
TVP3026_XCURCTRL_3COLOR	matrox/matroxfb_Ti3026.c	114;"	d	file:
TVP3026_XCURCTRL_BLANK2048	matrox/matroxfb_Ti3026.c	117;"	d	file:
TVP3026_XCURCTRL_BLANK4096	matrox/matroxfb_Ti3026.c	118;"	d	file:
TVP3026_XCURCTRL_DIRECT	matrox/matroxfb_Ti3026.c	123;"	d	file:
TVP3026_XCURCTRL_DIS	matrox/matroxfb_Ti3026.c	113;"	d	file:
TVP3026_XCURCTRL_EVEN	matrox/matroxfb_Ti3026.c	121;"	d	file:
TVP3026_XCURCTRL_INDIRECT	matrox/matroxfb_Ti3026.c	122;"	d	file:
TVP3026_XCURCTRL_INTERLACED	matrox/matroxfb_Ti3026.c	119;"	d	file:
TVP3026_XCURCTRL_ODD	matrox/matroxfb_Ti3026.c	120;"	d	file:
TVP3026_XCURCTRL_XGA	matrox/matroxfb_Ti3026.c	115;"	d	file:
TVP3026_XCURCTRL_XWIN	matrox/matroxfb_Ti3026.c	116;"	d	file:
TVP3026_XGENCTRL	matrox/matroxfb_Ti3026.c	178;"	d	file:
TVP3026_XGENCTRL_BIG_ENDIAN	matrox/matroxfb_Ti3026.c	184;"	d	file:
TVP3026_XGENCTRL_BLACK_0IRE	matrox/matroxfb_Ti3026.c	185;"	d	file:
TVP3026_XGENCTRL_BLACK_75IRE	matrox/matroxfb_Ti3026.c	186;"	d	file:
TVP3026_XGENCTRL_HSYNC_NEG	matrox/matroxfb_Ti3026.c	180;"	d	file:
TVP3026_XGENCTRL_HSYNC_POS	matrox/matroxfb_Ti3026.c	179;"	d	file:
TVP3026_XGENCTRL_LITTLE_ENDIAN	matrox/matroxfb_Ti3026.c	183;"	d	file:
TVP3026_XGENCTRL_NO_SYNC_ON_GREEN	matrox/matroxfb_Ti3026.c	187;"	d	file:
TVP3026_XGENCTRL_OVERSCAN_DIS	matrox/matroxfb_Ti3026.c	189;"	d	file:
TVP3026_XGENCTRL_OVERSCAN_EN	matrox/matroxfb_Ti3026.c	190;"	d	file:
TVP3026_XGENCTRL_SYNC_ON_GREEN	matrox/matroxfb_Ti3026.c	188;"	d	file:
TVP3026_XGENCTRL_VSYNC_NEG	matrox/matroxfb_Ti3026.c	182;"	d	file:
TVP3026_XGENCTRL_VSYNC_POS	matrox/matroxfb_Ti3026.c	181;"	d	file:
TVP3026_XGENIOCTRL	matrox/matroxfb_Ti3026.c	201;"	d	file:
TVP3026_XGENIODATA	matrox/matroxfb_Ti3026.c	202;"	d	file:
TVP3026_XID	matrox/matroxfb_Ti3026.c	245;"	d	file:
TVP3026_XLATCHCTRL	matrox/matroxfb_Ti3026.c	124;"	d	file:
TVP3026_XLATCHCTRL_16_1	matrox/matroxfb_Ti3026.c	129;"	d	file:
TVP3026_XLATCHCTRL_1_1	matrox/matroxfb_Ti3026.c	125;"	d	file:
TVP3026_XLATCHCTRL_2_1	matrox/matroxfb_Ti3026.c	126;"	d	file:
TVP3026_XLATCHCTRL_4_1	matrox/matroxfb_Ti3026.c	127;"	d	file:
TVP3026_XLATCHCTRL_8_1	matrox/matroxfb_Ti3026.c	128;"	d	file:
TVP3026_XLOOPPLLDATA	matrox/matroxfb_Ti3026.c	211;"	d	file:
TVP3026_XMEMPLLCTRL	matrox/matroxfb_Ti3026.c	232;"	d	file:
TVP3026_XMEMPLLCTRL_DIV	matrox/matroxfb_Ti3026.c	233;"	d	file:
TVP3026_XMEMPLLCTRL_MCLK_DOTCLOCK	matrox/matroxfb_Ti3026.c	235;"	d	file:
TVP3026_XMEMPLLCTRL_MCLK_MCLKPLL	matrox/matroxfb_Ti3026.c	236;"	d	file:
TVP3026_XMEMPLLCTRL_RCLK_DOTDIVN	matrox/matroxfb_Ti3026.c	239;"	d	file:
TVP3026_XMEMPLLCTRL_RCLK_LOOPPLL	matrox/matroxfb_Ti3026.c	238;"	d	file:
TVP3026_XMEMPLLCTRL_RCLK_PIXPLL	matrox/matroxfb_Ti3026.c	237;"	d	file:
TVP3026_XMEMPLLCTRL_STROBEMKC4	matrox/matroxfb_Ti3026.c	234;"	d	file:
TVP3026_XMEMPLLDATA	matrox/matroxfb_Ti3026.c	210;"	d	file:
TVP3026_XMISCCTRL	matrox/matroxfb_Ti3026.c	191;"	d	file:
TVP3026_XMISCCTRL_DAC_6BIT	matrox/matroxfb_Ti3026.c	195;"	d	file:
TVP3026_XMISCCTRL_DAC_8BIT	matrox/matroxfb_Ti3026.c	196;"	d	file:
TVP3026_XMISCCTRL_DAC_EXT	matrox/matroxfb_Ti3026.c	194;"	d	file:
TVP3026_XMISCCTRL_DAC_PDOWN	matrox/matroxfb_Ti3026.c	193;"	d	file:
TVP3026_XMISCCTRL_DAC_PUP	matrox/matroxfb_Ti3026.c	192;"	d	file:
TVP3026_XMISCCTRL_PSEL_DIS	matrox/matroxfb_Ti3026.c	197;"	d	file:
TVP3026_XMISCCTRL_PSEL_EN	matrox/matroxfb_Ti3026.c	198;"	d	file:
TVP3026_XMISCCTRL_PSEL_HIGH	matrox/matroxfb_Ti3026.c	200;"	d	file:
TVP3026_XMISCCTRL_PSEL_LOW	matrox/matroxfb_Ti3026.c	199;"	d	file:
TVP3026_XMUXCTRL	matrox/matroxfb_Ti3026.c	149;"	d	file:
TVP3026_XMUXCTRL_MEMORY_16BIT	matrox/matroxfb_Ti3026.c	151;"	d	file:
TVP3026_XMUXCTRL_MEMORY_32BIT	matrox/matroxfb_Ti3026.c	152;"	d	file:
TVP3026_XMUXCTRL_MEMORY_64BIT	matrox/matroxfb_Ti3026.c	153;"	d	file:
TVP3026_XMUXCTRL_MEMORY_8BIT	matrox/matroxfb_Ti3026.c	150;"	d	file:
TVP3026_XMUXCTRL_PIXEL_16BIT	matrox/matroxfb_Ti3026.c	157;"	d	file:
TVP3026_XMUXCTRL_PIXEL_32BIT	matrox/matroxfb_Ti3026.c	158;"	d	file:
TVP3026_XMUXCTRL_PIXEL_4BIT	matrox/matroxfb_Ti3026.c	154;"	d	file:
TVP3026_XMUXCTRL_PIXEL_4BIT_SWAPPED	matrox/matroxfb_Ti3026.c	155;"	d	file:
TVP3026_XMUXCTRL_PIXEL_8BIT	matrox/matroxfb_Ti3026.c	156;"	d	file:
TVP3026_XMUXCTRL_VGA	matrox/matroxfb_Ti3026.c	159;"	d	file:
TVP3026_XPALETTEPAGE	matrox/matroxfb_Ti3026.c	177;"	d	file:
TVP3026_XPIXPLLDATA	matrox/matroxfb_Ti3026.c	209;"	d	file:
TVP3026_XPLLADDR	matrox/matroxfb_Ti3026.c	203;"	d	file:
TVP3026_XPLLADDR_X	matrox/matroxfb_Ti3026.c	204;"	d	file:
TVP3026_XPLLDATA_M	matrox/matroxfb_Ti3026.c	206;"	d	file:
TVP3026_XPLLDATA_N	matrox/matroxfb_Ti3026.c	205;"	d	file:
TVP3026_XPLLDATA_P	matrox/matroxfb_Ti3026.c	207;"	d	file:
TVP3026_XPLLDATA_STAT	matrox/matroxfb_Ti3026.c	208;"	d	file:
TVP3026_XSENSETEST	matrox/matroxfb_Ti3026.c	240;"	d	file:
TVP3026_XSILICONREV	matrox/matroxfb_Ti3026.c	111;"	d	file:
TVP3026_XTESTMODEDATA	matrox/matroxfb_Ti3026.c	241;"	d	file:
TVP3026_XTRUECOLORCTRL	matrox/matroxfb_Ti3026.c	134;"	d	file:
TVP3026_XTRUECOLORCTRL_24_ALTERNATE	matrox/matroxfb_Ti3026.c	140;"	d	file:
TVP3026_XTRUECOLORCTRL_BGRO_8888	matrox/matroxfb_Ti3026.c	144;"	d	file:
TVP3026_XTRUECOLORCTRL_BGR_888	matrox/matroxfb_Ti3026.c	142;"	d	file:
TVP3026_XTRUECOLORCTRL_DIRECTCOLOR	matrox/matroxfb_Ti3026.c	139;"	d	file:
TVP3026_XTRUECOLORCTRL_ORGB_1555	matrox/matroxfb_Ti3026.c	146;"	d	file:
TVP3026_XTRUECOLORCTRL_ORGB_8888	matrox/matroxfb_Ti3026.c	143;"	d	file:
TVP3026_XTRUECOLORCTRL_PSEUDOCOLOR	matrox/matroxfb_Ti3026.c	137;"	d	file:
TVP3026_XTRUECOLORCTRL_RGBO_4444	matrox/matroxfb_Ti3026.c	148;"	d	file:
TVP3026_XTRUECOLORCTRL_RGB_565	matrox/matroxfb_Ti3026.c	145;"	d	file:
TVP3026_XTRUECOLORCTRL_RGB_664	matrox/matroxfb_Ti3026.c	147;"	d	file:
TVP3026_XTRUECOLORCTRL_RGB_888	matrox/matroxfb_Ti3026.c	141;"	d	file:
TVP3026_XTRUECOLORCTRL_TRUECOLOR	matrox/matroxfb_Ti3026.c	138;"	d	file:
TVP3026_XTRUECOLORCTRL_VRAM_SHIFT_ACCEL	matrox/matroxfb_Ti3026.c	135;"	d	file:
TVP3026_XTRUECOLORCTRL_VRAM_SHIFT_TVP	matrox/matroxfb_Ti3026.c	136;"	d	file:
TVP3026_X_DATAREG	matrox/matroxfb_Ti3026.c	104;"	d	file:
TVPADDRW	imsttfb.c	/^	TVPADDRW = 0x00,	\/* 0  Palette\/Cursor RAM Write Address\/Index *\/$/;"	e	enum:__anon146	file:
TVPCADRR	imsttfb.c	/^	TVPCADRR = 0x1c,	\/* 7  Cursor\/Overscan Color Read Address *\/$/;"	e	enum:__anon146	file:
TVPCADRW	imsttfb.c	/^	TVPCADRW = 0x10,	\/* 4  Cursor\/Overscan Color Write Address *\/$/;"	e	enum:__anon146	file:
TVPCDATA	imsttfb.c	/^	TVPCDATA = 0x14,	\/* 5  Cursor\/Overscan Color Data *\/$/;"	e	enum:__anon146	file:
TVPCRDAT	imsttfb.c	/^	TVPCRDAT = 0x2c,	\/* 11 Cursor RAM Data *\/$/;"	e	enum:__anon146	file:
TVPCXPOH	imsttfb.c	/^	TVPCXPOH = 0x34,	\/* 13 Cursor-Position X MSB *\/$/;"	e	enum:__anon146	file:
TVPCXPOL	imsttfb.c	/^	TVPCXPOL = 0x30,	\/* 12 Cursor-Position X LSB *\/$/;"	e	enum:__anon146	file:
TVPCYPOH	imsttfb.c	/^	TVPCYPOH = 0x3c,	\/* 15 Cursor-Position Y MSB *\/$/;"	e	enum:__anon146	file:
TVPCYPOL	imsttfb.c	/^	TVPCYPOL = 0x38,	\/* 14 Cursor-Position Y LSB *\/$/;"	e	enum:__anon146	file:
TVPDCCTL	imsttfb.c	/^	TVPDCCTL = 0x24,	\/* 9  Direct Cursor Control *\/$/;"	e	enum:__anon146	file:
TVPIDATA	imsttfb.c	/^	TVPIDATA = 0x28,	\/* 10 Index Data *\/$/;"	e	enum:__anon146	file:
TVPIRBRC	imsttfb.c	/^	TVPIRBRC = 0x07,	\/* Byte Router Control 	(0xe4) *\/$/;"	e	enum:__anon147	file:
TVPIRCBH	imsttfb.c	/^	TVPIRCBH = 0x37,	\/* Color-Key Blue High *\/$/;"	e	enum:__anon147	file:
TVPIRCBL	imsttfb.c	/^	TVPIRCBL = 0x36,	\/* Color-Key Blue Low *\/$/;"	e	enum:__anon147	file:
TVPIRCGH	imsttfb.c	/^	TVPIRCGH = 0x35,	\/* Color-Key Green High *\/$/;"	e	enum:__anon147	file:
TVPIRCGL	imsttfb.c	/^	TVPIRCGL = 0x34,	\/* Color-Key Green Low *\/$/;"	e	enum:__anon147	file:
TVPIRCKC	imsttfb.c	/^	TVPIRCKC = 0x38,	\/* Color-Key Control 		(0x00) *\/$/;"	e	enum:__anon147	file:
TVPIRCKH	imsttfb.c	/^	TVPIRCKH = 0x31,	\/* Color-Key Overlay High *\/$/;"	e	enum:__anon147	file:
TVPIRCKL	imsttfb.c	/^	TVPIRCKL = 0x30,	\/* Color-Key Overlay Low *\/$/;"	e	enum:__anon147	file:
TVPIRCLS	imsttfb.c	/^	TVPIRCLS = 0x1a,	\/* Clock Selection		(0x07) *\/$/;"	e	enum:__anon147	file:
TVPIRCRH	imsttfb.c	/^	TVPIRCRH = 0x33,	\/* Color-Key Red High *\/$/;"	e	enum:__anon147	file:
TVPIRCRL	imsttfb.c	/^	TVPIRCRL = 0x32,	\/* Color-Key Red Low *\/$/;"	e	enum:__anon147	file:
TVPIRDID	imsttfb.c	/^	TVPIRDID = 0x3f,	\/* Device ID [RO] 		(0x30) *\/$/;"	e	enum:__anon147	file:
TVPIRGEC	imsttfb.c	/^	TVPIRGEC = 0x1d,	\/* General Control 		(0x00) *\/$/;"	e	enum:__anon147	file:
TVPIRICC	imsttfb.c	/^	TVPIRICC = 0x06,	\/* Indirect Cursor Control 	(0x00) *\/$/;"	e	enum:__anon147	file:
TVPIRLAC	imsttfb.c	/^	TVPIRLAC = 0x0f,	\/* Latch Control 		(0x06) *\/$/;"	e	enum:__anon147	file:
TVPIRLPD	imsttfb.c	/^	TVPIRLPD = 0x2f,	\/* Loop Clock PLL Data *\/$/;"	e	enum:__anon147	file:
TVPIRMIC	imsttfb.c	/^	TVPIRMIC = 0x1e,	\/* Miscellaneous Control	(0x00) *\/$/;"	e	enum:__anon147	file:
TVPIRMLC	imsttfb.c	/^	TVPIRMLC = 0x39,	\/* MCLK\/Loop Clock Control	(0x18) *\/$/;"	e	enum:__anon147	file:
TVPIRMPD	imsttfb.c	/^	TVPIRMPD = 0x2e,	\/* Memory Clock PLL Data *\/$/;"	e	enum:__anon147	file:
TVPIRMXC	imsttfb.c	/^	TVPIRMXC = 0x19,	\/* Multiplex Control		(0x98) *\/$/;"	e	enum:__anon147	file:
TVPIRPLA	imsttfb.c	/^	TVPIRPLA = 0x2c,	\/* PLL Address *\/$/;"	e	enum:__anon147	file:
TVPIRPPD	imsttfb.c	/^	TVPIRPPD = 0x2d,	\/* Pixel Clock PLL Data *\/$/;"	e	enum:__anon147	file:
TVPIRPPG	imsttfb.c	/^	TVPIRPPG = 0x1c,	\/* Palette Page		(0x00) *\/$/;"	e	enum:__anon147	file:
TVPIRRES	imsttfb.c	/^	TVPIRRES = 0xff		\/* Software Reset [WO] *\/$/;"	e	enum:__anon147	file:
TVPIRREV	imsttfb.c	/^	TVPIRREV = 0x01,	\/* Silicon Revision [RO] *\/$/;"	e	enum:__anon147	file:
TVPIRRML	imsttfb.c	/^	TVPIRRML = 0x3c,	\/* CRC Remainder LSB [RO] *\/$/;"	e	enum:__anon147	file:
TVPIRRMM	imsttfb.c	/^	TVPIRRMM = 0x3d,	\/* CRC Remainder MSB [RO] *\/$/;"	e	enum:__anon147	file:
TVPIRRMS	imsttfb.c	/^	TVPIRRMS = 0x3e,	\/* CRC  Bit Select [WO] *\/$/;"	e	enum:__anon147	file:
TVPIRSEN	imsttfb.c	/^	TVPIRSEN = 0x3a,	\/* Sense Test			(0x00) *\/$/;"	e	enum:__anon147	file:
TVPIRTCC	imsttfb.c	/^	TVPIRTCC = 0x18,	\/* True Color Control  	(0x80) *\/$/;"	e	enum:__anon147	file:
TVPIRTMD	imsttfb.c	/^	TVPIRTMD = 0x3b,	\/* Test Mode Data *\/$/;"	e	enum:__anon147	file:
TVPPADRR	imsttfb.c	/^	TVPPADRR = 0x0c,	\/* 3  Palette\/Cursor RAM Read Address *\/$/;"	e	enum:__anon146	file:
TVPPDATA	imsttfb.c	/^	TVPPDATA = 0x04,	\/* 1  Palette Data RAM Data *\/$/;"	e	enum:__anon146	file:
TVPPMASK	imsttfb.c	/^	TVPPMASK = 0x08,	\/* 2  Pixel Read-Mask *\/$/;"	e	enum:__anon146	file:
TVPhaseIncrPtr1Offset	sis/initdef.h	702;"	d
TVRPLLDIV2XO	sis/initdef.h	204;"	d
TVSet525p1024	sis/initdef.h	206;"	d
TVSetCHOverScan	sis/initdef.h	198;"	d
TVSetHiVision	sis/initdef.h	202;"	d
TVSetNTSC1024	sis/initdef.h	205;"	d
TVSetNTSCJ	sis/initdef.h	195;"	d
TVSetPAL	sis/initdef.h	194;"	d
TVSetPALM	sis/initdef.h	196;"	d
TVSetPALN	sis/initdef.h	197;"	d
TVSetTVSimuMode	sis/initdef.h	203;"	d
TVSetYPbPr525i	sis/initdef.h	199;"	d
TVSetYPbPr525p	sis/initdef.h	200;"	d
TVSetYPbPr750p	sis/initdef.h	201;"	d
TVVCLK	sis/initdef.h	551;"	d
TVVCLKDIV2	sis/initdef.h	550;"	d
TVVDE	sis/vstruct.h	/^	unsigned short TVVDE;$/;"	m	struct:SiS_TVData
TVYFilterPtr1Offset	sis/initdef.h	703;"	d
TV_BURST_END	cyber2000fb.h	382;"	d
TV_BURST_START	cyber2000fb.h	381;"	d
TV_CLK	pvr2fb.c	100;"	d	file:
TV_CTL	cyber2000fb.h	400;"	d
TV_DELAYBYPASS	cyber2000fb.h	396;"	d
TV_EQL_END	cyber2000fb.h	397;"	d
TV_FLICK_XMAX	cyber2000fb.h	403;"	d
TV_FLICK_XMIN	cyber2000fb.h	402;"	d
TV_FLICK_YMAX	cyber2000fb.h	405;"	d
TV_FLICK_YMIN	cyber2000fb.h	404;"	d
TV_HBLANK_END	cyber2000fb.h	384;"	d
TV_HBLANK_START	cyber2000fb.h	383;"	d
TV_HSYNC_END	cyber2000fb.h	377;"	d
TV_HSYNC_START	cyber2000fb.h	376;"	d
TV_PED_EVEN_END	cyber2000fb.h	386;"	d
TV_PED_EVEN_START	cyber2000fb.h	385;"	d
TV_PED_ODD_END	cyber2000fb.h	388;"	d
TV_PED_ODD_START	cyber2000fb.h	387;"	d
TV_PED_UVDET	cyber2000fb.h	374;"	d
TV_SCFH	cyber2000fb.h	394;"	d
TV_SCFL	cyber2000fb.h	393;"	d
TV_SCP	cyber2000fb.h	395;"	d
TV_SERR_END	cyber2000fb.h	399;"	d
TV_SERR_START	cyber2000fb.h	398;"	d
TV_SYNC_YGAIN	cyber2000fb.h	372;"	d
TV_UV_BURST_AMP	cyber2000fb.h	375;"	d
TV_UV_DELAY1	cyber2000fb.h	380;"	d
TV_UV_GAIN	cyber2000fb.h	373;"	d
TV_VBLANK_EVEN_END	cyber2000fb.h	369;"	d
TV_VBLANK_EVEN_START	cyber2000fb.h	368;"	d
TV_VBLANK_ODD_END	cyber2000fb.h	371;"	d
TV_VBLANK_ODD_START	cyber2000fb.h	370;"	d
TV_VSYNC_EVEN_END	cyber2000fb.h	390;"	d
TV_VSYNC_EVEN_START	cyber2000fb.h	389;"	d
TV_VSYNC_ODD_END	cyber2000fb.h	392;"	d
TV_VSYNC_ODD_START	cyber2000fb.h	391;"	d
TV_VSYNC_VGA_HS	cyber2000fb.h	401;"	d
TV_Y_DELAY1	cyber2000fb.h	378;"	d
TV_Y_DELAY2	cyber2000fb.h	379;"	d
TWDEBUG	sis/sis.h	64;"	d
TWDEBUG	sis/sis.h	67;"	d
TXT_IMM_BLT_CMD	intelfb/intelfbhw.h	491;"	d
TYPE_HERC	console/mdacon.c	/^static enum { TYPE_MDA, TYPE_HERC, TYPE_HERCPLUS, TYPE_HERCCOLOR } mda_type;$/;"	e	enum:__anon45	file:
TYPE_HERC	hgafb.c	/^static enum { TYPE_HERC, TYPE_HERCPLUS, TYPE_HERCCOLOR } hga_type;$/;"	e	enum:__anon55	file:
TYPE_HERCCOLOR	console/mdacon.c	/^static enum { TYPE_MDA, TYPE_HERC, TYPE_HERCPLUS, TYPE_HERCCOLOR } mda_type;$/;"	e	enum:__anon45	file:
TYPE_HERCCOLOR	hgafb.c	/^static enum { TYPE_HERC, TYPE_HERCPLUS, TYPE_HERCCOLOR } hga_type;$/;"	e	enum:__anon55	file:
TYPE_HERCPLUS	console/mdacon.c	/^static enum { TYPE_MDA, TYPE_HERC, TYPE_HERCPLUS, TYPE_HERCCOLOR } mda_type;$/;"	e	enum:__anon45	file:
TYPE_HERCPLUS	hgafb.c	/^static enum { TYPE_HERC, TYPE_HERCPLUS, TYPE_HERCCOLOR } hga_type;$/;"	e	enum:__anon55	file:
TYPE_MDA	console/mdacon.c	/^static enum { TYPE_MDA, TYPE_HERC, TYPE_HERCPLUS, TYPE_HERCCOLOR } mda_type;$/;"	e	enum:__anon45	file:
Television	nvidia/nv_type.h	/^	int Television;$/;"	m	struct:nvidia_par
TextureAddrReMap	kyro/STG4000Reg.h	/^	volatile unsigned long TextureAddrReMap;	\/* 0x0C04 *\/$/;"	m	struct:__anon136
TextureAddrThresh	kyro/STG4000Reg.h	/^	volatile unsigned long TextureAddrThresh;	\/* 0x0BFC *\/$/;"	m	struct:__anon136
TextureFilter	riva/riva_hw.h	/^    U032 TextureFilter;$/;"	m	struct:__anon71
TextureFilter	riva/riva_hw.h	/^    U032 TextureFilter;$/;"	m	struct:__anon72
TextureFormat	riva/riva_hw.h	/^    U032 TextureFormat;$/;"	m	struct:__anon71
TextureFormat	riva/riva_hw.h	/^    U032 TextureFormat;$/;"	m	struct:__anon72
TextureOffset	riva/riva_hw.h	/^    U032 TextureOffset;$/;"	m	struct:__anon71
TextureOffset	riva/riva_hw.h	/^    U032 TextureOffset;$/;"	m	struct:__anon72
TextureS	riva/riva_hw.h	/^        float TextureS;$/;"	m	struct:__anon72::__anon73
TextureS	riva/riva_hw.h	/^    float TextureS;$/;"	m	struct:__anon71
TextureT	riva/riva_hw.h	/^        float TextureT;$/;"	m	struct:__anon72::__anon73
TextureT	riva/riva_hw.h	/^    float TextureT;$/;"	m	struct:__anon71
Thread0Enable	kyro/STG4000Reg.h	/^	volatile unsigned long Thread0Enable;	\/* 0x0000 *\/$/;"	m	struct:__anon136
Thread0Kicker	kyro/STG4000Reg.h	/^	volatile unsigned long Thread0Kicker;	\/* 0x0040 *\/$/;"	m	struct:__anon136
Thread0ProgCtr	kyro/STG4000Reg.h	/^	volatile unsigned long Thread0ProgCtr;	\/* 0x0048 *\/$/;"	m	struct:__anon136
Thread0Recover	kyro/STG4000Reg.h	/^	volatile unsigned long Thread0Recover;	\/* 0x0008 *\/$/;"	m	struct:__anon136
Thread0Step	kyro/STG4000Reg.h	/^	volatile unsigned long Thread0Step;	\/* 0x0010 *\/$/;"	m	struct:__anon136
Thread1Enable	kyro/STG4000Reg.h	/^	volatile unsigned long Thread1Enable;	\/* 0x0004 *\/$/;"	m	struct:__anon136
Thread1Kicker	kyro/STG4000Reg.h	/^	volatile unsigned long Thread1Kicker;	\/* 0x0050 *\/$/;"	m	struct:__anon136
Thread1ProgCtr	kyro/STG4000Reg.h	/^	volatile unsigned long Thread1ProgCtr;	\/* 0x004C *\/$/;"	m	struct:__anon136
Thread1Recover	kyro/STG4000Reg.h	/^	volatile unsigned long Thread1Recover;	\/* 0x000C *\/$/;"	m	struct:__anon136
Thread1Step	kyro/STG4000Reg.h	/^	volatile unsigned long Thread1Step;	\/* 0x0014 *\/$/;"	m	struct:__anon136
Ti3026_calcclock	matrox/matroxfb_Ti3026.c	/^static int Ti3026_calcclock(CPMINFO unsigned int freq, unsigned int fmax, int* in, int* feed, int* post) {$/;"	f	file:
Ti3026_init	matrox/matroxfb_Ti3026.c	/^static int Ti3026_init(WPMINFO struct my_timming* m) {$/;"	f	file:
Ti3026_preinit	matrox/matroxfb_Ti3026.c	/^static int Ti3026_preinit(WPMINFO2) {$/;"	f	file:
Ti3026_reset	matrox/matroxfb_Ti3026.c	/^static void Ti3026_reset(WPMINFO2) {$/;"	f	file:
Ti3026_restore	matrox/matroxfb_Ti3026.c	/^static void Ti3026_restore(WPMINFO2) {$/;"	f	file:
Ti3026_setpclk	matrox/matroxfb_Ti3026.c	/^static int Ti3026_setpclk(WPMINFO int clk) {$/;"	f	file:
TopLeft	riva/riva_hw.h	/^        U032 TopLeft;$/;"	m	struct:__anon64::__anon65
TopLeft	riva/riva_hw.h	/^        U032 TopLeft;$/;"	m	struct:__anon64::__anon66
TopLeft	riva/riva_hw.h	/^        U032 TopLeft;$/;"	m	struct:__anon64::__anon67
TopLeft	riva/riva_hw.h	/^        U032 TopLeft;$/;"	m	struct:__anon64::__anon68
TopLeft	riva/riva_hw.h	/^        U032 TopLeft;$/;"	m	struct:__anon64::__anon69
TopLeft	riva/riva_hw.h	/^        U032 TopLeft;$/;"	m	struct:__anon64::__anon70
TopLeft	riva/riva_hw.h	/^    U032 TopLeft;$/;"	m	struct:__anon60
TopLeft	riva/riva_hw.h	/^    U032 TopLeft;$/;"	m	struct:__anon61
TopLeft	riva/riva_hw.h	/^    U032 TopLeft;$/;"	m	struct:__anon63
TopLeftDst	riva/riva_hw.h	/^    U032 TopLeftDst;$/;"	m	struct:__anon62
TopLeftSrc	riva/riva_hw.h	/^    U032 TopLeftSrc;$/;"	m	struct:__anon62
Tr2w	aty/aty128fb.c	/^	u8 Tr2w;$/;"	m	struct:aty128_meminfo	file:
Trcd	aty/aty128fb.c	/^	u8 Trcd;$/;"	m	struct:aty128_meminfo	file:
Tri03	riva/riva_hw.h	/^    RivaTexturedTriangle03  __iomem *Tri03;$/;"	m	struct:_riva_hw_inst
Tri05	riva/riva_hw.h	/^    RivaTexturedTriangle05  __iomem *Tri05;$/;"	m	struct:_riva_hw_inst
Trp	aty/aty128fb.c	/^	u8 Trp;$/;"	m	struct:aty128_meminfo	file:
Twr	aty/aty128fb.c	/^	u8 Twr;$/;"	m	struct:aty128_meminfo	file:
U008	riva/riva_hw.h	/^typedef unsigned char  U008;$/;"	t
U016	riva/riva_hw.h	/^typedef unsigned short U016;$/;"	t
U032	riva/riva_hw.h	/^typedef unsigned int   U032;$/;"	t
UData	mbx/reg_bits.h	5;"	d
UINT16	jz4740_slcd.h	19;"	d
UINT32	jz4740_slcd.h	20;"	d
UI_SC_CTL	i810/i810_regs.h	67;"	d
UMAsize	sis/sis.h	/^	unsigned long	UMAsize, LFBsize;$/;"	m	struct:sis_video_info
UPPER_NIBBLE	edid.h	60;"	d
USER_DEFINED_INTERRUPT	intelfb/intelfbhw.h	101;"	d
USE_CPUCLK	aty/atyfb.h	115;"	d
USE_NV_MODES	imsttfb.c	332;"	d	file:
USR_INT	i810/i810.h	70;"	d
UVSCALE	i810/i810_regs.h	107;"	d
UV_VPH	i810/i810_regs.h	98;"	d
UYVY	kyro/STG4000Reg.h	/^	UYVY, VYUY, YUYV, YVYU$/;"	e	enum:_OVRL_PIX_FORMAT
U_STRIDE	jz4750_ipu.h	118;"	d
UnclippedRectangle	riva/riva_hw.h	/^    } UnclippedRectangle[64];$/;"	m	struct:__anon64	typeref:struct:__anon64::__anon65
UnloadStateExt	riva/riva_hw.c	/^static void UnloadStateExt$/;"	f	file:
UnloadStateExt	riva/riva_hw.h	/^    void (*UnloadStateExt)(struct _riva_hw_inst *,struct _riva_hw_state *);$/;"	m	struct:_riva_hw_inst
UpdateFifoState	riva/riva_hw.c	/^static void UpdateFifoState$/;"	f	file:
UseCustomMode	sis/vstruct.h	/^	bool				UseCustomMode;$/;"	m	struct:SiS_Private
UsePanelScaler	sis/vstruct.h	/^	int				UsePanelScaler;$/;"	m	struct:SiS_Private
UseROM	sis/vstruct.h	/^	bool				UseROM;$/;"	m	struct:SiS_Private
VACTIVE_MASK	intelfb/intelfbhw.h	233;"	d
VACTIVE_SHIFT	intelfb/intelfbhw.h	234;"	d
VALKYRIE_REG_PADSIZE	valkyriefb.h	44;"	d
VALKYRIE_REG_PADSIZE	valkyriefb.h	46;"	d
VAR_MATCH	controlfb.c	/^static inline int VAR_MATCH(struct fb_var_screeninfo *x, struct fb_var_screeninfo *y)$/;"	f	file:
VB2_301	sis/sis.h	286;"	d
VB2_301B	sis/sis.h	287;"	d
VB2_301C	sis/sis.h	288;"	d
VB2_301LV	sis/sis.h	291;"	d
VB2_302B	sis/sis.h	290;"	d
VB2_302ELV	sis/sis.h	293;"	d
VB2_302LV	sis/sis.h	292;"	d
VB2_307LV	sis/sis.h	294;"	d
VB2_307T	sis/sis.h	289;"	d
VB2_30xB	sis/sis.h	318;"	d
VB2_30xBDH	sis/sis.h	295;"	d
VB2_30xBLV	sis/sis.h	319;"	d
VB2_30xC	sis/sis.h	320;"	d
VB2_30xCLV	sis/sis.h	321;"	d
VB2_CHRONTEL	sis/sis.h	299;"	d
VB2_CONEXANT	sis/sis.h	296;"	d
VB2_LCD162MHZBRIDGE	sis/sis.h	323;"	d
VB2_LCDOVER1280BRIDGE	sis/sis.h	324;"	d
VB2_LCDOVER1600BRIDGE	sis/sis.h	325;"	d
VB2_LVDS	sis/sis.h	298;"	d
VB2_RAMDAC202MHZBRIDGE	sis/sis.h	326;"	d
VB2_SISBRIDGE	sis/sis.h	303;"	d
VB2_SISEMIBRIDGE	sis/sis.h	322;"	d
VB2_SISHIVISIONBRIDGE	sis/sis.h	308;"	d
VB2_SISLCDABRIDGE	sis/sis.h	306;"	d
VB2_SISLVDSBRIDGE	sis/sis.h	301;"	d
VB2_SISTAP4SCALER	sis/sis.h	311;"	d
VB2_SISTMDSBRIDGE	sis/sis.h	302;"	d
VB2_SISTMDSLCDABRIDGE	sis/sis.h	305;"	d
VB2_SISTVBRIDGE	sis/sis.h	312;"	d
VB2_SISUMC	sis/sis.h	285;"	d
VB2_SISVGA2BRIDGE	sis/sis.h	314;"	d
VB2_SISYPBPRARBRIDGE	sis/sis.h	310;"	d
VB2_SISYPBPRBRIDGE	sis/sis.h	309;"	d
VB2_TRUMPION	sis/sis.h	297;"	d
VB2_VIDEOBRIDGE	sis/sis.h	316;"	d
VB310Data_1_2_Offset	sis/initdef.h	681;"	d
VB310Data_4_10_Offset	sis/initdef.h	684;"	d
VB310Data_4_D_Offset	sis/initdef.h	682;"	d
VB310Data_4_E_Offset	sis/initdef.h	683;"	d
VBB	atafb.c	171;"	d	file:
VBBASE	mbx/regs.h	82;"	d
VBBASE_COLKEY	mbx/reg_bits.h	266;"	d
VBBASE_COLKEY	mbx/reg_bits.h	327;"	d
VBBASE_GLALPHA	mbx/reg_bits.h	263;"	d
VBBASE_GLALPHA	mbx/reg_bits.h	324;"	d
VBE	atafb.c	172;"	d	file:
VBIOSTablePointerStart	sis/initdef.h	692;"	d
VBLANK	i810/i810_regs.h	152;"	d
VBLANKEND_MASK	intelfb/intelfbhw.h	235;"	d
VBLANKEND_SHIFT	intelfb/intelfbhw.h	236;"	d
VBLANKSTART_MASK	intelfb/intelfbhw.h	237;"	d
VBLANKSTART_SHIFT	intelfb/intelfbhw.h	238;"	d
VBLANK_A	intelfb/intelfbhw.h	205;"	d
VBLANK_B	intelfb/intelfbhw.h	214;"	d
VBModeIDTableAddr	sis/initdef.h	616;"	d
VBModeStructSize	sis/initdef.h	629;"	d
VB_301	sis/sis.h	271;"	d
VB_301B	sis/sis.h	272;"	d
VB_301C	sis/sis.h	279;"	d
VB_301LV	sis/sis.h	277;"	d
VB_302B	sis/sis.h	273;"	d
VB_302ELV	sis/sis.h	270;"	d
VB_302LV	sis/sis.h	278;"	d
VB_30xBDH	sis/sis.h	274;"	d
VB_CHRONTEL	sis/sis.h	276;"	d
VB_CONEXANT	sis/sis.h	268;"	d
VB_ExtTVEdgeIndex	sis/vstruct.h	/^	unsigned char  VB_ExtTVEdgeIndex;$/;"	m	struct:SiS_Ext
VB_ExtTVFlickerIndex	sis/vstruct.h	/^	unsigned char  VB_ExtTVFlickerIndex;$/;"	m	struct:SiS_Ext
VB_ExtTVYFilterIndex	sis/vstruct.h	/^	unsigned char  VB_ExtTVYFilterIndex;$/;"	m	struct:SiS_Ext
VB_ExtTVYFilterIndexROM661	sis/vstruct.h	/^	unsigned char  VB_ExtTVYFilterIndexROM661;$/;"	m	struct:SiS_Ext
VB_LCDDelayIndex	sis/vstruct.h	/^	unsigned char  VB_LCDDelayIndex;$/;"	m	struct:SiS_VBMode
VB_LCDHIndex	sis/initdef.h	641;"	d
VB_LCDTableIndex	sis/initdef.h	640;"	d
VB_LCDVIndex	sis/initdef.h	642;"	d
VB_LVDS	sis/sis.h	275;"	d
VB_ModeID	sis/initdef.h	638;"	d
VB_NoLCD	sis/initdef.h	87;"	d
VB_PART1_ADR	sis/sis.h	161;"	d
VB_PART1_DATA	sis/sis.h	162;"	d
VB_PART2_ADR	sis/sis.h	163;"	d
VB_PART2_DATA	sis/sis.h	164;"	d
VB_PART3_ADR	sis/sis.h	165;"	d
VB_PART3_DATA	sis/sis.h	166;"	d
VB_PART4_ADR	sis/sis.h	167;"	d
VB_PART4_DATA	sis/sis.h	168;"	d
VB_SIS301	sis/initdef.h	77;"	d
VB_SIS301B	sis/initdef.h	78;"	d
VB_SIS301C	sis/initdef.h	83;"	d
VB_SIS301LV	sis/initdef.h	80;"	d
VB_SIS302B	sis/initdef.h	79;"	d
VB_SIS302ELV	sis/initdef.h	82;"	d
VB_SIS302LV	sis/initdef.h	81;"	d
VB_SIS307LV	sis/initdef.h	85;"	d
VB_SIS307T	sis/initdef.h	84;"	d
VB_SIS30xB	sis/initdef.h	88;"	d
VB_SIS30xBLV	sis/initdef.h	92;"	d
VB_SIS30xC	sis/initdef.h	89;"	d
VB_SIS30xCLV	sis/initdef.h	93;"	d
VB_SISBRIDGE	sis/sis.h	281;"	d
VB_SISDUALLINK	sis/initdef.h	105;"	d
VB_SISEMI	sis/initdef.h	103;"	d
VB_SISHIVISION	sis/initdef.h	98;"	d
VB_SISLCDA	sis/initdef.h	95;"	d
VB_SISLVDS	sis/initdef.h	91;"	d
VB_SISPART4OVERFLOW	sis/initdef.h	101;"	d
VB_SISPART4SCALER	sis/initdef.h	97;"	d
VB_SISPOWER	sis/initdef.h	104;"	d
VB_SISPWD	sis/initdef.h	102;"	d
VB_SISRAMDAC202	sis/initdef.h	107;"	d
VB_SISTAP4SCALER	sis/initdef.h	100;"	d
VB_SISTMDS	sis/initdef.h	90;"	d
VB_SISTMDSLCDA	sis/initdef.h	96;"	d
VB_SISVB	sis/initdef.h	94;"	d
VB_SISVGA2	sis/initdef.h	106;"	d
VB_SISYPBPR	sis/initdef.h	99;"	d
VB_StTVEdgeIndex	sis/vstruct.h	/^	unsigned char  VB_StTVEdgeIndex;$/;"	m	struct:SiS_St
VB_StTVFlickerIndex	sis/vstruct.h	/^	unsigned char  VB_StTVFlickerIndex;$/;"	m	struct:SiS_St
VB_StTVYFilterIndex	sis/vstruct.h	/^	unsigned char  VB_StTVYFilterIndex;$/;"	m	struct:SiS_St
VB_TRUMPION	sis/sis.h	269;"	d
VB_TVDelayIndex	sis/vstruct.h	/^	unsigned char  VB_TVDelayIndex;$/;"	m	struct:SiS_VBMode
VB_TVFlickerIndex	sis/vstruct.h	/^	unsigned char  VB_TVFlickerIndex;$/;"	m	struct:SiS_VBMode
VB_TVPhaseIndex	sis/vstruct.h	/^	unsigned char  VB_TVPhaseIndex;$/;"	m	struct:SiS_VBMode
VB_TVTableIndex	sis/initdef.h	639;"	d
VB_TVYFilterIndex	sis/vstruct.h	/^	unsigned char  VB_TVYFilterIndex;$/;"	m	struct:SiS_VBMode
VB_UMC	sis/initdef.h	86;"	d
VB_VIDEOBRIDGE	sis/sis.h	282;"	d
VBlankBit	riva/riva_hw.h	/^    U032 VBlankBit;$/;"	m	struct:_riva_hw_inst
VBlankOff	amifb.c	594;"	d	file:
VBlankOn	amifb.c	593;"	d	file:
VCIV	imsttfb.c	/^	VCIV	= 21, \/* 0x54 *\/$/;"	e	enum:__anon143	file:
VCLK100_300	sis/initdef.h	516;"	d
VCLK100_315	sis/initdef.h	525;"	d
VCLK108_2_300	sis/initdef.h	513;"	d
VCLK108_2_315	sis/initdef.h	521;"	d
VCLK108_3_300	sis/initdef.h	515;"	d
VCLK108_3_315	sis/initdef.h	524;"	d
VCLK121_315	sis/initdef.h	529;"	d
VCLK130_315	sis/initdef.h	530;"	d
VCLK162_315	sis/initdef.h	523;"	d
VCLK28	sis/initdef.h	510;"	d
VCLK34_300	sis/initdef.h	517;"	d
VCLK34_315	sis/initdef.h	526;"	d
VCLK40	sis/initdef.h	511;"	d
VCLK65_300	sis/initdef.h	512;"	d
VCLK65_315	sis/initdef.h	520;"	d
VCLK68_315	sis/initdef.h	527;"	d
VCLK81_300	sis/initdef.h	514;"	d
VCLK81_315	sis/initdef.h	522;"	d
VCLKDataPtrOffset	sis/initdef.h	697;"	d
VCLK_1024x576	sis/initdef.h	542;"	d
VCLK_1152x864	sis/initdef.h	543;"	d
VCLK_1280x720	sis/initdef.h	531;"	d
VCLK_1280x720_2	sis/initdef.h	535;"	d
VCLK_1280x768_2	sis/initdef.h	532;"	d
VCLK_1280x768_3	sis/initdef.h	533;"	d
VCLK_1280x800_315	sis/initdef.h	545;"	d
VCLK_1280x800_315_2	sis/initdef.h	528;"	d
VCLK_1280x854	sis/initdef.h	546;"	d
VCLK_1360x768	sis/initdef.h	544;"	d
VCLK_720x480	sis/initdef.h	536;"	d
VCLK_720x576	sis/initdef.h	537;"	d
VCLK_768x576	sis/initdef.h	538;"	d
VCLK_800x480	sis/initdef.h	541;"	d
VCLK_848x480	sis/initdef.h	539;"	d
VCLK_856x480	sis/initdef.h	540;"	d
VCLK_CUSTOM_300	sis/initdef.h	518;"	d
VCLK_CUSTOM_315	sis/initdef.h	534;"	d
VCMSK	mbx/regs.h	84;"	d
VCMSK_COLKEY_M	mbx/reg_bits.h	270;"	d
VCMSK_COLKEY_M	mbx/reg_bits.h	331;"	d
VCO_CLOCK25	atafb.c	176;"	d	file:
VCO_CSYPOS	atafb.c	177;"	d	file:
VCO_HSYPOS	atafb.c	179;"	d	file:
VCO_SHORTOFFS	atafb.c	180;"	d	file:
VCO_VSYPOS	atafb.c	178;"	d	file:
VDB	atafb.c	173;"	d	file:
VDE	atafb.c	174;"	d	file:
VDISPLAY_REG	g364fb.c	41;"	d	file:
VDisplay	matrox/matroxfb_base.h	/^	unsigned int VDisplay;$/;"	m	struct:my_timming
VDisplay	savage/savagefb.h	/^	unsigned int VDisplay;$/;"	m	struct:xtimings
VEB	imsttfb.c	/^	VEB	= 17, \/* 0x44 *\/$/;"	e	enum:__anon143	file:
VECTOR_MODE	dnfb.c	47;"	d	file:
VERBOSE	intelfb/intelfb.h	27;"	d
VERSION	cyblafb.c	25;"	d	file:
VERSION	tridentfb.c	27;"	d	file:
VERSION_MAJOR	i810/i810.h	101;"	d
VERSION_MINOR	i810/i810.h	102;"	d
VERSION_TEENIE	i810/i810.h	103;"	d
VERT_SEED	intelfb/intelfbhw.h	498;"	d
VER_LEVEL	sis/sis.h	37;"	d
VER_MAJOR	sis/sis.h	35;"	d
VER_MINOR	sis/sis.h	36;"	d
VES	imsttfb.c	/^	VES	= 16, \/* 0x40 *\/$/;"	e	enum:__anon143	file:
VFAC_CTL1	cyber2000fb.h	301;"	d
VFAC_CTL1_CAPTURE	cyber2000fb.h	302;"	d
VFAC_CTL1_FREEZE_CAPTURE	cyber2000fb.h	304;"	d
VFAC_CTL1_FREEZE_CAPTURE_SYNC	cyber2000fb.h	305;"	d
VFAC_CTL1_MODVINTERPOLCLK	cyber2000fb.h	308;"	d
VFAC_CTL1_PHILIPS	cyber2000fb.h	307;"	d
VFAC_CTL1_VALIDFRAME_SRC	cyber2000fb.h	306;"	d
VFAC_CTL1_VFAC_ENABLE	cyber2000fb.h	303;"	d
VFAC_CTL2	cyber2000fb.h	310;"	d
VFAC_CTL2_INVERT_BLANK	cyber2000fb.h	317;"	d
VFAC_CTL2_INVERT_DATACLK	cyber2000fb.h	313;"	d
VFAC_CTL2_INVERT_FRAME	cyber2000fb.h	316;"	d
VFAC_CTL2_INVERT_GRAPHREADY	cyber2000fb.h	312;"	d
VFAC_CTL2_INVERT_HSYNC	cyber2000fb.h	314;"	d
VFAC_CTL2_INVERT_OVSYNC	cyber2000fb.h	318;"	d
VFAC_CTL2_INVERT_VIDDATAVALID	cyber2000fb.h	311;"	d
VFAC_CTL2_INVERT_VSYNC	cyber2000fb.h	315;"	d
VFAC_CTL3	cyber2000fb.h	320;"	d
VFAC_CTL3_CAP_HOLD_0NS	cyber2000fb.h	326;"	d
VFAC_CTL3_CAP_HOLD_2NS	cyber2000fb.h	324;"	d
VFAC_CTL3_CAP_HOLD_4NS	cyber2000fb.h	323;"	d
VFAC_CTL3_CAP_HOLD_6NS	cyber2000fb.h	325;"	d
VFAC_CTL3_CAP_INTERLACE	cyber2000fb.h	322;"	d
VFAC_CTL3_CAP_IRQ	cyber2000fb.h	328;"	d
VFAC_CTL3_CAP_LARGE_FIFO	cyber2000fb.h	321;"	d
VFAC_CTL3_CHROMAKEY	cyber2000fb.h	327;"	d
VFIFO_SIZE	riva/riva_hw.c	153;"	d	file:
VFMAX	i810/i810.h	177;"	d
VFMIN	i810/i810.h	178;"	d
VFT	atafb.c	170;"	d	file:
VGA0_DIVISOR	intelfb/intelfbhw.h	137;"	d
VGA1_DIVISOR	intelfb/intelfbhw.h	138;"	d
VGACNTRL	intelfb/intelfbhw.h	425;"	d
VGAFrameBufBase	kyro/STG4000Reg.h	/^	volatile unsigned long VGAFrameBufBase;	\/* 0x017C *\/$/;"	m	struct:__anon136
VGAHT	sis/vstruct.h	/^	unsigned short VGAHT;$/;"	m	struct:SiS_LCDData
VGAHT	sis/vstruct.h	/^	unsigned short VGAHT;$/;"	m	struct:SiS_LVDSData
VGAHT	sis/vstruct.h	/^	unsigned short VGAHT;$/;"	m	struct:SiS_TVData
VGANotify	kyro/STG4000Reg.h	/^	volatile unsigned long VGANotify;	\/* 0x0180 *\/$/;"	m	struct:__anon136
VGAPD	intelfb/intelfbhw.h	139;"	d
VGAPD_0_P1_FORCE_DIV2	intelfb/intelfbhw.h	141;"	d
VGAPD_0_P1_SHIFT	intelfb/intelfbhw.h	140;"	d
VGAPD_0_P2_SHIFT	intelfb/intelfbhw.h	142;"	d
VGAPD_1_P1_FORCE_DIV2	intelfb/intelfbhw.h	144;"	d
VGAPD_1_P1_SHIFT	intelfb/intelfbhw.h	143;"	d
VGAPD_1_P2_SHIFT	intelfb/intelfbhw.h	145;"	d
VGAVT	sis/vstruct.h	/^	unsigned short VGAVT;$/;"	m	struct:SiS_LCDData
VGAVT	sis/vstruct.h	/^	unsigned short VGAVT;$/;"	m	struct:SiS_LVDSData
VGAVT	sis/vstruct.h	/^	unsigned short VGAVT;$/;"	m	struct:SiS_TVData
VGA_6BIT_DAC	intelfb/intelfbhw.h	433;"	d
VGA_8BIT_DAC	intelfb/intelfbhw.h	434;"	d
VGA_CLK	pvr2fb.c	101;"	d	file:
VGA_CR_DATA	savage/savagefb-i2c.c	25;"	d	file:
VGA_CR_IX	savage/savagefb-i2c.c	24;"	d	file:
VGA_DISABLE	intelfb/intelfbhw.h	426;"	d
VGA_ENABLE	intelfb/intelfbhw.h	427;"	d
VGA_FB_PHYS	vga16fb.c	41;"	d	file:
VGA_FB_PHYS_LEN	vga16fb.c	42;"	d	file:
VGA_FONTWIDTH	console/vgacon.c	72;"	d	file:
VGA_LEGACY_PALETTE	intelfb/intelfbhw.h	432;"	d
VGA_PALETTE_A_WRITE_DISABLE	intelfb/intelfbhw.h	430;"	d
VGA_PALETTE_B_WRITE_DISABLE	intelfb/intelfbhw.h	431;"	d
VGA_PALETTE_READ_SELECT	intelfb/intelfbhw.h	429;"	d
VGA_PIPE_SELECT_SHIFT	intelfb/intelfbhw.h	428;"	d
VGA_RD08	nvidia/nv_local.h	71;"	d
VGA_RD08	riva/riva_hw.h	86;"	d
VGA_WR08	nvidia/nv_local.h	70;"	d
VGA_WR08	riva/riva_hw.h	85;"	d
VGA_entry	aty/aty128fb.c	/^	u8 VGA_entry;$/;"	m	struct:__anon103	file:
VGA_table_offset	aty/aty128fb.c	/^	u16 VGA_table_offset;$/;"	m	struct:__anon103	file:
VGAdisablePalette	neofb.c	/^static inline void VGAdisablePalette(void)$/;"	f	file:
VGAdisablePalette	savage/savagefb.h	/^static inline void VGAdisablePalette(struct savagefb_par *par)$/;"	f
VGAenablePalette	neofb.c	/^static inline void VGAenablePalette(void)$/;"	f	file:
VGAenablePalette	savage/savagefb.h	/^static inline void VGAenablePalette(struct savagefb_par *par)$/;"	f
VGArCR	savage/savagefb.h	/^static inline u8 VGArCR (u8 index, struct savagefb_par *par)$/;"	f
VGArGR	savage/savagefb.h	/^static inline u8 VGArGR (u8 index, struct savagefb_par *par)$/;"	f
VGArSEQ	savage/savagefb.h	/^static inline u8 VGArSEQ (u8 index, struct savagefb_par *par)$/;"	f
VGAwATTR	neofb.c	/^static inline void VGAwATTR(u8 index, u8 value)$/;"	f	file:
VGAwATTR	savage/savagefb.h	/^static inline void VGAwATTR(u8 index, u8 value, struct savagefb_par *par)$/;"	f
VGAwCR	savage/savagefb.h	/^static inline void VGAwCR(u8 index, u8 val, struct savagefb_par *par)$/;"	f
VGAwGR	savage/savagefb.h	/^static inline void VGAwGR(u8 index, u8 val, struct savagefb_par *par)$/;"	f
VGAwMISC	savage/savagefb.h	/^static inline void VGAwMISC(u8 value, struct savagefb_par *par)$/;"	f
VGAwSEQ	savage/savagefb.h	/^static inline void VGAwSEQ(u8 index, u8 val, struct savagefb_par *par)$/;"	f
VIDC20_CTRL	acornfb.h	133;"	d
VIDC20_CTRL_16BPP	acornfb.h	149;"	d
VIDC20_CTRL_1BPP	acornfb.h	145;"	d
VIDC20_CTRL_2BPP	acornfb.h	146;"	d
VIDC20_CTRL_32BPP	acornfb.h	150;"	d
VIDC20_CTRL_4BPP	acornfb.h	147;"	d
VIDC20_CTRL_8BPP	acornfb.h	148;"	d
VIDC20_CTRL_DUP	acornfb.h	160;"	d
VIDC20_CTRL_FIFO_12	acornfb.h	154;"	d
VIDC20_CTRL_FIFO_16	acornfb.h	155;"	d
VIDC20_CTRL_FIFO_20	acornfb.h	156;"	d
VIDC20_CTRL_FIFO_24	acornfb.h	157;"	d
VIDC20_CTRL_FIFO_28	acornfb.h	158;"	d
VIDC20_CTRL_FIFO_4	acornfb.h	152;"	d
VIDC20_CTRL_FIFO_8	acornfb.h	153;"	d
VIDC20_CTRL_FIFO_NS	acornfb.h	151;"	d
VIDC20_CTRL_INT	acornfb.h	159;"	d
VIDC20_CTRL_PDOWN	acornfb.h	161;"	d
VIDC20_CTRL_PIX_CK	acornfb.h	137;"	d
VIDC20_CTRL_PIX_CK2	acornfb.h	138;"	d
VIDC20_CTRL_PIX_CK3	acornfb.h	139;"	d
VIDC20_CTRL_PIX_CK4	acornfb.h	140;"	d
VIDC20_CTRL_PIX_CK5	acornfb.h	141;"	d
VIDC20_CTRL_PIX_CK6	acornfb.h	142;"	d
VIDC20_CTRL_PIX_CK7	acornfb.h	143;"	d
VIDC20_CTRL_PIX_CK8	acornfb.h	144;"	d
VIDC20_CTRL_PIX_HCLK	acornfb.h	135;"	d
VIDC20_CTRL_PIX_RCLK	acornfb.h	136;"	d
VIDC20_CTRL_PIX_VCLK	acornfb.h	134;"	d
VIDC20_DCTL	acornfb.h	185;"	d
VIDC20_DCTL_BUS_D31_0	acornfb.h	190;"	d
VIDC20_DCTL_BUS_D63_0	acornfb.h	192;"	d
VIDC20_DCTL_BUS_D63_32	acornfb.h	191;"	d
VIDC20_DCTL_BUS_NS	acornfb.h	189;"	d
VIDC20_DCTL_HDIS	acornfb.h	188;"	d
VIDC20_DCTL_SNA	acornfb.h	187;"	d
VIDC20_DCTL_VRAM_DIS	acornfb.h	193;"	d
VIDC20_DCTL_VRAM_PXCLK	acornfb.h	194;"	d
VIDC20_DCTL_VRAM_PXCLK2	acornfb.h	195;"	d
VIDC20_DCTL_VRAM_PXCLK4	acornfb.h	196;"	d
VIDC20_ECTL	acornfb.h	163;"	d
VIDC20_ECTL_BLUEPED	acornfb.h	168;"	d
VIDC20_ECTL_DAC	acornfb.h	169;"	d
VIDC20_ECTL_ECK	acornfb.h	165;"	d
VIDC20_ECTL_GREENPED	acornfb.h	167;"	d
VIDC20_ECTL_HRM	acornfb.h	171;"	d
VIDC20_ECTL_HS_CSYNC	acornfb.h	176;"	d
VIDC20_ECTL_HS_HSYNC	acornfb.h	174;"	d
VIDC20_ECTL_HS_MASK	acornfb.h	173;"	d
VIDC20_ECTL_HS_NCSYNC	acornfb.h	177;"	d
VIDC20_ECTL_HS_NHSYNC	acornfb.h	175;"	d
VIDC20_ECTL_LCDGS	acornfb.h	170;"	d
VIDC20_ECTL_REDPED	acornfb.h	166;"	d
VIDC20_ECTL_REG	acornfb.h	164;"	d
VIDC20_ECTL_VS_CSYNC	acornfb.h	182;"	d
VIDC20_ECTL_VS_MASK	acornfb.h	179;"	d
VIDC20_ECTL_VS_NCSYNC	acornfb.h	183;"	d
VIDC20_ECTL_VS_NVSYNC	acornfb.h	181;"	d
VIDC20_ECTL_VS_VSYNC	acornfb.h	180;"	d
VIDC_CTRL_1BPP	acornfb.h	118;"	d
VIDC_CTRL_2BPP	acornfb.h	119;"	d
VIDC_CTRL_4BPP	acornfb.h	120;"	d
VIDC_CTRL_8BPP	acornfb.h	121;"	d
VIDC_CTRL_CSYNC	acornfb.h	112;"	d
VIDC_CTRL_DIV1	acornfb.h	125;"	d
VIDC_CTRL_DIV1_5	acornfb.h	124;"	d
VIDC_CTRL_DIV2	acornfb.h	123;"	d
VIDC_CTRL_DIV3	acornfb.h	122;"	d
VIDC_CTRL_FIFO_0_4	acornfb.h	114;"	d
VIDC_CTRL_FIFO_1_5	acornfb.h	115;"	d
VIDC_CTRL_FIFO_2_6	acornfb.h	116;"	d
VIDC_CTRL_FIFO_3_7	acornfb.h	117;"	d
VIDC_CTRL_INTERLACE	acornfb.h	113;"	d
VIDC_NAME	acornfb.h	15;"	d
VIDC_NAME	acornfb.h	19;"	d
VIDC_PALETTE_SIZE	acornfb.h	14;"	d
VIDC_PALETTE_SIZE	acornfb.h	18;"	d
VIDEO	riva/riva_hw.c	146;"	d	file:
VIDEOMEMSIZE	vfb.c	34;"	d	file:
VIDEOMEMSIZE_AGA_1M	amifb.c	605;"	d	file:
VIDEOMEMSIZE_AGA_2M	amifb.c	604;"	d	file:
VIDEOMEMSIZE_ECS_1M	amifb.c	607;"	d	file:
VIDEOMEMSIZE_ECS_2M	amifb.c	606;"	d	file:
VIDEOMEMSIZE_OCS	amifb.c	608;"	d	file:
VIDGAM0	mbx/regs.h	141;"	d
VIDGAM1	mbx/regs.h	142;"	d
VIDGAM10	mbx/regs.h	151;"	d
VIDGAM11	mbx/regs.h	152;"	d
VIDGAM12	mbx/regs.h	153;"	d
VIDGAM13	mbx/regs.h	154;"	d
VIDGAM14	mbx/regs.h	155;"	d
VIDGAM15	mbx/regs.h	156;"	d
VIDGAM16	mbx/regs.h	157;"	d
VIDGAM2	mbx/regs.h	143;"	d
VIDGAM3	mbx/regs.h	144;"	d
VIDGAM4	mbx/regs.h	145;"	d
VIDGAM5	mbx/regs.h	146;"	d
VIDGAM6	mbx/regs.h	147;"	d
VIDGAM7	mbx/regs.h	148;"	d
VIDGAM8	mbx/regs.h	149;"	d
VIDGAM9	mbx/regs.h	150;"	d
VID_CTL_24MHz	acornfb.h	108;"	d
VID_CTL_25MHz	acornfb.h	109;"	d
VID_CTL_36MHz	acornfb.h	110;"	d
VID_CTL_HS_NHSYNC	acornfb.h	107;"	d
VID_CTL_VS_NVSYNC	acornfb.h	106;"	d
VIL	imsttfb.c	/^	VIL	= 23, \/* 0x5C *\/$/;"	e	enum:__anon143	file:
VML_BCLRPAT_A	vermilion/vermilion.h	168;"	d
VML_B_MASK	vermilion/vermilion.h	56;"	d
VML_B_SHIFT	vermilion/vermilion.h	57;"	d
VML_CANVSCLR_A	vermilion/vermilion.h	171;"	d
VML_CONFIG_BASE	vermilion/vermilion.h	95;"	d
VML_CONFIG_CLK_DIV2	vermilion/vermilion.h	101;"	d
VML_CONFIG_CLK_INV	vermilion/vermilion.h	100;"	d
VML_CONFIG_DE_INV	vermilion/vermilion.h	97;"	d
VML_CONFIG_ESTRB_INV	vermilion/vermilion.h	102;"	d
VML_CONFIG_HREF_INV	vermilion/vermilion.h	98;"	d
VML_CONFIG_PIXEL_SWAP	vermilion/vermilion.h	96;"	d
VML_CONFIG_VREF_INV	vermilion/vermilion.h	99;"	d
VML_DEVICE_GPU	vermilion/vermilion.h	38;"	d
VML_DEVICE_VDC	vermilion/vermilion.h	39;"	d
VML_DSPARB	vermilion/vermilion.h	182;"	d
VML_DSPCADDR	vermilion/vermilion.h	71;"	d
VML_DSPCCNTR	vermilion/vermilion.h	60;"	d
VML_DSPCGAMLUT	vermilion/vermilion.h	91;"	d
VML_DSPCPOS	vermilion/vermilion.h	77;"	d
VML_DSPCSIZE	vermilion/vermilion.h	84;"	d
VML_DSPCSTRIDE	vermilion/vermilion.h	74;"	d
VML_FIFO_DEFAULT	vermilion/vermilion.h	183;"	d
VML_GFX_ALPHACONST	vermilion/vermilion.h	66;"	d
VML_GFX_ALPHAMULT	vermilion/vermilion.h	67;"	d
VML_GFX_ARGB1555	vermilion/vermilion.h	63;"	d
VML_GFX_ARGB8888	vermilion/vermilion.h	65;"	d
VML_GFX_CONST_ALPHA	vermilion/vermilion.h	68;"	d
VML_GFX_ENABLE	vermilion/vermilion.h	61;"	d
VML_GFX_GAMMABYPASS	vermilion/vermilion.h	62;"	d
VML_GFX_RGB0888	vermilion/vermilion.h	64;"	d
VML_G_MASK	vermilion/vermilion.h	54;"	d
VML_G_SHIFT	vermilion/vermilion.h	55;"	d
VML_HACTIVE_MASK	vermilion/vermilion.h	109;"	d
VML_HACTIVE_SHIFT	vermilion/vermilion.h	110;"	d
VML_HACTIVE_VAL	vermilion/vermilion.h	111;"	d
VML_HBLANK_A	vermilion/vermilion.h	114;"	d
VML_HBLANK_END_MASK	vermilion/vermilion.h	115;"	d
VML_HBLANK_END_SHIFT	vermilion/vermilion.h	116;"	d
VML_HBLANK_END_VAL	vermilion/vermilion.h	117;"	d
VML_HBLANK_START_MASK	vermilion/vermilion.h	118;"	d
VML_HBLANK_START_SHIFT	vermilion/vermilion.h	119;"	d
VML_HBLANK_START_VAL	vermilion/vermilion.h	120;"	d
VML_HSYNC_A	vermilion/vermilion.h	123;"	d
VML_HSYNC_END_MASK	vermilion/vermilion.h	124;"	d
VML_HSYNC_END_SHIFT	vermilion/vermilion.h	125;"	d
VML_HSYNC_END_VAL	vermilion/vermilion.h	126;"	d
VML_HSYNC_START_MASK	vermilion/vermilion.h	127;"	d
VML_HSYNC_START_SHIFT	vermilion/vermilion.h	128;"	d
VML_HSYNC_START_VAL	vermilion/vermilion.h	129;"	d
VML_HTOTAL_A	vermilion/vermilion.h	105;"	d
VML_HTOTAL_MASK	vermilion/vermilion.h	106;"	d
VML_HTOTAL_SHIFT	vermilion/vermilion.h	107;"	d
VML_HTOTAL_VAL	vermilion/vermilion.h	108;"	d
VML_MAX_XRES	vermilion/vermilion.h	42;"	d
VML_MAX_XRES_VIRTUAL	vermilion/vermilion.h	44;"	d
VML_MAX_YRES	vermilion/vermilion.h	43;"	d
VML_MDVO_PAD_ENABLE	vermilion/vermilion.h	189;"	d
VML_MDVO_POWERSAVE_OFF	vermilion/vermilion.h	188;"	d
VML_MDVO_PULLDOWN_ENABLE	vermilion/vermilion.h	190;"	d
VML_MDVO_VDC_I_RCOMP	vermilion/vermilion.h	187;"	d
VML_PIPEACONF	vermilion/vermilion.h	174;"	d
VML_PIPEASRC	vermilion/vermilion.h	161;"	d
VML_PIPEASRC_HMASK	vermilion/vermilion.h	162;"	d
VML_PIPEASRC_HSHIFT	vermilion/vermilion.h	163;"	d
VML_PIPEASRC_VMASK	vermilion/vermilion.h	164;"	d
VML_PIPEASRC_VSHIFT	vermilion/vermilion.h	165;"	d
VML_PIPE_ARGB_OUTPUT_MODE	vermilion/vermilion.h	179;"	d
VML_PIPE_BASE	vermilion/vermilion.h	175;"	d
VML_PIPE_ENABLE	vermilion/vermilion.h	176;"	d
VML_PIPE_FORCE_BORDER	vermilion/vermilion.h	177;"	d
VML_PIPE_PLANES_OFF	vermilion/vermilion.h	178;"	d
VML_POS_XMASK	vermilion/vermilion.h	80;"	d
VML_POS_XSHIFT	vermilion/vermilion.h	81;"	d
VML_POS_YMASK	vermilion/vermilion.h	78;"	d
VML_POS_YSHIFT	vermilion/vermilion.h	79;"	d
VML_PVOCONFIG	vermilion/vermilion.h	94;"	d
VML_RCOMPSTAT	vermilion/vermilion.h	186;"	d
VML_READ32	vermilion/vermilion.h	255;"	d
VML_R_MASK	vermilion/vermilion.h	52;"	d
VML_R_SHIFT	vermilion/vermilion.h	53;"	d
VML_SISE_WMASK	vermilion/vermilion.h	87;"	d
VML_SIZE_HMASK	vermilion/vermilion.h	85;"	d
VML_SIZE_HSHIFT	vermilion/vermilion.h	86;"	d
VML_SIZE_WSHIFT	vermilion/vermilion.h	88;"	d
VML_TOHW	vermilion/vermilion.c	49;"	d	file:
VML_VACTIVE_MASK	vermilion/vermilion.h	136;"	d
VML_VACTIVE_SHIFT	vermilion/vermilion.h	137;"	d
VML_VACTIVE_VAL	vermilion/vermilion.h	138;"	d
VML_VBLANK_A	vermilion/vermilion.h	141;"	d
VML_VBLANK_END_MASK	vermilion/vermilion.h	142;"	d
VML_VBLANK_END_SHIFT	vermilion/vermilion.h	143;"	d
VML_VBLANK_END_VAL	vermilion/vermilion.h	144;"	d
VML_VBLANK_START_MASK	vermilion/vermilion.h	145;"	d
VML_VBLANK_START_SHIFT	vermilion/vermilion.h	146;"	d
VML_VBLANK_START_VAL	vermilion/vermilion.h	147;"	d
VML_VRAM_AREAS	vermilion/vermilion.h	41;"	d
VML_VSYNC_A	vermilion/vermilion.h	150;"	d
VML_VSYNC_END_MASK	vermilion/vermilion.h	151;"	d
VML_VSYNC_END_SHIFT	vermilion/vermilion.h	152;"	d
VML_VSYNC_END_VAL	vermilion/vermilion.h	153;"	d
VML_VSYNC_START_MASK	vermilion/vermilion.h	154;"	d
VML_VSYNC_START_SHIFT	vermilion/vermilion.h	155;"	d
VML_VSYNC_START_VAL	vermilion/vermilion.h	156;"	d
VML_VTOTAL_A	vermilion/vermilion.h	132;"	d
VML_VTOTAL_MASK	vermilion/vermilion.h	133;"	d
VML_VTOTAL_SHIFT	vermilion/vermilion.h	134;"	d
VML_VTOTAL_VAL	vermilion/vermilion.h	135;"	d
VML_WRITE32	vermilion/vermilion.h	257;"	d
VMODE_1024_768_60	kyro/fbdev.c	/^	VMODE_1024_768_60,$/;"	e	enum:__anon138	file:
VMODE_1024_768_60	macmodes.h	34;"	d
VMODE_1024_768_70	kyro/fbdev.c	/^	VMODE_1024_768_70,$/;"	e	enum:__anon138	file:
VMODE_1024_768_70	macmodes.h	35;"	d
VMODE_1024_768_75	kyro/fbdev.c	/^	VMODE_1024_768_75,$/;"	e	enum:__anon138	file:
VMODE_1024_768_75	macmodes.h	37;"	d
VMODE_1024_768_75V	macmodes.h	36;"	d
VMODE_1024_768_85	kyro/fbdev.c	/^	VMODE_1024_768_85,$/;"	e	enum:__anon138	file:
VMODE_1152_768_60	macmodes.h	41;"	d
VMODE_1152_864_75	kyro/fbdev.c	/^	VMODE_1152_864_75,$/;"	e	enum:__anon138	file:
VMODE_1152_870_75	macmodes.h	38;"	d
VMODE_1280_1024_60	kyro/fbdev.c	/^	VMODE_1280_1024_60,$/;"	e	enum:__anon138	file:
VMODE_1280_1024_75	kyro/fbdev.c	/^	VMODE_1280_1024_75,$/;"	e	enum:__anon138	file:
VMODE_1280_1024_75	macmodes.h	40;"	d
VMODE_1280_1024_85	kyro/fbdev.c	/^	VMODE_1280_1024_85,$/;"	e	enum:__anon138	file:
VMODE_1280_960_60	kyro/fbdev.c	/^	VMODE_1280_960_60,$/;"	e	enum:__anon138	file:
VMODE_1280_960_75	macmodes.h	39;"	d
VMODE_1280_960_85	kyro/fbdev.c	/^	VMODE_1280_960_85,$/;"	e	enum:__anon138	file:
VMODE_1600_1024_60	macmodes.h	42;"	d
VMODE_1600_1200_60	kyro/fbdev.c	/^	VMODE_1600_1200_60,$/;"	e	enum:__anon138	file:
VMODE_1600_1200_65	kyro/fbdev.c	/^	VMODE_1600_1200_65,$/;"	e	enum:__anon138	file:
VMODE_1600_1200_70	kyro/fbdev.c	/^	VMODE_1600_1200_70,$/;"	e	enum:__anon138	file:
VMODE_1600_1200_75	kyro/fbdev.c	/^	VMODE_1600_1200_75,$/;"	e	enum:__anon138	file:
VMODE_1600_1200_85	kyro/fbdev.c	/^	VMODE_1600_1200_85,$/;"	e	enum:__anon138	file:
VMODE_1792_1344_60	kyro/fbdev.c	/^	VMODE_1792_1344_60,$/;"	e	enum:__anon138	file:
VMODE_1792_1344_75	kyro/fbdev.c	/^	VMODE_1792_1344_75,$/;"	e	enum:__anon138	file:
VMODE_1856_1392_60	kyro/fbdev.c	/^	VMODE_1856_1392_60,$/;"	e	enum:__anon138	file:
VMODE_1856_1392_75	kyro/fbdev.c	/^	VMODE_1856_1392_75,$/;"	e	enum:__anon138	file:
VMODE_1920_1440_60	kyro/fbdev.c	/^	VMODE_1920_1440_60,$/;"	e	enum:__anon138	file:
VMODE_1920_1440_75	kyro/fbdev.c	/^	VMODE_1920_1440_75,$/;"	e	enum:__anon138	file:
VMODE_512_384_60	macmodes.h	22;"	d
VMODE_512_384_60I	macmodes.h	21;"	d
VMODE_640_350_85	kyro/fbdev.c	/^	VMODE_640_350_85,$/;"	e	enum:__anon138	file:
VMODE_640_400_85	kyro/fbdev.c	/^	VMODE_640_400_85,$/;"	e	enum:__anon138	file:
VMODE_640_480_50I	macmodes.h	23;"	d
VMODE_640_480_60	kyro/fbdev.c	/^	VMODE_640_480_60,$/;"	e	enum:__anon138	file:
VMODE_640_480_60	macmodes.h	25;"	d
VMODE_640_480_60I	macmodes.h	24;"	d
VMODE_640_480_67	macmodes.h	26;"	d
VMODE_640_480_72	kyro/fbdev.c	/^	VMODE_640_480_72,$/;"	e	enum:__anon138	file:
VMODE_640_480_75	kyro/fbdev.c	/^	VMODE_640_480_75,$/;"	e	enum:__anon138	file:
VMODE_640_480_85	kyro/fbdev.c	/^	VMODE_640_480_85,$/;"	e	enum:__anon138	file:
VMODE_640_870_75P	macmodes.h	27;"	d
VMODE_720_400_85	kyro/fbdev.c	/^	VMODE_720_400_85,$/;"	e	enum:__anon138	file:
VMODE_768_576_50I	macmodes.h	28;"	d
VMODE_800_600_56	kyro/fbdev.c	/^	VMODE_800_600_56,$/;"	e	enum:__anon138	file:
VMODE_800_600_56	macmodes.h	29;"	d
VMODE_800_600_60	kyro/fbdev.c	/^	VMODE_800_600_60,$/;"	e	enum:__anon138	file:
VMODE_800_600_60	macmodes.h	30;"	d
VMODE_800_600_72	kyro/fbdev.c	/^	VMODE_800_600_72,$/;"	e	enum:__anon138	file:
VMODE_800_600_72	macmodes.h	31;"	d
VMODE_800_600_75	kyro/fbdev.c	/^	VMODE_800_600_75,$/;"	e	enum:__anon138	file:
VMODE_800_600_75	macmodes.h	32;"	d
VMODE_800_600_85	kyro/fbdev.c	/^	VMODE_800_600_85,$/;"	e	enum:__anon138	file:
VMODE_832_624_75	macmodes.h	33;"	d
VMODE_CHOOSE	macmodes.h	44;"	d
VMODE_MAX	macmodes.h	43;"	d
VMODE_NVRAM	macmodes.h	20;"	d
VMO_DOUBLE	atafb.c	181;"	d	file:
VMO_INTER	atafb.c	182;"	d	file:
VMO_PREMASK	atafb.c	183;"	d	file:
VM_CMD_QUEUE	sis/sis.h	/^    VM_CMD_QUEUE,$/;"	e	enum:_SIS_CMDTYPE
VM_CMD_QUEUE_CAP	sis/sis.h	137;"	d
VOODOO3_MAX_PIXCLOCK	tdfxfb.c	94;"	d	file:
VOODOO5_MAX_PIXCLOCK	tdfxfb.c	95;"	d	file:
VOUTC	pvr2fb.c	655;"	d	file:
VOVRCLK	mbx/regs.h	30;"	d
VOVRCLK_EN	mbx/reg_bits.h	55;"	d
VO_NTSC	pvr2fb.c	/^enum { VO_PAL, VO_NTSC, VO_VGA };$/;"	e	enum:__anon43	file:
VO_PAL	pvr2fb.c	/^enum { VO_PAL, VO_NTSC, VO_VGA };$/;"	e	enum:__anon43	file:
VO_VGA	pvr2fb.c	/^enum { VO_PAL, VO_NTSC, VO_VGA };$/;"	e	enum:__anon43	file:
VP_OFF	ps3fb.c	299;"	d	file:
VRAM_ADR_INC	g364fb.c	51;"	d	file:
VRSZ_EN	jz4750_ipu.h	70;"	d
VRSZ_LUT_BASE	jz4750_ipu.h	62;"	d
VSADR	mbx/regs.h	90;"	d
VSADR_SRCSTRIDE	mbx/reg_bits.h	299;"	d
VSADR_SRCSTRIDE	mbx/reg_bits.h	360;"	d
VSADR_XSTART	mbx/reg_bits.h	301;"	d
VSADR_XSTART	mbx/reg_bits.h	362;"	d
VSADR_YSTART	mbx/reg_bits.h	303;"	d
VSADR_YSTART	mbx/reg_bits.h	364;"	d
VSB	imsttfb.c	/^	VSB	= 18, \/* 0x48 *\/$/;"	e	enum:__anon143	file:
VSCADR	mbx/regs.h	86;"	d
VSCADR_BLEND_CUR	mbx/reg_bits.h	285;"	d
VSCADR_BLEND_CUR	mbx/reg_bits.h	346;"	d
VSCADR_BLEND_GFX	mbx/reg_bits.h	283;"	d
VSCADR_BLEND_GFX	mbx/reg_bits.h	344;"	d
VSCADR_BLEND_GLOB	mbx/reg_bits.h	280;"	d
VSCADR_BLEND_GLOB	mbx/reg_bits.h	341;"	d
VSCADR_BLEND_INV	mbx/reg_bits.h	279;"	d
VSCADR_BLEND_INV	mbx/reg_bits.h	340;"	d
VSCADR_BLEND_M	mbx/reg_bits.h	277;"	d
VSCADR_BLEND_M	mbx/reg_bits.h	338;"	d
VSCADR_BLEND_NONE	mbx/reg_bits.h	278;"	d
VSCADR_BLEND_NONE	mbx/reg_bits.h	339;"	d
VSCADR_BLEND_PIX	mbx/reg_bits.h	281;"	d
VSCADR_BLEND_PIX	mbx/reg_bits.h	342;"	d
VSCADR_BLEND_POS	mbx/reg_bits.h	282;"	d
VSCADR_BLEND_POS	mbx/reg_bits.h	343;"	d
VSCADR_BLEND_VID	mbx/reg_bits.h	284;"	d
VSCADR_BLEND_VID	mbx/reg_bits.h	345;"	d
VSCADR_COLKEYSRC	mbx/reg_bits.h	276;"	d
VSCADR_COLKEYSRC	mbx/reg_bits.h	337;"	d
VSCADR_COLKEY_EN	mbx/reg_bits.h	275;"	d
VSCADR_COLKEY_EN	mbx/reg_bits.h	336;"	d
VSCADR_STR_EN	mbx/reg_bits.h	274;"	d
VSCADR_STR_EN	mbx/reg_bits.h	335;"	d
VSCADR_VBASE_ADR	mbx/reg_bits.h	286;"	d
VSCADR_VBASE_ADR	mbx/reg_bits.h	347;"	d
VSCOEFF0	mbx/regs.h	117;"	d
VSCOEFF1	mbx/regs.h	118;"	d
VSCOEFF2	mbx/regs.h	119;"	d
VSCOEFF3	mbx/regs.h	120;"	d
VSCOEFF4	mbx/regs.h	121;"	d
VSCTRL	mbx/regs.h	80;"	d
VSCTRL_COSITED	mbx/reg_bits.h	254;"	d
VSCTRL_COSITED	mbx/reg_bits.h	315;"	d
VSCTRL_CSC_EN	mbx/reg_bits.h	253;"	d
VSCTRL_CSC_EN	mbx/reg_bits.h	314;"	d
VSCTRL_GAMMA_EN	mbx/reg_bits.h	252;"	d
VSCTRL_GAMMA_EN	mbx/reg_bits.h	313;"	d
VSCTRL_VPIXFMT	mbx/reg_bits.h	246;"	d
VSCTRL_VPIXFMT	mbx/reg_bits.h	307;"	d
VSCTRL_VPIXFMT_UY0VY1	mbx/reg_bits.h	248;"	d
VSCTRL_VPIXFMT_UY0VY1	mbx/reg_bits.h	309;"	d
VSCTRL_VPIXFMT_VY0UY1	mbx/reg_bits.h	249;"	d
VSCTRL_VPIXFMT_VY0UY1	mbx/reg_bits.h	310;"	d
VSCTRL_VPIXFMT_Y0UY1V	mbx/reg_bits.h	250;"	d
VSCTRL_VPIXFMT_Y0UY1V	mbx/reg_bits.h	311;"	d
VSCTRL_VPIXFMT_Y0VY1U	mbx/reg_bits.h	251;"	d
VSCTRL_VPIXFMT_Y0VY1U	mbx/reg_bits.h	312;"	d
VSCTRL_VPIXFMT_YUV12	mbx/reg_bits.h	247;"	d
VSCTRL_VPIXFMT_YUV12	mbx/reg_bits.h	308;"	d
VSCTRL_VSHEIGHT	mbx/reg_bits.h	258;"	d
VSCTRL_VSHEIGHT	mbx/reg_bits.h	319;"	d
VSCTRL_VSWIDTH	mbx/reg_bits.h	255;"	d
VSCTRL_VSWIDTH	mbx/reg_bits.h	316;"	d
VSS	atafb.c	175;"	d	file:
VSYNC	i810/i810_regs.h	153;"	d
VSYNCEND_MASK	intelfb/intelfbhw.h	239;"	d
VSYNCEND_SHIFT	intelfb/intelfbhw.h	240;"	d
VSYNCSTART_MASK	intelfb/intelfbhw.h	241;"	d
VSYNCSTART_SHIFT	intelfb/intelfbhw.h	242;"	d
VSYNC_A	intelfb/intelfbhw.h	206;"	d
VSYNC_B	intelfb/intelfbhw.h	215;"	d
VSYNC_N	jzlcd.h	64;"	d
VSYNC_P	jzlcd.h	63;"	d
VSYNC_PIPE_A_INTERRUPT	intelfb/intelfbhw.h	95;"	d
VSYNC_PIPE_B_INTERRUPT	intelfb/intelfbhw.h	97;"	d
VSYNC_POSITIVE	edid.h	125;"	d
VSyncEnd	matrox/matroxfb_base.h	/^	unsigned int VSyncEnd;$/;"	m	struct:my_timming
VSyncEnd	savage/savagefb.h	/^	unsigned int VSyncEnd;$/;"	m	struct:xtimings
VSyncStart	matrox/matroxfb_base.h	/^	unsigned int VSyncStart;$/;"	m	struct:my_timming
VSyncStart	savage/savagefb.h	/^	unsigned int VSyncStart;$/;"	m	struct:xtimings
VT	imsttfb.c	/^	VT	= 19, \/* 0x4C *\/$/;"	e	enum:__anon143	file:
VTOTAL	i810/i810_regs.h	151;"	d
VTOTAL_A	intelfb/intelfbhw.h	204;"	d
VTOTAL_B	intelfb/intelfbhw.h	213;"	d
VTOTAL_MASK	intelfb/intelfbhw.h	231;"	d
VTOTAL_SHIFT	intelfb/intelfbhw.h	232;"	d
VTotal	matrox/matroxfb_base.h	/^	unsigned int VTotal;$/;"	m	struct:my_timming
VTotal	savage/savagefb.h	/^	unsigned int VTotal;$/;"	m	struct:xtimings
VTotal	sis/vstruct.h	/^	unsigned short VTotal;$/;"	m	struct:SiS_ModeResInfo_S
VTotal	sis/vstruct.h	/^	unsigned short VTotal;$/;"	m	struct:SiS_StResInfo_S
VUBASE	mbx/regs.h	87;"	d
VUBASE_UBASE_ADR	mbx/reg_bits.h	291;"	d
VUBASE_UBASE_ADR	mbx/reg_bits.h	352;"	d
VUBASE_UVHALFSTR	mbx/reg_bits.h	290;"	d
VUBASE_UVHALFSTR	mbx/reg_bits.h	351;"	d
VVBASE	mbx/regs.h	88;"	d
VVBASE_VBASE_ADR	mbx/reg_bits.h	295;"	d
VVBASE_VBASE_ADR	mbx/reg_bits.h	356;"	d
VYUY	kyro/STG4000Reg.h	/^	UYVY, VYUY, YUYV, YVYU$/;"	e	enum:_OVRL_PIX_FORMAT
V_ACTIVE	edid.h	85;"	d
V_ACTIVE_HI	edid.h	84;"	d
V_ACTIVE_LO	edid.h	82;"	d
V_BAC_DISABLE_IDLE	pnx4008/dum.h	131;"	d
V_BAC_DISABLE_TRIG	pnx4008/dum.h	132;"	d
V_BAC_ENABLE	pnx4008/dum.h	130;"	d
V_BLANKING	edid.h	87;"	d
V_BLANKING_HI	edid.h	86;"	d
V_BLANKING_LO	edid.h	83;"	d
V_BORDER	edid.h	117;"	d
V_DBLSCAN	nvidia/nv_type.h	25;"	d
V_DUM_RESET	pnx4008/dum.h	133;"	d
V_FRONTPORCH	fbmon.c	974;"	d	file:
V_LCD_DISPLAY_ON	pnx4008/dum.h	146;"	d
V_LCD_STANDBY_OFF	pnx4008/dum.h	139;"	d
V_LCD_SYNC_ENABLE	pnx4008/dum.h	145;"	d
V_LCD_SYNC_FALL_H	pnx4008/dum.h	144;"	d
V_LCD_SYNC_FALL_L	pnx4008/dum.h	143;"	d
V_LCD_SYNC_RISE_H	pnx4008/dum.h	142;"	d
V_LCD_SYNC_RISE_L	pnx4008/dum.h	141;"	d
V_LCD_USE_9BIT_BUS	pnx4008/dum.h	140;"	d
V_MAX_RATE	edid.h	128;"	d
V_MIN_RATE	edid.h	127;"	d
V_MUX_RESET	pnx4008/dum.h	134;"	d
V_SCALE_SHIFT	jz4750_ipu.h	78;"	d
V_SIZE	edid.h	114;"	d
V_SIZE_HI	edid.h	111;"	d
V_SIZE_LO	edid.h	108;"	d
V_STRIDE	jz4750_ipu.h	119;"	d
V_SYNC_OFFSET	edid.h	102;"	d
V_SYNC_OFFSET_HI	edid.h	96;"	d
V_SYNC_OFFSET_LO	edid.h	92;"	d
V_SYNC_WIDTH	edid.h	101;"	d
V_SYNC_WIDTH_HI	edid.h	95;"	d
V_SYNC_WIDTH_LO	edid.h	93;"	d
V_UP_SCALE	jz4750_ipu.h	76;"	d
Vbbase_Colkey	mbx/reg_bits.h	267;"	d
Vbbase_Colkey	mbx/reg_bits.h	328;"	d
Vbbase_Glalpha	mbx/reg_bits.h	264;"	d
Vbbase_Glalpha	mbx/reg_bits.h	325;"	d
Vcmsk_colkey_m	mbx/reg_bits.h	271;"	d
Vcmsk_colkey_m	mbx/reg_bits.h	332;"	d
Version	riva/riva_hw.h	/^    U032 Version;$/;"	m	struct:_riva_hw_inst
VertBlankEnd	cirrusfb.c	/^	long VertBlankEnd;$/;"	m	struct:cirrusfb_regs	file:
VertBlankStart	cirrusfb.c	/^	long VertBlankStart;$/;"	m	struct:cirrusfb_regs	file:
VertDispEnd	cirrusfb.c	/^	long VertDispEnd;$/;"	m	struct:cirrusfb_regs	file:
VertRes	cirrusfb.c	/^	long VertRes;		\/* the physical y resolution in scanlines *\/$/;"	m	struct:cirrusfb_regs	file:
VertSyncEnd	cirrusfb.c	/^	long VertSyncEnd;$/;"	m	struct:cirrusfb_regs	file:
VertSyncStart	cirrusfb.c	/^	long VertSyncStart;$/;"	m	struct:cirrusfb_regs	file:
VertTotal	cirrusfb.c	/^	long VertTotal;$/;"	m	struct:cirrusfb_regs	file:
Vertex	riva/riva_hw.h	/^    } Vertex[16];$/;"	m	struct:__anon72	typeref:struct:__anon72::__anon73
VerticalRetraceWait	savage/savagefb.h	/^static inline void VerticalRetraceWait(struct savagefb_par *par)$/;"	f
VideoInControl	kyro/STG4000Reg.h	/^	volatile unsigned long VideoInControl;	\/* 0x002C *\/$/;"	m	struct:__anon136
VideoInReg0CtrlA	kyro/STG4000Reg.h	/^	volatile unsigned long VideoInReg0CtrlA;	\/* 0x0030 *\/$/;"	m	struct:__anon136
VideoInReg0CtrlB	kyro/STG4000Reg.h	/^	volatile unsigned long VideoInReg0CtrlB;	\/* 0x0034 *\/$/;"	m	struct:__anon136
VideoInReg1CtrlA	kyro/STG4000Reg.h	/^	volatile unsigned long VideoInReg1CtrlA;	\/* 0x0038 *\/$/;"	m	struct:__anon136
VideoInReg1CtrlB	kyro/STG4000Reg.h	/^	volatile unsigned long VideoInReg1CtrlB;	\/* 0x003C *\/$/;"	m	struct:__anon136
VideoInStatus	kyro/STG4000Reg.h	/^	volatile unsigned long VideoInStatus;	\/* 0x0018 *\/$/;"	m	struct:__anon136
VideoMemoryAddress	sis/vstruct.h	/^	unsigned char SISIOMEMTYPE	*VideoMemoryAddress;$/;"	m	struct:SiS_Private
VideoMemorySize	sis/vstruct.h	/^	unsigned int			VideoMemorySize;$/;"	m	struct:SiS_Private
VideoSenseDataOffset	sis/initdef.h	688;"	d
VirtualRomBase	sis/vstruct.h	/^	unsigned char 			*VirtualRomBase;$/;"	m	struct:SiS_Private
Vsadr_Srcstride	mbx/reg_bits.h	300;"	d
Vsadr_Srcstride	mbx/reg_bits.h	361;"	d
Vsadr_Xstart	mbx/reg_bits.h	302;"	d
Vsadr_Xstart	mbx/reg_bits.h	363;"	d
Vsadr_Ystart	mbx/reg_bits.h	304;"	d
Vsadr_Ystart	mbx/reg_bits.h	365;"	d
Vscadr_Vbase_Adr	mbx/reg_bits.h	287;"	d
Vscadr_Vbase_Adr	mbx/reg_bits.h	348;"	d
Vsctrl_Height	mbx/reg_bits.h	259;"	d
Vsctrl_Height	mbx/reg_bits.h	320;"	d
Vsctrl_Width	mbx/reg_bits.h	256;"	d
Vsctrl_Width	mbx/reg_bits.h	317;"	d
Vubase_Ubase_Adr	mbx/reg_bits.h	292;"	d
Vubase_Ubase_Adr	mbx/reg_bits.h	353;"	d
Vvbase_Vbase_Adr	mbx/reg_bits.h	296;"	d
Vvbase_Vbase_Adr	mbx/reg_bits.h	357;"	d
W100_CFG_BASE	w100fb.h	226;"	d
W100_CFG_LEN	w100fb.h	227;"	d
W100_FB_BASE	w100fb.c	75;"	d	file:
W100_REG_BASE	w100fb.h	228;"	d
W100_REG_LEN	w100fb.h	229;"	d
W100_SUSPEND_ALL	w100fb.c	61;"	d	file:
W100_SUSPEND_EXTMEM	w100fb.c	60;"	d	file:
WAIT_COUNT	i810/i810.h	130;"	d
WAIT_FIFO	pm2fb.c	/^static inline void WAIT_FIFO(struct pm2fb_par *p, u32 a)$/;"	f	file:
WAIT_FIFO	pm2fb.c	192;"	d	file:
WAIT_FOR_EVNT	i810/i810.h	71;"	d
WAT_CMAP_OFFSET	gxt4500.c	120;"	d	file:
WAT_CTRL	gxt4500.c	121;"	d	file:
WAT_CTRL_NO_INC	gxt4500.c	123;"	d	file:
WAT_CTRL_SEL_B	gxt4500.c	122;"	d	file:
WAT_FMT	gxt4500.c	112;"	d	file:
WAT_FMT_16BIT_1555	gxt4500.c	115;"	d	file:
WAT_FMT_16BIT_565	gxt4500.c	114;"	d	file:
WAT_FMT_24BIT	gxt4500.c	113;"	d	file:
WAT_FMT_32BIT	gxt4500.c	116;"	d	file:
WAT_FMT_8BIT	gxt4500.c	118;"	d	file:
WAT_FMT_8BIT_332	gxt4500.c	117;"	d	file:
WAT_FMT_NO_CMAP	gxt4500.c	119;"	d	file:
WAT_GAMMA_CTRL	gxt4500.c	124;"	d	file:
WAT_GAMMA_DISABLE	gxt4500.c	125;"	d	file:
WAT_OVL_CTRL	gxt4500.c	126;"	d	file:
WClut	cirrusfb.c	/^static void WClut(struct cirrusfb_info *cinfo, unsigned char regnum, unsigned char red,$/;"	f	file:
WFILL	kyro/STG4000Reg.h	15;"	d
WGen	cirrusfb.c	/^static void WGen(const struct cirrusfb_info *cinfo,$/;"	f	file:
WHDR	cirrusfb.c	/^static void WHDR(const struct cirrusfb_info *cinfo, unsigned char val)$/;"	f	file:
WHEIGHT	hpfb.c	56;"	d	file:
WHITE_ROP	i810/i810.h	32;"	d
WIDTH	hitfb.c	32;"	d	file:
WIDTH	ps3fb.c	294;"	d	file:
WIDTH_SHIFT	intelfb/intelfbhw.h	513;"	d
WIN_ALPHA_COLOR	au1200fb.c	101;"	d	file:
WIN_ALPHA_MODE	au1200fb.c	102;"	d	file:
WIN_BUFFER_FORMAT	au1200fb.c	105;"	d	file:
WIN_BUFFER_SCALE	au1200fb.c	112;"	d	file:
WIN_CHANNEL	au1200fb.c	104;"	d	file:
WIN_COLORKEY_MODE	au1200fb.c	109;"	d	file:
WIN_COLOR_ORDER	au1200fb.c	106;"	d	file:
WIN_DOUBLE_BUFFER_MODE	au1200fb.c	110;"	d	file:
WIN_ENABLE	au1200fb.c	113;"	d	file:
WIN_PIXEL_ORDER	au1200fb.c	107;"	d	file:
WIN_POSITION	au1200fb.c	100;"	d	file:
WIN_PRIORITY	au1200fb.c	103;"	d	file:
WIN_RAM_ARRAY_MODE	au1200fb.c	111;"	d	file:
WIN_SIZE	au1200fb.c	108;"	d	file:
WLMAX	matrox/matroxfb_g450.c	31;"	d	file:
WLMAX	matrox/matroxfb_maven.c	66;"	d	file:
WLWH	kyro/STG4000Reg.h	/^	volatile unsigned long WLWH;	\/* 0x0120 *\/$/;"	m	struct:__anon136
WMOVE	hpfb.c	58;"	d	file:
WMRR	hpfb.c	51;"	d	file:
WPMINFO	matrox/matroxfb_base.h	534;"	d
WPMINFO	matrox/matroxfb_base.h	551;"	d
WPMINFO2	matrox/matroxfb_base.h	533;"	d
WPMINFO2	matrox/matroxfb_base.h	550;"	d
WRAP_BUF_BASE_VALUE	w100fb.h	236;"	d
WRAP_BUF_TOP_VALUE	w100fb.h	237;"	d
WRITE_ALPHA	intelfb/intelfbhw.h	496;"	d
WRITE_BYTE	stifb.c	159;"	d	file:
WRITE_BYTE	stifb.c	165;"	d	file:
WRITE_IMAGE_COLOR	stifb.c	/^WRITE_IMAGE_COLOR(struct stifb_info *fb, int index, int color) $/;"	f	file:
WRITE_PUT	nvidia/nv_local.h	89;"	d
WRITE_RGB	intelfb/intelfbhw.h	497;"	d
WRITE_WORD	stifb.c	160;"	d	file:
WRITE_WORD	stifb.c	169;"	d	file:
WRN_MSG	intelfb/intelfb.h	90;"	d
WR_ACCESS	omap/sossi.c	53;"	d	file:
WR_GRAM_CMD	9331/umido_slcd_ILI9331.h	7;"	d
WR_GRAM_CMD	jz_kgm_spfd5420a.h	197;"	d
WR_GRAM_CMD	umido_slcd_ILI9331.h	7;"	d
WSFR	cirrusfb.c	/^static void WSFR(struct cirrusfb_info *cinfo, unsigned char val)$/;"	f	file:
WSFR2	cirrusfb.c	/^static void WSFR2(struct cirrusfb_info *cinfo, unsigned char val)$/;"	f	file:
WWIDTH	hpfb.c	57;"	d	file:
W_COEF_MSK	jz4750_ipu.h	131;"	d
WaitTillIdle	matrox/matroxfb_base.h	740;"	d
WaitVSyncPossible	nvidia/nv_type.h	/^	int WaitVSyncPossible;$/;"	m	struct:nvidia_par
WidthHeight	riva/riva_hw.h	/^        U032 WidthHeight;$/;"	m	struct:__anon64::__anon65
WidthHeight	riva/riva_hw.h	/^    U032 WidthHeight;$/;"	m	struct:__anon60
WidthHeight	riva/riva_hw.h	/^    U032 WidthHeight;$/;"	m	struct:__anon61
WidthHeight	riva/riva_hw.h	/^    U032 WidthHeight;$/;"	m	struct:__anon62
WidthHeight	riva/riva_hw.h	/^    U032 WidthHeight;$/;"	m	struct:__anon63
WidthHeightC	riva/riva_hw.h	/^    U032 WidthHeightC;$/;"	m	struct:__anon64
WidthHeightIn	riva/riva_hw.h	/^    U032 WidthHeightIn;$/;"	m	struct:__anon63
WidthHeightInD	riva/riva_hw.h	/^    U032 WidthHeightInD;$/;"	m	struct:__anon64
WidthHeightInE	riva/riva_hw.h	/^    U032 WidthHeightInE;$/;"	m	struct:__anon64
WidthHeightOutD	riva/riva_hw.h	/^    U032 WidthHeightOutD;$/;"	m	struct:__anon64
WidthHeightOutE	riva/riva_hw.h	/^    U032 WidthHeightOutE;$/;"	m	struct:__anon64
XCLK	aty/aty128fb.c	/^	u16 XCLK;$/;"	m	struct:__anon103	file:
XCLK_max_freq	aty/aty128fb.c	/^	u32 XCLK_max_freq;$/;"	m	struct:__anon103	file:
XCLK_max_freq	aty/atyfb.h	/^	u16 XCLK_max_freq;$/;"	m	struct:__anon100
XCLK_min_freq	aty/aty128fb.c	/^	u32 XCLK_min_freq;$/;"	m	struct:__anon103	file:
XCLK_ref_divider	aty/aty128fb.c	/^	u16 XCLK_ref_divider;$/;"	m	struct:__anon103	file:
XCLK_ref_freq	aty/aty128fb.c	/^	u16 XCLK_ref_freq;$/;"	m	struct:__anon103	file:
XChar	sis/vstruct.h	/^	unsigned char  XChar;$/;"	m	struct:SiS_ModeResInfo_S
XGI_20	sis/vgatypes.h	/^    XGI_20  = 75,$/;"	e	enum:_SIS_CHIP_TYPE
XGI_40	sis/vgatypes.h	/^    XGI_40,$/;"	e	enum:_SIS_CHIP_TYPE
XOR_ROP	i810/i810.h	34;"	d
XRes	sis/vstruct.h	/^	unsigned short XRes;$/;"	m	struct:SiS_Ext2
XSTI_TO_FXSTART	console/newport_con.c	71;"	d	file:
XY_COLOR_BLT_CMD	intelfb/intelfbhw.h	484;"	d
XY_MONO_PAT_BLT_CMD	intelfb/intelfbhw.h	488;"	d
XY_MONO_SRC_BLT_CMD	intelfb/intelfbhw.h	489;"	d
XY_MONO_SRC_IMM_BLT_CMD	intelfb/intelfbhw.h	490;"	d
XY_SETUP_CLIP_BLT_CMD	intelfb/intelfbhw.h	485;"	d
XY_SRC_COPY_BLT_CMD	intelfb/intelfbhw.h	486;"	d
X_DEC	sis/sis_accel.h	84;"	d
X_INC	sis/sis_accel.h	83;"	d
X_OFF	ps3fb.c	292;"	d	file:
X_V2_VID_MEM_START	cyber2000fb.h	88;"	d
X_V2_VID_SRC_WIDTH	cyber2000fb.h	89;"	d
X_V2_VID_SRC_WIN_WIDTH	cyber2000fb.h	94;"	d
X_V2_X_END	cyber2000fb.h	91;"	d
X_V2_X_START	cyber2000fb.h	90;"	d
X_V2_Y_END	cyber2000fb.h	93;"	d
X_V2_Y_START	cyber2000fb.h	92;"	d
Xres	au1200fb.c	345;"	d	file:
YCSenseDataOffset	sis/initdef.h	687;"	d
YChar	sis/vstruct.h	/^	unsigned char  YChar;$/;"	m	struct:SiS_ModeResInfo_S
YPbPr525i	sis/initdef.h	214;"	d
YPbPr525p	sis/initdef.h	212;"	d
YPbPr750p	sis/initdef.h	213;"	d
YPbPr750pVCLK	sis/initdef.h	556;"	d
YPbPrHiVision	sis/initdef.h	215;"	d
YPbPrModeMask	sis/initdef.h	216;"	d
YRGBSCALE	i810/i810_regs.h	106;"	d
YRGB_VPH	i810/i810_regs.h	97;"	d
YRes	sis/vstruct.h	/^	unsigned short YRes;$/;"	m	struct:SiS_Ext2
YUVBUFFER	pnx4008/sdum.h	54;"	d
YUV_CSC_C0	jz4750_ipu.h	247;"	d
YUV_CSC_C0	jz4750_ipu.h	259;"	d
YUV_CSC_C1	jz4750_ipu.h	248;"	d
YUV_CSC_C1	jz4750_ipu.h	260;"	d
YUV_CSC_C2	jz4750_ipu.h	249;"	d
YUV_CSC_C2	jz4750_ipu.h	261;"	d
YUV_CSC_C3	jz4750_ipu.h	250;"	d
YUV_CSC_C3	jz4750_ipu.h	262;"	d
YUV_CSC_C4	jz4750_ipu.h	251;"	d
YUV_CSC_C4	jz4750_ipu.h	263;"	d
YUV_CSC_OFFPARA	jz4750_ipu.h	256;"	d
YUV_PKG_OUT_OFT_BIT	jz4750_ipu.h	290;"	d
YUV_PKG_OUT_OFT_MASK	jz4750_ipu.h	291;"	d
YUV_PKG_OUT_OFT_UY0VY1	jz4750_ipu.h	298;"	d
YUV_PKG_OUT_OFT_UY1VY0	jz4750_ipu.h	294;"	d
YUV_PKG_OUT_OFT_VY0UY1	jz4750_ipu.h	299;"	d
YUV_PKG_OUT_OFT_VY1UY0	jz4750_ipu.h	295;"	d
YUV_PKG_OUT_OFT_Y0UY1V	jz4750_ipu.h	296;"	d
YUV_PKG_OUT_OFT_Y0VY1U	jz4750_ipu.h	297;"	d
YUV_PKG_OUT_OFT_Y1UY0V	jz4750_ipu.h	292;"	d
YUV_PKG_OUT_OFT_Y1VY0U	jz4750_ipu.h	293;"	d
YUYV	kyro/STG4000Reg.h	/^	UYVY, VYUY, YUYV, YVYU$/;"	e	enum:_OVRL_PIX_FORMAT
YVYU	kyro/STG4000Reg.h	/^	UYVY, VYUY, YUYV, YVYU$/;"	e	enum:_OVRL_PIX_FORMAT
Y_DEC	sis/sis_accel.h	86;"	d
Y_INC	sis/sis_accel.h	85;"	d
Y_OFF	ps3fb.c	293;"	d	file:
Y_V2_DDA_X_INC	cyber2000fb.h	96;"	d
Y_V2_DDA_Y_INC	cyber2000fb.h	97;"	d
Y_V2_VID_DISP_CTL1	cyber2000fb.h	100;"	d
Y_V2_VID_FIFO_CTL	cyber2000fb.h	98;"	d
Y_V2_VID_FIFO_CTL1	cyber2000fb.h	101;"	d
Y_V2_VID_FMT	cyber2000fb.h	99;"	d
Yres	au1200fb.c	346;"	d	file:
YuvCsc	jz4750_ipu.h	/^struct YuvCsc$/;"	s
YuvStride	jz4750_ipu.h	/^struct YuvStride$/;"	s
ZBufferAGPRemap	kyro/STG4000Reg.h	/^	volatile unsigned long ZBufferAGPRemap;	\/* 0x0C30 *\/$/;"	m	struct:__anon136
ZBufferOffset	riva/riva_hw.h	/^    U032 ZBufferOffset;$/;"	m	struct:__anon80
Z_BUFFER	i810/i810.h	81;"	d
_15BPP	kyro/STG4000Reg.h	/^	_8BPP = 0, _15BPP, _16BPP, _24BPP, _32BPP$/;"	e	enum:_PIXEL_FORMAT
_16BPP	kyro/STG4000Reg.h	/^	_8BPP = 0, _15BPP, _16BPP, _24BPP, _32BPP$/;"	e	enum:_PIXEL_FORMAT
_24BPP	kyro/STG4000Reg.h	/^	_8BPP = 0, _15BPP, _16BPP, _24BPP, _32BPP$/;"	e	enum:_PIXEL_FORMAT
_32BPP	kyro/STG4000Reg.h	/^	_8BPP = 0, _15BPP, _16BPP, _24BPP, _32BPP$/;"	e	enum:_PIXEL_FORMAT
_3DParamReadAGPRemap	kyro/STG4000Reg.h	/^	volatile unsigned long _3DParamReadAGPRemap;	\/* 0x0C2C *\/$/;"	m	struct:__anon136
_3DParamReadThresh	kyro/STG4000Reg.h	/^	volatile unsigned long _3DParamReadThresh;	\/* 0x0C20 *\/$/;"	m	struct:__anon136
_3DParamReadTrans	kyro/STG4000Reg.h	/^	volatile unsigned long _3DParamReadTrans;	\/* 0x0C14 *\/$/;"	m	struct:__anon136
_3DPtrReadAGPRemap	kyro/STG4000Reg.h	/^	volatile unsigned long _3DPtrReadAGPRemap;	\/* 0x0C28 *\/$/;"	m	struct:__anon136
_3DPtrReadThresh	kyro/STG4000Reg.h	/^	volatile unsigned long _3DPtrReadThresh;	\/* 0x0C1C *\/$/;"	m	struct:__anon136
_3DPtrReadTrans	kyro/STG4000Reg.h	/^	volatile unsigned long _3DPtrReadTrans;	\/* 0x0C10 *\/$/;"	m	struct:__anon136
_3DRegionReadAGPRemap	kyro/STG4000Reg.h	/^	volatile unsigned long _3DRegionReadAGPRemap;	\/* 0x0C24 *\/$/;"	m	struct:__anon136
_3DRegionReadThresh	kyro/STG4000Reg.h	/^	volatile unsigned long _3DRegionReadThresh;	\/* 0x0C18 *\/$/;"	m	struct:__anon136
_3DRegionReadTrans	kyro/STG4000Reg.h	/^	volatile unsigned long _3DRegionReadTrans;	\/* 0x0C0C *\/$/;"	m	struct:__anon136
_8BPP	kyro/STG4000Reg.h	/^	_8BPP = 0, _15BPP, _16BPP, _24BPP, _32BPP$/;"	e	enum:_PIXEL_FORMAT
_AU1100LCD_H	au1100fb.h	31;"	d
_AU1200LCD_H	au1200fb.h	30;"	d
_AU1200LCD_H	au1200fb.h	316;"	d
_A_LCD_RESET	omap/lcd_sx1.c	45;"	d	file:
_A_LCD_SSC_A0	omap/lcd_sx1.c	47;"	d	file:
_A_LCD_SSC_CS	omap/lcd_sx1.c	46;"	d	file:
_BLEND_MODE	kyro/STG4000Reg.h	/^typedef enum _BLEND_MODE {$/;"	g
_C	omap/omapfb_main.c	1610;"	d	file:
_C	omap/omapfb_main.c	1618;"	d	file:
_DISPC_H	omap/dispc.h	2;"	d
_FBCON_ROTATE_H	console/fbcon_rotate.h	12;"	d
_FB_DRAW_H	fb_draw.h	2;"	d
_INIT301_H_	sis/init301.h	54;"	d
_INITDEF_	sis/initdef.h	54;"	d
_INIT_H_	sis/init.h	54;"	d
_INTELFBHW_H	intelfb/intelfbhw.h	2;"	d
_INTELFB_H	intelfb/intelfb.h	2;"	d
_IPU_H_	jz4750_ipu.h	2;"	d
_LUT_USES	kyro/STG4000Reg.h	/^typedef enum _LUT_USES {$/;"	g
_LXFB_H_	geode/lxfb.h	2;"	d
_MAC_TYPE	imacfb.c	/^typedef enum _MAC_TYPE {$/;"	g	file:
_NV_FENCE	nvidia/nv_local.h	84;"	d
_NV_FENCE	nvidia/nv_local.h	86;"	d
_OUTREGP	aty/radeonfb.h	/^static inline void _OUTREGP(struct radeonfb_info *rinfo, u32 addr,$/;"	f
_OVRL_PIX_FORMAT	kyro/STG4000Reg.h	/^typedef enum _OVRL_PIX_FORMAT {$/;"	g
_OVRL_SRC_DEST	kyro/STG4000OverlayDevice.c	/^typedef struct _OVRL_SRC_DEST {$/;"	s	file:
_P	omap/omapfb_main.c	1611;"	d	file:
_P	omap/omapfb_main.c	1617;"	d	file:
_PIXEL_FORMAT	kyro/STG4000Reg.h	/^typedef enum _PIXEL_FORMAT {$/;"	g
_PanelType00	sis/initdef.h	595;"	d
_PanelType01	sis/initdef.h	596;"	d
_PanelType02	sis/initdef.h	597;"	d
_PanelType03	sis/initdef.h	598;"	d
_PanelType04	sis/initdef.h	599;"	d
_PanelType05	sis/initdef.h	600;"	d
_PanelType06	sis/initdef.h	601;"	d
_PanelType07	sis/initdef.h	602;"	d
_PanelType08	sis/initdef.h	603;"	d
_PanelType09	sis/initdef.h	604;"	d
_PanelType0A	sis/initdef.h	605;"	d
_PanelType0B	sis/initdef.h	606;"	d
_PanelType0C	sis/initdef.h	607;"	d
_PanelType0D	sis/initdef.h	608;"	d
_PanelType0E	sis/initdef.h	609;"	d
_PanelType0F	sis/initdef.h	610;"	d
_SBUSLIB_H	sbuslib.h	3;"	d
_SISFB_ACCEL_H	sis/sis_accel.h	34;"	d
_SISFB_MAIN	sis/sis_main.h	25;"	d
_SIS_CHIP_TYPE	sis/vgatypes.h	/^typedef enum _SIS_CHIP_TYPE {$/;"	g
_SIS_CMDTYPE	sis/sis.h	/^enum _SIS_CMDTYPE {$/;"	g
_SIS_H_	sis/sis.h	25;"	d
_SIS_LCD_TYPE	sis/sis.h	/^enum _SIS_LCD_TYPE {$/;"	g
_SIS_OSDEF_H_	sis/osdef.h	55;"	d
_STG4000INTERFACE_H	kyro/STG4000Interface.h	12;"	d
_STG4000REG_H	kyro/STG4000Reg.h	12;"	d
_VB_LCDHIndex	sis/vstruct.h	/^	unsigned char  _VB_LCDHIndex;$/;"	m	struct:SiS_VBMode
_VB_LCDVIndex	sis/vstruct.h	/^	unsigned char  _VB_LCDVIndex;$/;"	m	struct:SiS_VBMode
_VERMILION_H_	vermilion/vermilion.h	30;"	d
_VGATYPES_H_	sis/vgatypes.h	54;"	d
_VIDEO_ATAFB_H	atafb.h	2;"	d
_VIDEO_ATAFB_UTILS_H	atafb_utils.h	2;"	d
_VIDEO_FBCON_H	console/fbcon.h	12;"	d
_VIDEO_MACMODES_H	macmodes.h	12;"	d
_VSTRUCT_H_	sis/vstruct.h	54;"	d
_W100FB_H	w100fb.h	21;"	d
__DISPLAY_GX1_H__	geode/display_gx1.h	16;"	d
__DISPLAY_GX_H__	geode/display_gx.h	12;"	d
__EDID_H__	edid.h	19;"	d
__G450_PLL_H__	matrox/g450_pll.h	2;"	d
__GEODEFB_H__	geode/geodefb.h	13;"	d
__I810_H__	i810/i810.h	14;"	d
__I810_MAIN_H__	i810/i810_main.h	15;"	d
__I810_REGS_H__	i810/i810_regs.h	30;"	d
__INPLL	aty/radeonfb.h	/^static inline u32 __INPLL(struct radeonfb_info *rinfo, u32 addr)$/;"	f
__JZ4740_SLCD_H__	jz4740_slcd.h	17;"	d
__JZ4750_LCD_H__	9331/jz4750_lcd.h	13;"	d
__JZ4750_LCD_H__	jz4750_lcd.h	13;"	d
__JZ4750_LCD_H__	l009_bak/jz4750_lcd.h	13;"	d
__JZ4750_TVE_H__	jz4750_tve.h	2;"	d
__JZ4750_TVE_H__	l009_bak/jz4750_tve.h	2;"	d
__JZLCD_H__	jzlcd.h	12;"	d
__JZ_KGM_SPF5420A_H__	jz_kgm_spfd5420a.h	192;"	d
__JZ_KGM_TOPPOLY_TD043MGEB1_H__	jz_toppoly_td043mgeb1.h	3;"	d
__LTV350QV_H	backlight/ltv350qv.h	11;"	d
__MATROXFB_ACCEL_H__	matrox/matroxfb_accel.h	2;"	d
__MATROXFB_CRTC2_H__	matrox/matroxfb_crtc2.h	2;"	d
__MATROXFB_DAC1064_H__	matrox/matroxfb_DAC1064.h	2;"	d
__MATROXFB_G450_H__	matrox/matroxfb_g450.h	2;"	d
__MATROXFB_H__	matrox/matroxfb_base.h	9;"	d
__MATROXFB_MAVEN_H__	matrox/matroxfb_maven.h	2;"	d
__MATROXFB_MISC_H__	matrox/matroxfb_misc.h	2;"	d
__MATROXFB_TI3026_H__	matrox/matroxfb_Ti3026.h	2;"	d
__NVREG_H_	riva/nvreg.h	27;"	d
__NV_LOCAL_H__	nvidia/nv_local.h	51;"	d
__NV_PROTO_H__	nvidia/nv_proto.h	4;"	d
__NV_STRUCT_H__	riva/nv_type.h	4;"	d
__NV_TYPE_H__	nvidia/nv_type.h	2;"	d
__OLD_VIDIOC_	matrox/matroxfb_base.c	104;"	d	file:
__OUTPLL	aty/radeonfb.h	/^static inline void __OUTPLL(struct radeonfb_info *rinfo, unsigned int index,$/;"	f
__OUTPLLP	aty/radeonfb.h	/^static inline void __OUTPLLP(struct radeonfb_info *rinfo, unsigned int index,$/;"	f
__PNX008_DUM_H__	pnx4008/dum.h	13;"	d
__PXAFB_H__	pxafb.h	2;"	d
__RADEONFB_H__	aty/radeonfb.h	2;"	d
__REGS_2700G_	mbx/regs.h	2;"	d
__REG_2700G	mbx/regs.h	6;"	d
__REG_BITS_2700G_	mbx/reg_bits.h	2;"	d
__RIVAFB_H	riva/rivafb.h	2;"	d
__RIVA_HW_H__	riva/riva_hw.h	49;"	d
__S3C2410FB_H	s3c2410fb.h	26;"	d
__SAVAGEFB_H__	savage/savagefb.h	13;"	d
__UMIDO_ILI9331_H__	9331/umido_slcd_ILI9331.h	2;"	d
__UMIDO_ILI9331_H__	umido_slcd_ILI9331.h	2;"	d
__VIDEO_CS5530_H__	geode/video_cs5530.h	16;"	d
__VIDEO_GX_H__	geode/video_gx.h	12;"	d
__cg14_reset	cg14.c	/^static void __cg14_reset(struct cg14_par *par)$/;"	f	file:
__dac_i_read	sstfb.c	/^static u32 __dac_i_read(u8 __iomem *vbase, u8 reg)$/;"	f	file:
__dac_i_write	sstfb.c	/^static void __dac_i_write(u8 __iomem *vbase, u8 reg,u8 val)$/;"	f	file:
__devinitdata	arkfb.c	/^static struct pci_device_id ark_devices[] __devinitdata = {$/;"	v	typeref:struct:ark_devices	file:
__devinitdata	asiliantfb.c	/^static struct fb_fix_screeninfo asiliantfb_fix __devinitdata = {$/;"	v	typeref:struct:asiliantfb_fix	file:
__devinitdata	asiliantfb.c	/^static struct fb_var_screeninfo asiliantfb_var __devinitdata = {$/;"	v	typeref:struct:asiliantfb_var	file:
__devinitdata	asiliantfb.c	/^static struct pci_device_id asiliantfb_pci_tbl[] __devinitdata = {$/;"	v	typeref:struct:asiliantfb_pci_tbl	file:
__devinitdata	aty/aty128fb.c	/^static char *mode_option __devinitdata = NULL;$/;"	v	file:
__devinitdata	aty/aty128fb.c	/^static const char *r128_family[] __devinitdata = {$/;"	v	file:
__devinitdata	aty/aty128fb.c	/^static int backlight __devinitdata = 0;$/;"	v	file:
__devinitdata	aty/aty128fb.c	/^static int backlight __devinitdata = 1;$/;"	v	file:
__devinitdata	aty/aty128fb.c	/^static int default_cmode __devinitdata = CMODE_8;$/;"	v	file:
__devinitdata	aty/aty128fb.c	/^static int default_crt_on __devinitdata = 0;$/;"	v	file:
__devinitdata	aty/aty128fb.c	/^static int default_lcd_on __devinitdata = 1;$/;"	v	file:
__devinitdata	aty/aty128fb.c	/^static int default_vmode __devinitdata = VMODE_1024_768_60;$/;"	v	file:
__devinitdata	aty/aty128fb.c	/^static struct fb_fix_screeninfo aty128fb_fix __devinitdata = {$/;"	v	typeref:struct:aty128fb_fix	file:
__devinitdata	aty/aty128fb.c	/^static struct fb_var_screeninfo default_var __devinitdata = {$/;"	v	typeref:struct:default_var	file:
__devinitdata	aty/aty128fb.c	/^static struct fb_videomode defaultmode __devinitdata = {$/;"	v	typeref:struct:defaultmode	file:
__devinitdata	aty/atyfb_base.c	/^static char *aty_ct_ram[8] __devinitdata = {$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static char *aty_gx_ram[8] __devinitdata = {$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static char ram_dram[] __devinitdata = "DRAM";$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static char ram_edo[] __devinitdata = "EDO";$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static char ram_off[] __devinitdata = "OFF";$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static char ram_resv[] __devinitdata = "RESV";$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static char ram_sdram32[] __devinitdata = "SDRAM (2:1) (32-bit)";$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static char ram_sdram[] __devinitdata = "SDRAM (1:1)";$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static char ram_sgram[] __devinitdata = "SGRAM (1:1)";$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static char ram_vram[] __devinitdata = "VRAM";$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static int backlight __devinitdata = 0;$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static int backlight __devinitdata = 1;$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static int comp_sync __devinitdata = -1;$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static int default_cmode __devinitdata = CMODE_CHOOSE;$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static int default_vmode __devinitdata = VMODE_CHOOSE;$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static struct fb_fix_screeninfo atyfb_fix __devinitdata = {$/;"	v	typeref:struct:atyfb_fix	file:
__devinitdata	aty/atyfb_base.c	/^static unsigned int mach64_count __devinitdata = 0;$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static unsigned long phys_guiregbase[FB_MAX] __devinitdata = { 0, };$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static unsigned long phys_size[FB_MAX] __devinitdata = { 0, };$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^static unsigned long phys_vmembase[FB_MAX] __devinitdata = { 0, };$/;"	v	file:
__devinitdata	aty/atyfb_base.c	/^} aty_chips[] __devinitdata = {$/;"	v	typeref:struct:__anon97	file:
__devinitdata	bw2.c	/^static u8 bw2regs_1600[] __devinitdata = {$/;"	v	file:
__devinitdata	bw2.c	/^static u8 bw2regs_66hz[] __devinitdata = {$/;"	v	file:
__devinitdata	bw2.c	/^static u8 bw2regs_76hz[] __devinitdata = {$/;"	v	file:
__devinitdata	bw2.c	/^static u8 bw2regs_analog[] __devinitdata = {$/;"	v	file:
__devinitdata	bw2.c	/^static u8 bw2regs_ecl[] __devinitdata = {$/;"	v	file:
__devinitdata	cg14.c	/^static struct sbus_mmap_map __cg14_mmap_map[CG14_MMAP_ENTRIES] __devinitdata = {$/;"	v	typeref:struct:__cg14_mmap_map	file:
__devinitdata	cg3.c	/^static u8 *cg3_regvals[] __devinitdata = {$/;"	v	file:
__devinitdata	cg3.c	/^static u8 cg3regvals_66hz[] __devinitdata = {	\/* 1152 x 900, 66 Hz *\/$/;"	v	file:
__devinitdata	cg3.c	/^static u8 cg3regvals_76hz[] __devinitdata = {	\/* 1152 x 900, 76 Hz *\/$/;"	v	file:
__devinitdata	cg3.c	/^static u8 cg3regvals_rdi[] __devinitdata = {	\/* 640 x 480, cgRDI *\/$/;"	v	file:
__devinitdata	cg3.c	/^static u_char cg3_dacvals[] __devinitdata = {$/;"	v	file:
__devinitdata	chipsfb.c	/^static struct fb_fix_screeninfo chipsfb_fix __devinitdata = {$/;"	v	typeref:struct:chipsfb_fix	file:
__devinitdata	chipsfb.c	/^static struct fb_var_screeninfo chipsfb_var __devinitdata = {$/;"	v	typeref:struct:chipsfb_var	file:
__devinitdata	cyblafb.c	/^static char *mode __devinitdata = NULL;$/;"	v	file:
__devinitdata	cyblafb.c	/^static int bpp __devinitdata = 8;$/;"	v	file:
__devinitdata	cyblafb.c	/^static int crt __devinitdata;$/;"	v	file:
__devinitdata	cyblafb.c	/^static int fp __devinitdata;$/;"	v	file:
__devinitdata	cyblafb.c	/^static int memsize __devinitdata;$/;"	v	file:
__devinitdata	cyblafb.c	/^static int ref __devinitdata = 75;$/;"	v	file:
__devinitdata	cyblafb.c	/^static struct fb_fix_screeninfo cyblafb_fix __devinitdata = {$/;"	v	typeref:struct:cyblafb_fix	file:
__devinitdata	cyblafb.c	/^static struct fb_ops cyblafb_ops __devinitdata = {$/;"	v	typeref:struct:cyblafb_ops	file:
__devinitdata	dnfb.c	/^static struct fb_fix_screeninfo dnfb_fix __devinitdata = {$/;"	v	typeref:struct:dnfb_fix	file:
__devinitdata	dnfb.c	/^struct fb_var_screeninfo dnfb_var __devinitdata = {$/;"	v	typeref:struct:dnfb_var
__devinitdata	fm2fb.c	/^static int fm2fb_mode __devinitdata = -1;$/;"	v	file:
__devinitdata	fm2fb.c	/^static struct fb_fix_screeninfo fb_fix __devinitdata = {$/;"	v	typeref:struct:fb_fix	file:
__devinitdata	fm2fb.c	/^static struct fb_var_screeninfo fb_var_modes[] __devinitdata = {$/;"	v	typeref:struct:fb_var_modes	file:
__devinitdata	fm2fb.c	/^static struct zorro_device_id fm2fb_devices[] __devinitdata = {$/;"	v	typeref:struct:fm2fb_devices	file:
__devinitdata	gxt4500.c	/^static const struct fb_fix_screeninfo gxt4500_fix __devinitdata = {$/;"	v	typeref:struct:gxt4500_fix	file:
__devinitdata	gxt4500.c	/^static const struct fb_videomode defaultmode __devinitdata = {$/;"	v	typeref:struct:defaultmode	file:
__devinitdata	hecubafb.c	/^static struct fb_fix_screeninfo hecubafb_fix __devinitdata = {$/;"	v	typeref:struct:hecubafb_fix	file:
__devinitdata	hecubafb.c	/^static struct fb_var_screeninfo hecubafb_var __devinitdata = {$/;"	v	typeref:struct:hecubafb_var	file:
__devinitdata	i810/i810_main.c	/^static char *mode_option __devinitdata = NULL;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static const char *i810_pci_list[] __devinitdata = {$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int accel      __devinitdata;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int bpp        __devinitdata = 8;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int dcolor     __devinitdata;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int ddc3       __devinitdata = 2;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int extvga     __devinitdata;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int hsync1     __devinitdata;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int hsync2     __devinitdata;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int mtrr       __devinitdata;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int sync       __devinitdata;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int vram       __devinitdata = 4;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int vsync1     __devinitdata;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int vsync2     __devinitdata;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int vyres      __devinitdata;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static int xres       __devinitdata;$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static struct fb_ops i810fb_ops __devinitdata = {$/;"	v	typeref:struct:i810fb_ops	file:
__devinitdata	i810/i810_main.c	/^static u32 v_offset_default __devinitdata; \/* For 32 MiB Aper size, 8 should be the default *\/$/;"	v	file:
__devinitdata	i810/i810_main.c	/^static u32 voffset          __devinitdata;$/;"	v	file:
__devinitdata	igafb.c	/^static struct pci_device_id igafb_pci_tbl[] __devinitdata = {$/;"	v	typeref:struct:igafb_pci_tbl	file:
__devinitdata	imsttfb.c	/^static signed char init_vmode __devinitdata = -1, init_cmode __devinitdata = -1;$/;"	v	file:
__devinitdata	imsttfb.c	/^static struct initvalues ibm_initregs[] __devinitdata = {$/;"	v	typeref:struct:ibm_initregs	file:
__devinitdata	imsttfb.c	/^static struct initvalues tvp_initregs[] __devinitdata = {$/;"	v	typeref:struct:tvp_initregs	file:
__devinitdata	intelfb/intelfbdrv.c	/^static struct pci_device_id intelfb_pci_table[] __devinitdata = {$/;"	v	typeref:struct:intelfb_pci_table	file:
__devinitdata	kyro/fbdev.c	/^static char *mode_option __devinitdata = NULL;$/;"	v	file:
__devinitdata	kyro/fbdev.c	/^static int nomtrr __devinitdata = 0;$/;"	v	file:
__devinitdata	kyro/fbdev.c	/^static int nopan __devinitdata = 0;$/;"	v	file:
__devinitdata	kyro/fbdev.c	/^static int nowrap __devinitdata = 1;$/;"	v	file:
__devinitdata	kyro/fbdev.c	/^static struct fb_fix_screeninfo kyro_fix __devinitdata = {$/;"	v	typeref:struct:kyro_fix	file:
__devinitdata	kyro/fbdev.c	/^static struct fb_var_screeninfo kyro_var __devinitdata = {$/;"	v	typeref:struct:kyro_var	file:
__devinitdata	kyro/fbdev.c	/^static struct fb_videomode kyro_modedb[] __devinitdata = {$/;"	v	typeref:struct:kyro_modedb	file:
__devinitdata	mbx/mbxfb.c	/^static struct fb_fix_screeninfo mbxfb_fix  __devinitdata = {$/;"	v	typeref:struct:mbxfb_fix	file:
__devinitdata	mbx/mbxfb.c	/^static struct fb_var_screeninfo mbxfb_default __devinitdata = {$/;"	v	typeref:struct:mbxfb_default	file:
__devinitdata	neofb.c	/^static char *mode_option __devinitdata = NULL;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static char *mode_option __devinitdata = NULL;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int backlight __devinitdata = 0;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int backlight __devinitdata = 1;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int bpp __devinitdata = 8;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int flatpanel __devinitdata = -1;	\/* Autodetect later *\/$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int forceCRTC __devinitdata = -1;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int fpdither __devinitdata = -1;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int hwcur __devinitdata = 0;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int noaccel __devinitdata = 0;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int nomtrr __devinitdata = 0;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int noscale __devinitdata = 0;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int paneltweak __devinitdata = 0;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int reverse_i2c __devinitdata;$/;"	v	file:
__devinitdata	nvidia/nvidia.c	/^static int vram __devinitdata = 0;$/;"	v	file:
__devinitdata	pm2fb.c	/^static char *mode __devinitdata;$/;"	v	file:
__devinitdata	pm2fb.c	/^static int noaccel __devinitdata;$/;"	v	file:
__devinitdata	pm2fb.c	/^static int nomtrr __devinitdata;$/;"	v	file:
__devinitdata	pm2fb.c	/^static struct fb_fix_screeninfo pm2fb_fix __devinitdata = {$/;"	v	typeref:struct:pm2fb_fix	file:
__devinitdata	pm2fb.c	/^static struct fb_var_screeninfo pm2fb_var __devinitdata = {$/;"	v	typeref:struct:pm2fb_var	file:
__devinitdata	pm3fb.c	/^static char *mode_option __devinitdata;$/;"	v	file:
__devinitdata	pm3fb.c	/^static int noaccel __devinitdata;$/;"	v	file:
__devinitdata	pm3fb.c	/^static int nomtrr __devinitdata;$/;"	v	file:
__devinitdata	pm3fb.c	/^static struct fb_fix_screeninfo pm3fb_fix __devinitdata = {$/;"	v	typeref:struct:pm3fb_fix	file:
__devinitdata	ps3fb.c	/^static char *mode_option __devinitdata;$/;"	v	file:
__devinitdata	pvr2fb.c	/^static char *mode_option __devinitdata = NULL;$/;"	v	file:
__devinitdata	pvr2fb.c	/^static struct fb_fix_screeninfo pvr2_fix __devinitdata = {$/;"	v	typeref:struct:pvr2_fix	file:
__devinitdata	pvr2fb.c	/^static struct fb_var_screeninfo pvr2_var __devinitdata = {$/;"	v	typeref:struct:pvr2_var	file:
__devinitdata	pvr2fb.c	/^static struct fb_videomode pvr2_modedb[] __devinitdata = {$/;"	v	typeref:struct:pvr2_modedb	file:
__devinitdata	pvr2fb.c	/^static struct pci_device_id pvr2fb_pci_tbl[] __devinitdata = {$/;"	v	typeref:struct:pvr2fb_pci_tbl	file:
__devinitdata	pvr2fb.c	/^static struct pvr2_params cables[] __devinitdata = {$/;"	v	typeref:struct:cables	file:
__devinitdata	pvr2fb.c	/^static struct pvr2_params outputs[] __devinitdata = {$/;"	v	typeref:struct:outputs	file:
__devinitdata	pxafb.c	/^static char g_options[PXAFB_OPTIONS_SIZE] __devinitdata = "";$/;"	v	file:
__devinitdata	riva/fbdev.c	/^static char *mode_option __devinitdata = NULL;$/;"	v	file:
__devinitdata	riva/fbdev.c	/^static int backlight __devinitdata = 0;$/;"	v	file:
__devinitdata	riva/fbdev.c	/^static int backlight __devinitdata = 1;$/;"	v	file:
__devinitdata	riva/fbdev.c	/^static int flatpanel __devinitdata = -1; \/* Autodetect later *\/$/;"	v	file:
__devinitdata	riva/fbdev.c	/^static int forceCRTC __devinitdata = -1;$/;"	v	file:
__devinitdata	riva/fbdev.c	/^static int noaccel   __devinitdata = 0;$/;"	v	file:
__devinitdata	riva/fbdev.c	/^static int nomtrr __devinitdata = 0;$/;"	v	file:
__devinitdata	s1d13xxxfb.c	/^static int s1d13xxxfb_width_tab[2][4] __devinitdata = {$/;"	v	file:
__devinitdata	s3fb.c	/^static struct pci_device_id s3_devices[] __devinitdata = {$/;"	v	typeref:struct:s3_devices	file:
__devinitdata	savage/savagefb_driver.c	/^static char *mode_option __devinitdata = NULL;$/;"	v	file:
__devinitdata	savage/savagefb_driver.c	/^static struct pci_device_id savagefb_devices[] __devinitdata = {$/;"	v	typeref:struct:savagefb_devices	file:
__devinitdata	sis/sis_main.h	/^static unsigned short sis300paneltype[] __devinitdata = {$/;"	v
__devinitdata	sis/sis_main.h	/^static unsigned short sis310paneltype[] __devinitdata = {$/;"	v
__devinitdata	sis/sis_main.h	/^static unsigned short sis661paneltype[] __devinitdata = {$/;"	v
__devinitdata	sis/sis_main.h	/^} mychswtable[] __devinitdata = {$/;"	v	typeref:struct:_chswtable
__devinitdata	sis/sis_main.h	/^} mycustomttable[] __devinitdata = {$/;"	v	typeref:struct:_customttable
__devinitdata	sis/sis_main.h	/^} sis_lcd_data[] __devinitdata = {$/;"	v	typeref:struct:_sis_lcd_data
__devinitdata	sis/sis_main.h	/^} sisfb_chip_info[] __devinitdata = {$/;"	v	typeref:struct:sisfb_chip_info
__devinitdata	sis/sis_main.h	/^} sisfb_ddcfmodes[] __devinitdata = {$/;"	v	typeref:struct:_sisfbddcfmodes
__devinitdata	sis/sis_main.h	/^} sisfb_ddcsmodes[] __devinitdata = {$/;"	v	typeref:struct:_sisfbddcsmodes
__devinitdata	skeletonfb.c	/^static char *mode_option __devinitdata;$/;"	v	file:
__devinitdata	skeletonfb.c	/^static struct fb_fix_screeninfo xxxfb_fix __devinitdata = {$/;"	v	typeref:struct:xxxfb_fix	file:
__devinitdata	sstfb.c	/^static char *mode_option __devinitdata = DEFAULT_VIDEO_MODE;$/;"	v	file:
__devinitdata	sstfb.c	/^static struct dac_switch dacs[] __devinitdata = {$/;"	v	typeref:struct:dacs	file:
__devinitdata	sstfb.c	/^static struct sst_spec voodoo_spec[] __devinitdata = {$/;"	v	typeref:struct:voodoo_spec	file:
__devinitdata	tdfxfb.c	/^static char *mode_option __devinitdata;$/;"	v	file:
__devinitdata	tdfxfb.c	/^static int nomtrr __devinitdata;$/;"	v	file:
__devinitdata	tdfxfb.c	/^static struct fb_fix_screeninfo tdfx_fix __devinitdata = {$/;"	v	typeref:struct:tdfx_fix	file:
__devinitdata	tdfxfb.c	/^static struct fb_var_screeninfo tdfx_var __devinitdata = {$/;"	v	typeref:struct:tdfx_var	file:
__devinitdata	uvesafb.c	/^static char *mode_option __devinitdata;$/;"	v	file:
__devinitdata	uvesafb.c	/^static int mtrr		__devinitdata = 3; \/* enable mtrr by default *\/$/;"	v	file:
__devinitdata	uvesafb.c	/^static int nocrtc	__devinitdata; \/* ignore CRTC settings *\/$/;"	v	file:
__devinitdata	uvesafb.c	/^static int noedid	__devinitdata; \/* don't try DDC transfers *\/$/;"	v	file:
__devinitdata	uvesafb.c	/^static int pmi_setpal	__devinitdata = 1; \/* use PMI for palette changes *\/$/;"	v	file:
__devinitdata	uvesafb.c	/^static int vram_remap	__devinitdata; \/* set amt. of memory to be used *\/$/;"	v	file:
__devinitdata	uvesafb.c	/^static int vram_total	__devinitdata; \/* set total amount of memory *\/$/;"	v	file:
__devinitdata	uvesafb.c	/^static int ypan		__devinitdata = 1; \/* 0: scroll, 1: ypan, 2: ywrap *\/$/;"	v	file:
__devinitdata	uvesafb.c	/^static struct fb_fix_screeninfo uvesafb_fix __devinitdata = {$/;"	v	typeref:struct:uvesafb_fix	file:
__devinitdata	uvesafb.c	/^static u16 maxclk	__devinitdata; \/* maximum pixel clock *\/$/;"	v	file:
__devinitdata	uvesafb.c	/^static u16 maxhf	__devinitdata; \/* maximum horizontal frequency *\/$/;"	v	file:
__devinitdata	uvesafb.c	/^static u16 maxvf	__devinitdata; \/* maximum vertical frequency *\/$/;"	v	file:
__devinitdata	uvesafb.c	/^static u16 vbemode	__devinitdata; \/* force use of a specific VBE mode *\/$/;"	v	file:
__devinitdata	vt8623fb.c	/^static struct pci_device_id vt8623_devices[] __devinitdata = {$/;"	v	typeref:struct:vt8623_devices	file:
__fb_timings	fbmon.c	/^struct __fb_timings {$/;"	s	file:
__g450_setclk	matrox/g450_pll.c	/^static int __g450_setclk(WPMINFO unsigned int fout, unsigned int pll, $/;"	f	file:
__init_slcd_bus	9331/umido_slcd_ILI9331.h	140;"	d
__init_slcd_bus	9331/umido_slcd_ILI9331.h	141;"	d
__init_slcd_bus	jz_kgm_spfd5420a.h	374;"	d
__init_slcd_bus	umido_slcd_ILI9331.h	140;"	d
__init_slcd_bus	umido_slcd_ILI9331.h	141;"	d
__initdata	68328fb.c	/^static struct fb_fix_screeninfo mc68x328fb_fix __initdata = {$/;"	v	typeref:struct:mc68x328fb_fix	file:
__initdata	68328fb.c	/^static struct fb_var_screeninfo mc68x328fb_default __initdata = {$/;"	v	typeref:struct:mc68x328fb_default	file:
__initdata	acornfb.c	/^static struct fb_monspecs monspecs[NR_MONTYPES] __initdata = {$/;"	v	typeref:struct:monspecs	file:
__initdata	acornfb.c	/^static struct fb_videomode modedb[] __initdata = {$/;"	v	typeref:struct:modedb	file:
__initdata	acornfb.c	/^} opt_table[] __initdata = {$/;"	v	typeref:struct:options	file:
__initdata	amifb.c	/^static char *mode_option __initdata = NULL;$/;"	v	file:
__initdata	amifb.c	/^static struct fb_videomode ami_modedb[] __initdata = {$/;"	v	typeref:struct:ami_modedb	file:
__initdata	arcfb.c	/^static struct fb_fix_screeninfo arcfb_fix __initdata = {$/;"	v	typeref:struct:arcfb_fix	file:
__initdata	arcfb.c	/^static struct fb_var_screeninfo arcfb_var __initdata = {$/;"	v	typeref:struct:arcfb_var	file:
__initdata	atafb.c	/^static char *mode_option __initdata = NULL;$/;"	v	file:
__initdata	atafb.c	/^static struct fb_videomode atafb_modedb[] __initdata = {$/;"	v	typeref:struct:atafb_modedb	file:
__initdata	atmel_lcdfb.c	/^static struct fb_fix_screeninfo atmel_lcdfb_fix __initdata = {$/;"	v	typeref:struct:atmel_lcdfb_fix	file:
__initdata	au1100fb.c	/^static struct fb_fix_screeninfo au1100fb_fix __initdata = {$/;"	v	typeref:struct:au1100fb_fix	file:
__initdata	au1100fb.c	/^static struct fb_var_screeninfo au1100fb_var __initdata = {$/;"	v	typeref:struct:au1100fb_var	file:
__initdata	controlfb.c	/^static int default_cmode __initdata = CMODE_NVRAM;$/;"	v	file:
__initdata	controlfb.c	/^static int default_vmode __initdata = VMODE_NVRAM;$/;"	v	file:
__initdata	efifb.c	/^static struct fb_fix_screeninfo efifb_fix __initdata = {$/;"	v	typeref:struct:efifb_fix	file:
__initdata	efifb.c	/^static struct fb_var_screeninfo efifb_defined __initdata = {$/;"	v	typeref:struct:efifb_defined	file:
__initdata	epson1355fb.c	/^static int epson1355_bpp_tab[8] __initdata = { 1, 2, 4, 8, 15, 16 };$/;"	v	file:
__initdata	epson1355fb.c	/^static int epson1355_width_tab[2][4] __initdata =$/;"	v	file:
__initdata	g364fb.c	/^static struct fb_fix_screeninfo fb_fix __initdata = {$/;"	v	typeref:struct:fb_fix	file:
__initdata	g364fb.c	/^static struct fb_var_screeninfo fb_var __initdata = {$/;"	v	typeref:struct:fb_var	file:
__initdata	gbefb.c	/^static char *mode_option __initdata = NULL;$/;"	v	file:
__initdata	gbefb.c	/^static struct fb_var_screeninfo default_var_CRT __initdata = {$/;"	v	typeref:struct:default_var_CRT	file:
__initdata	gbefb.c	/^static struct fb_var_screeninfo default_var_LCD __initdata = {$/;"	v	typeref:struct:default_var_LCD	file:
__initdata	gbefb.c	/^static struct fb_videomode default_mode_CRT __initdata = {$/;"	v	typeref:struct:default_mode_CRT	file:
__initdata	gbefb.c	/^static struct fb_videomode default_mode_LCD __initdata = {$/;"	v	typeref:struct:default_mode_LCD	file:
__initdata	gbefb.c	/^struct fb_var_screeninfo *default_var __initdata = &default_var_CRT;$/;"	v	typeref:struct:default_var
__initdata	gbefb.c	/^struct fb_videomode *default_mode __initdata = &default_mode_CRT;$/;"	v	typeref:struct:default_mode
__initdata	geode/gxfb_core.c	/^static const struct fb_videomode gx_modedb[] __initdata = {$/;"	v	typeref:struct:gx_modedb	file:
__initdata	geode/lxfb_core.c	/^const struct fb_videomode geode_modedb[] __initdata = {$/;"	v	typeref:struct:geode_modedb
__initdata	hitfb.c	/^static struct fb_fix_screeninfo hitfb_fix __initdata = {$/;"	v	typeref:struct:hitfb_fix	file:
__initdata	hitfb.c	/^static struct fb_var_screeninfo hitfb_var __initdata = {$/;"	v	typeref:struct:hitfb_var	file:
__initdata	igafb.c	/^struct fb_fix_screeninfo igafb_fix __initdata = {$/;"	v	typeref:struct:igafb_fix
__initdata	igafb.c	/^struct fb_var_screeninfo default_var_1024x768 __initdata = {$/;"	v	typeref:struct:default_var_1024x768
__initdata	igafb.c	/^struct fb_var_screeninfo default_var_1152x900 __initdata = {$/;"	v	typeref:struct:default_var_1152x900
__initdata	igafb.c	/^struct fb_var_screeninfo default_var_1280x1024 __initdata = {$/;"	v	typeref:struct:default_var_1280x1024
__initdata	imacfb.c	/^static struct fb_fix_screeninfo imacfb_fix __initdata = {$/;"	v	typeref:struct:imacfb_fix	file:
__initdata	imacfb.c	/^static struct fb_var_screeninfo imacfb_defined __initdata = {$/;"	v	typeref:struct:imacfb_defined	file:
__initdata	imsttfb.c	/^static char fontname[40] __initdata = { 0 };$/;"	v	file:
__initdata	logo/clut_vga16.c	/^static unsigned char clut_vga16_data[] __initdata = {$/;"	v	file:
__initdata	logo/clut_vga16.c	/^struct linux_logo clut_vga16 __initdata = {$/;"	v	typeref:struct:clut_vga16
__initdata	logo/logo_dec_clut224.c	/^static unsigned char logo_dec_clut224_clut[] __initdata = {$/;"	v	file:
__initdata	logo/logo_dec_clut224.c	/^static unsigned char logo_dec_clut224_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_dec_clut224.c	/^struct linux_logo logo_dec_clut224 __initdata = {$/;"	v	typeref:struct:logo_dec_clut224
__initdata	logo/logo_dingux_clut224.c	/^static unsigned char logo_dingux_clut224_clut[] __initdata = {$/;"	v	file:
__initdata	logo/logo_dingux_clut224.c	/^static unsigned char logo_dingux_clut224_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_dingux_clut224.c	/^struct linux_logo logo_dingux_clut224 __initdata = {$/;"	v	typeref:struct:logo_dingux_clut224
__initdata	logo/logo_linux_clut224.c	/^static unsigned char logo_linux_clut224_clut[] __initdata = {$/;"	v	file:
__initdata	logo/logo_linux_clut224.c	/^static unsigned char logo_linux_clut224_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_linux_clut224.c	/^struct linux_logo logo_linux_clut224 __initdata = {$/;"	v	typeref:struct:logo_linux_clut224
__initdata	logo/logo_linux_mono.c	/^static unsigned char logo_linux_mono_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_linux_mono.c	/^struct linux_logo logo_linux_mono __initdata = {$/;"	v	typeref:struct:logo_linux_mono
__initdata	logo/logo_linux_vga16.c	/^static unsigned char logo_linux_vga16_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_linux_vga16.c	/^struct linux_logo logo_linux_vga16 __initdata = {$/;"	v	typeref:struct:logo_linux_vga16
__initdata	logo/logo_m32r_clut224.c	/^static unsigned char logo_m32r_clut224_clut[] __initdata = {$/;"	v	file:
__initdata	logo/logo_m32r_clut224.c	/^static unsigned char logo_m32r_clut224_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_m32r_clut224.c	/^struct linux_logo logo_m32r_clut224 __initdata = {$/;"	v	typeref:struct:logo_m32r_clut224
__initdata	logo/logo_mac_clut224.c	/^static unsigned char logo_mac_clut224_clut[] __initdata = {$/;"	v	file:
__initdata	logo/logo_mac_clut224.c	/^static unsigned char logo_mac_clut224_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_mac_clut224.c	/^struct linux_logo logo_mac_clut224 __initdata = {$/;"	v	typeref:struct:logo_mac_clut224
__initdata	logo/logo_parisc_clut224.c	/^static unsigned char logo_parisc_clut224_clut[] __initdata = {$/;"	v	file:
__initdata	logo/logo_parisc_clut224.c	/^static unsigned char logo_parisc_clut224_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_parisc_clut224.c	/^struct linux_logo logo_parisc_clut224 __initdata = {$/;"	v	typeref:struct:logo_parisc_clut224
__initdata	logo/logo_sgi_clut224.c	/^static unsigned char logo_sgi_clut224_clut[] __initdata = {$/;"	v	file:
__initdata	logo/logo_sgi_clut224.c	/^static unsigned char logo_sgi_clut224_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_sgi_clut224.c	/^struct linux_logo logo_sgi_clut224 __initdata = {$/;"	v	typeref:struct:logo_sgi_clut224
__initdata	logo/logo_spe_clut224.c	/^static unsigned char logo_spe_clut224_clut[] __initdata = {$/;"	v	file:
__initdata	logo/logo_spe_clut224.c	/^static unsigned char logo_spe_clut224_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_spe_clut224.c	/^struct linux_logo logo_spe_clut224 __initdata = {$/;"	v	typeref:struct:logo_spe_clut224
__initdata	logo/logo_sun_clut224.c	/^static unsigned char logo_sun_clut224_clut[] __initdata = {$/;"	v	file:
__initdata	logo/logo_sun_clut224.c	/^static unsigned char logo_sun_clut224_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_sun_clut224.c	/^struct linux_logo logo_sun_clut224 __initdata = {$/;"	v	typeref:struct:logo_sun_clut224
__initdata	logo/logo_superh_clut224.c	/^static unsigned char logo_superh_clut224_clut[] __initdata = {$/;"	v	file:
__initdata	logo/logo_superh_clut224.c	/^static unsigned char logo_superh_clut224_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_superh_clut224.c	/^struct linux_logo logo_superh_clut224 __initdata = {$/;"	v	typeref:struct:logo_superh_clut224
__initdata	logo/logo_superh_mono.c	/^static unsigned char logo_superh_mono_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_superh_mono.c	/^struct linux_logo logo_superh_mono __initdata = {$/;"	v	typeref:struct:logo_superh_mono
__initdata	logo/logo_superh_vga16.c	/^static unsigned char logo_superh_vga16_data[] __initdata = {$/;"	v	file:
__initdata	logo/logo_superh_vga16.c	/^struct linux_logo logo_superh_vga16 __initdata = {$/;"	v	typeref:struct:logo_superh_vga16
__initdata	matrox/matroxfb_base.c	/^static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {$/;"	v	typeref:struct:__anon29	file:
__initdata	matrox/matroxfb_base.c	/^static struct { unsigned int vesa; unsigned int info; } *RSptr, vesamap[] __initdata = {$/;"	v	typeref:struct:__anon30	file:
__initdata	pmag-ba-fb.c	/^static struct fb_fix_screeninfo pmagbafb_fix __initdata = {$/;"	v	typeref:struct:pmagbafb_fix	file:
__initdata	pmag-ba-fb.c	/^static struct fb_var_screeninfo pmagbafb_defined __initdata = {$/;"	v	typeref:struct:pmagbafb_defined	file:
__initdata	pmagb-b-fb.c	/^static struct fb_fix_screeninfo pmagbbfb_fix __initdata = {$/;"	v	typeref:struct:pmagbbfb_fix	file:
__initdata	pmagb-b-fb.c	/^static struct fb_var_screeninfo pmagbbfb_defined __initdata = {$/;"	v	typeref:struct:pmagbbfb_defined	file:
__initdata	pnx4008/pnxrgbfb.c	/^static struct fb_fix_screeninfo rgbfb_fix __initdata = {$/;"	v	typeref:struct:rgbfb_fix	file:
__initdata	pnx4008/pnxrgbfb.c	/^static struct fb_var_screeninfo rgbfb_var __initdata = {$/;"	v	typeref:struct:rgbfb_var	file:
__initdata	ps3fb.c	/^static struct fb_fix_screeninfo ps3fb_fix __initdata = {$/;"	v	typeref:struct:ps3fb_fix	file:
__initdata	q40fb.c	/^static struct fb_fix_screeninfo q40fb_fix __initdata = {$/;"	v	typeref:struct:q40fb_fix	file:
__initdata	q40fb.c	/^static struct fb_var_screeninfo q40fb_var __initdata = {$/;"	v	typeref:struct:q40fb_var	file:
__initdata	sa1100fb.c	/^static struct fb_monspecs monspecs __initdata = {$/;"	v	typeref:struct:monspecs	file:
__initdata	sa1100fb.c	/^static struct sa1100fb_mach_info collie_info __initdata = {$/;"	v	typeref:struct:collie_info	file:
__initdata	sa1100fb.c	/^static struct sa1100fb_mach_info h3100_info __initdata = {$/;"	v	typeref:struct:h3100_info	file:
__initdata	sa1100fb.c	/^static struct sa1100fb_mach_info h3600_info __initdata = {$/;"	v	typeref:struct:h3600_info	file:
__initdata	sa1100fb.c	/^static struct sa1100fb_mach_info h3800_info __initdata = {$/;"	v	typeref:struct:h3800_info	file:
__initdata	sa1100fb.c	/^static struct sa1100fb_mach_info lart_color_info __initdata = {$/;"	v	typeref:struct:lart_color_info	file:
__initdata	sa1100fb.c	/^static struct sa1100fb_mach_info lart_grey_info __initdata = {$/;"	v	typeref:struct:lart_grey_info	file:
__initdata	sa1100fb.c	/^static struct sa1100fb_mach_info lart_kit01_info __initdata = {$/;"	v	typeref:struct:lart_kit01_info	file:
__initdata	sa1100fb.c	/^static struct sa1100fb_mach_info lart_video_info __initdata = {$/;"	v	typeref:struct:lart_video_info	file:
__initdata	sa1100fb.c	/^static struct sa1100fb_mach_info lq039q2ds54_info __initdata = {$/;"	v	typeref:struct:lq039q2ds54_info	file:
__initdata	sa1100fb.c	/^static struct sa1100fb_mach_info pal_info __initdata = {$/;"	v	typeref:struct:pal_info	file:
__initdata	sa1100fb.c	/^static struct sa1100fb_mach_info shannon_info __initdata = {$/;"	v	typeref:struct:shannon_info	file:
__initdata	sgivwfb.c	/^static struct fb_fix_screeninfo sgivwfb_fix __initdata = {$/;"	v	typeref:struct:sgivwfb_fix	file:
__initdata	sgivwfb.c	/^static struct fb_var_screeninfo sgivwfb_var __initdata = {$/;"	v	typeref:struct:sgivwfb_var	file:
__initdata	sgivwfb.c	/^static struct fb_var_screeninfo sgivwfb_var1600sw __initdata = {$/;"	v	typeref:struct:sgivwfb_var1600sw	file:
__initdata	sis/sis_main.h	/^} sis_crt2type[] __initdata = {$/;"	v	typeref:struct:_sis_crt2type
__initdata	sis/sis_main.h	/^} sis_tvtype[] __initdata = {$/;"	v	typeref:struct:_sis_tvtype
__initdata	stifb.c	/^static int stifb_disabled __initdata;$/;"	v	file:
__initdata	vesafb.c	/^static int   vram_remap __initdata;		\/* Set amount of memory to be used *\/$/;"	v	file:
__initdata	vesafb.c	/^static int   vram_total __initdata;		\/* Set total amount of memory *\/$/;"	v	file:
__initdata	vesafb.c	/^static struct fb_fix_screeninfo vesafb_fix __initdata = {$/;"	v	typeref:struct:vesafb_fix	file:
__initdata	vesafb.c	/^static struct fb_var_screeninfo vesafb_defined __initdata = {$/;"	v	typeref:struct:vesafb_defined	file:
__initdata	vfb.c	/^static int vfb_enable __initdata = 0;	\/* disabled by default *\/$/;"	v	file:
__initdata	vfb.c	/^static struct fb_fix_screeninfo vfb_fix __initdata = {$/;"	v	typeref:struct:vfb_fix	file:
__initdata	vfb.c	/^static struct fb_var_screeninfo vfb_default __initdata = {$/;"	v	typeref:struct:vfb_default	file:
__initdata	vga16fb.c	/^static struct fb_fix_screeninfo vga16fb_fix __initdata = {$/;"	v	typeref:struct:vga16fb_fix	file:
__initdata	vga16fb.c	/^static struct fb_var_screeninfo vga16fb_defined __initdata = {$/;"	v	typeref:struct:vga16fb_defined	file:
__lcd_close_backlight	jzlcd.h	669;"	d
__lcd_close_backlight	jzlcd.h	705;"	d
__lcd_close_backlight	jzlcd.h	713;"	d
__lcd_display_off	9331/jz4750_lcd.h	711;"	d
__lcd_display_off	9331/jz4750_lcd.h	725;"	d
__lcd_display_off	9331/jz4750_lcd.h	743;"	d
__lcd_display_off	9331/jz4750_lcd.h	761;"	d
__lcd_display_off	9331/jz4750_lcd.h	778;"	d
__lcd_display_off	9331/jz4750_lcd.h	800;"	d
__lcd_display_off	jz4750_lcd.h	711;"	d
__lcd_display_off	jz4750_lcd.h	725;"	d
__lcd_display_off	jz4750_lcd.h	743;"	d
__lcd_display_off	jz4750_lcd.h	761;"	d
__lcd_display_off	jz4750_lcd.h	778;"	d
__lcd_display_off	jz4750_lcd.h	800;"	d
__lcd_display_off	jzlcd.h	528;"	d
__lcd_display_off	jzlcd.h	559;"	d
__lcd_display_off	jzlcd.h	580;"	d
__lcd_display_off	jzlcd.h	613;"	d
__lcd_display_off	jzlcd.h	647;"	d
__lcd_display_off	jzlcd.h	731;"	d
__lcd_display_off	jzlcd.h	785;"	d
__lcd_display_off	l009_bak/jz4750_lcd.h	711;"	d
__lcd_display_off	l009_bak/jz4750_lcd.h	725;"	d
__lcd_display_off	l009_bak/jz4750_lcd.h	743;"	d
__lcd_display_off	l009_bak/jz4750_lcd.h	761;"	d
__lcd_display_off	l009_bak/jz4750_lcd.h	778;"	d
__lcd_display_off	l009_bak/jz4750_lcd.h	800;"	d
__lcd_display_on	9331/jz4750_lcd.h	710;"	d
__lcd_display_on	9331/jz4750_lcd.h	718;"	d
__lcd_display_on	9331/jz4750_lcd.h	736;"	d
__lcd_display_on	9331/jz4750_lcd.h	755;"	d
__lcd_display_on	9331/jz4750_lcd.h	772;"	d
__lcd_display_on	9331/jz4750_lcd.h	797;"	d
__lcd_display_on	jz4750_lcd.h	710;"	d
__lcd_display_on	jz4750_lcd.h	718;"	d
__lcd_display_on	jz4750_lcd.h	736;"	d
__lcd_display_on	jz4750_lcd.h	755;"	d
__lcd_display_on	jz4750_lcd.h	772;"	d
__lcd_display_on	jz4750_lcd.h	797;"	d
__lcd_display_on	jzlcd.h	520;"	d
__lcd_display_on	jzlcd.h	553;"	d
__lcd_display_on	jzlcd.h	574;"	d
__lcd_display_on	jzlcd.h	605;"	d
__lcd_display_on	jzlcd.h	640;"	d
__lcd_display_on	jzlcd.h	724;"	d
__lcd_display_on	jzlcd.h	782;"	d
__lcd_display_on	l009_bak/jz4750_lcd.h	710;"	d
__lcd_display_on	l009_bak/jz4750_lcd.h	718;"	d
__lcd_display_on	l009_bak/jz4750_lcd.h	736;"	d
__lcd_display_on	l009_bak/jz4750_lcd.h	755;"	d
__lcd_display_on	l009_bak/jz4750_lcd.h	772;"	d
__lcd_display_on	l009_bak/jz4750_lcd.h	797;"	d
__lcd_display_pin_init	9331/jz4750_lcd.h	709;"	d
__lcd_display_pin_init	9331/jz4750_lcd.h	713;"	d
__lcd_display_pin_init	9331/jz4750_lcd.h	731;"	d
__lcd_display_pin_init	9331/jz4750_lcd.h	750;"	d
__lcd_display_pin_init	9331/jz4750_lcd.h	768;"	d
__lcd_display_pin_init	9331/jz4750_lcd.h	791;"	d
__lcd_display_pin_init	jz4750_lcd.h	709;"	d
__lcd_display_pin_init	jz4750_lcd.h	713;"	d
__lcd_display_pin_init	jz4750_lcd.h	731;"	d
__lcd_display_pin_init	jz4750_lcd.h	750;"	d
__lcd_display_pin_init	jz4750_lcd.h	768;"	d
__lcd_display_pin_init	jz4750_lcd.h	791;"	d
__lcd_display_pin_init	jzlcd.h	513;"	d
__lcd_display_pin_init	jzlcd.h	546;"	d
__lcd_display_pin_init	jzlcd.h	567;"	d
__lcd_display_pin_init	jzlcd.h	595;"	d
__lcd_display_pin_init	jzlcd.h	632;"	d
__lcd_display_pin_init	jzlcd.h	717;"	d
__lcd_display_pin_init	jzlcd.h	779;"	d
__lcd_display_pin_init	l009_bak/jz4750_lcd.h	709;"	d
__lcd_display_pin_init	l009_bak/jz4750_lcd.h	713;"	d
__lcd_display_pin_init	l009_bak/jz4750_lcd.h	731;"	d
__lcd_display_pin_init	l009_bak/jz4750_lcd.h	750;"	d
__lcd_display_pin_init	l009_bak/jz4750_lcd.h	768;"	d
__lcd_display_pin_init	l009_bak/jz4750_lcd.h	791;"	d
__lcd_set_backlight_level	9331/jz4750_lcd.h	803;"	d
__lcd_set_backlight_level	jz4750_lcd.h	803;"	d
__lcd_set_backlight_level	jzlcd.h	508;"	d
__lcd_set_backlight_level	jzlcd.h	537;"	d
__lcd_set_backlight_level	jzlcd.h	591;"	d
__lcd_set_backlight_level	jzlcd.h	625;"	d
__lcd_set_backlight_level	jzlcd.h	663;"	d
__lcd_set_backlight_level	jzlcd.h	699;"	d
__lcd_set_backlight_level	jzlcd.h	712;"	d
__lcd_set_backlight_level	jzlcd.h	788;"	d
__lcd_set_backlight_level	l009_bak/jz4750_lcd.h	803;"	d
__lcd_slcd_pin_init	9331/jz4750_lcd.h	666;"	d
__lcd_slcd_pin_init	9331/umido_slcd_ILI9331.h	132;"	d
__lcd_slcd_pin_init	9331/umido_slcd_ILI9331.h	133;"	d
__lcd_slcd_pin_init	jz4750_lcd.h	666;"	d
__lcd_slcd_pin_init	jz_kgm_spfd5420a.h	360;"	d
__lcd_slcd_pin_init	jz_kgm_spfd5420a.h	361;"	d
__lcd_slcd_pin_init	l009_bak/jz4750_lcd.h	666;"	d
__lcd_slcd_pin_init	umido_slcd_ILI9331.h	132;"	d
__lcd_slcd_pin_init	umido_slcd_ILI9331.h	133;"	d
__lcd_slcd_special_on	9331/jz4750_lcd.h	685;"	d
__lcd_slcd_special_on	9331/jz4750_lcd.h	794;"	d
__lcd_slcd_special_on	9331/umido_slcd_ILI9331.h	151;"	d
__lcd_slcd_special_on	9331/umido_slcd_ILI9331.h	152;"	d
__lcd_slcd_special_on	jz4750_lcd.h	685;"	d
__lcd_slcd_special_on	jz4750_lcd.h	794;"	d
__lcd_slcd_special_on	jz_kgm_spfd5420a.h	366;"	d
__lcd_slcd_special_on	jz_kgm_spfd5420a.h	367;"	d
__lcd_slcd_special_on	l009_bak/jz4750_lcd.h	685;"	d
__lcd_slcd_special_on	l009_bak/jz4750_lcd.h	794;"	d
__lcd_slcd_special_on	umido_slcd_ILI9331.h	151;"	d
__lcd_slcd_special_on	umido_slcd_ILI9331.h	152;"	d
__lcd_special_off	9331/jz4750_lcd.h	227;"	d
__lcd_special_off	9331/jz4750_lcd.h	339;"	d
__lcd_special_off	9331/jz4750_lcd.h	461;"	d
__lcd_special_off	9331/jz4750_lcd.h	701;"	d
__lcd_special_off	jz4750_lcd.h	227;"	d
__lcd_special_off	jz4750_lcd.h	339;"	d
__lcd_special_off	jz4750_lcd.h	461;"	d
__lcd_special_off	jz4750_lcd.h	701;"	d
__lcd_special_off	jz_toppoly_td043mgeb1.h	117;"	d
__lcd_special_off	jzlcd.h	222;"	d
__lcd_special_off	jzlcd.h	355;"	d
__lcd_special_off	jzlcd.h	483;"	d
__lcd_special_off	jzlcd.h	498;"	d
__lcd_special_off	l009_bak/jz4750_lcd.h	227;"	d
__lcd_special_off	l009_bak/jz4750_lcd.h	339;"	d
__lcd_special_off	l009_bak/jz4750_lcd.h	461;"	d
__lcd_special_off	l009_bak/jz4750_lcd.h	701;"	d
__lcd_special_on	9331/jz4750_lcd.h	219;"	d
__lcd_special_on	9331/jz4750_lcd.h	243;"	d
__lcd_special_on	9331/jz4750_lcd.h	327;"	d
__lcd_special_on	9331/jz4750_lcd.h	423;"	d
__lcd_special_on	9331/jz4750_lcd.h	698;"	d
__lcd_special_on	jz4750_lcd.h	219;"	d
__lcd_special_on	jz4750_lcd.h	243;"	d
__lcd_special_on	jz4750_lcd.h	327;"	d
__lcd_special_on	jz4750_lcd.h	423;"	d
__lcd_special_on	jz4750_lcd.h	698;"	d
__lcd_special_on	jz_toppoly_td043mgeb1.h	113;"	d
__lcd_special_on	jzlcd.h	185;"	d
__lcd_special_on	jzlcd.h	340;"	d
__lcd_special_on	jzlcd.h	445;"	d
__lcd_special_on	jzlcd.h	495;"	d
__lcd_special_on	jzlcd.h	95;"	d
__lcd_special_on	l009_bak/jz4750_lcd.h	219;"	d
__lcd_special_on	l009_bak/jz4750_lcd.h	243;"	d
__lcd_special_on	l009_bak/jz4750_lcd.h	327;"	d
__lcd_special_on	l009_bak/jz4750_lcd.h	423;"	d
__lcd_special_on	l009_bak/jz4750_lcd.h	698;"	d
__lcd_special_pin_init	9331/jz4750_lcd.h	208;"	d
__lcd_special_pin_init	9331/jz4750_lcd.h	313;"	d
__lcd_special_pin_init	9331/jz4750_lcd.h	411;"	d
__lcd_special_pin_init	9331/jz4750_lcd.h	695;"	d
__lcd_special_pin_init	9331/umido_slcd_ILI9331.h	52;"	d
__lcd_special_pin_init	9331/umido_slcd_ILI9331.h	53;"	d
__lcd_special_pin_init	jz4750_lcd.h	208;"	d
__lcd_special_pin_init	jz4750_lcd.h	313;"	d
__lcd_special_pin_init	jz4750_lcd.h	411;"	d
__lcd_special_pin_init	jz4750_lcd.h	695;"	d
__lcd_special_pin_init	jz_kgm_spfd5420a.h	238;"	d
__lcd_special_pin_init	jz_kgm_spfd5420a.h	239;"	d
__lcd_special_pin_init	jz_toppoly_td043mgeb1.h	98;"	d
__lcd_special_pin_init	jzlcd.h	140;"	d
__lcd_special_pin_init	jzlcd.h	329;"	d
__lcd_special_pin_init	jzlcd.h	433;"	d
__lcd_special_pin_init	jzlcd.h	492;"	d
__lcd_special_pin_init	l009_bak/jz4750_lcd.h	208;"	d
__lcd_special_pin_init	l009_bak/jz4750_lcd.h	313;"	d
__lcd_special_pin_init	l009_bak/jz4750_lcd.h	411;"	d
__lcd_special_pin_init	l009_bak/jz4750_lcd.h	695;"	d
__lcd_special_pin_init	umido_slcd_ILI9331.h	52;"	d
__lcd_special_pin_init	umido_slcd_ILI9331.h	53;"	d
__pxafb_backlight_power	pxafb.c	/^static inline void __pxafb_backlight_power(struct pxafb_info *fbi, int on)$/;"	f	file:
__pxafb_lcd_power	pxafb.c	/^static inline void __pxafb_lcd_power(struct pxafb_info *fbi, int on)$/;"	f	file:
__read_mostly	console/sticore.c	/^static char default_sti_path[21] __read_mostly;$/;"	v	file:
__read_mostly	console/sticore.c	/^static int num_sti_roms __read_mostly;$/;"	v	file:
__read_mostly	console/sticore.c	/^static int sticore_initialized __read_mostly;$/;"	v	file:
__read_mostly	console/sticore.c	/^static struct sti_struct *sti_roms[MAX_STI_ROMS] __read_mostly;$/;"	v	typeref:struct:sti_roms	file:
__read_mostly	console/sticore.c	/^struct sti_struct *default_sti __read_mostly;$/;"	v	typeref:struct:default_sti
__read_mostly	console/vgacon.c	/^static int		vga_can_do_color	__read_mostly;	\/* Do we support colors? *\/$/;"	v	file:
__read_mostly	console/vgacon.c	/^static int		vga_init_done		__read_mostly;$/;"	v	file:
__read_mostly	console/vgacon.c	/^static int 		vga_scan_lines		__read_mostly;$/;"	v	file:
__read_mostly	console/vgacon.c	/^static u16		vga_video_port_reg	__read_mostly;	\/* Video register select port *\/$/;"	v	file:
__read_mostly	console/vgacon.c	/^static u16		vga_video_port_val	__read_mostly;	\/* Video register value port *\/$/;"	v	file:
__read_mostly	console/vgacon.c	/^static unsigned char	vga_hardscroll_enabled	__read_mostly;$/;"	v	file:
__read_mostly	console/vgacon.c	/^static unsigned char	vga_hardscroll_user_enable __read_mostly = 1;$/;"	v	file:
__read_mostly	console/vgacon.c	/^static unsigned char	vga_video_type		__read_mostly;	\/* Card type *\/$/;"	v	file:
__read_mostly	console/vgacon.c	/^static unsigned int	vga_default_font_height __read_mostly;	\/* Height of default screen font *\/$/;"	v	file:
__read_mostly	console/vgacon.c	/^static unsigned int	vga_vram_size		__read_mostly;	\/* Size of video memory *\/$/;"	v	file:
__read_mostly	console/vgacon.c	/^static unsigned long	vga_vram_base		__read_mostly;	\/* Base of video memory *\/$/;"	v	file:
__read_mostly	console/vgacon.c	/^static unsigned long	vga_vram_end		__read_mostly;	\/* End of video memory *\/$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 blue16[] __read_mostly = {$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 blue2[] __read_mostly = {$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 blue4[] __read_mostly = {$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 blue8[] __read_mostly = {$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 green16[] __read_mostly = {$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 green2[] __read_mostly = {$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 green4[] __read_mostly = {$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 green8[] __read_mostly = {$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 red16[] __read_mostly = {$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 red2[] __read_mostly = {$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 red4[] __read_mostly = {$/;"	v	file:
__read_mostly	fbcmap.c	/^static u16 red8[] __read_mostly = {$/;"	v	file:
__read_mostly	fbmem.c	/^int num_registered_fb __read_mostly;$/;"	v
__read_mostly	fbmem.c	/^static char *video_options[FB_MAX] __read_mostly;$/;"	v	file:
__read_mostly	fbmem.c	/^static int ofonly __read_mostly;$/;"	v	file:
__read_mostly	fbmem.c	/^struct fb_info *registered_fb[FB_MAX] __read_mostly;$/;"	v	typeref:struct:registered_fb
__read_mostly	fbmem.c	/^} fb_logo __read_mostly;$/;"	v	typeref:struct:logo_data	file:
__read_mostly	vesafb.c	/^static int   depth      __read_mostly;$/;"	v	file:
__read_mostly	vesafb.c	/^static int   inverse    __read_mostly;$/;"	v	file:
__read_mostly	vesafb.c	/^static int   mtrr       __read_mostly;		\/* disable mtrr *\/$/;"	v	file:
__read_mostly	vesafb.c	/^static int   pmi_setpal __read_mostly = 1;	\/* pmi for palette changes ??? *\/$/;"	v	file:
__read_mostly	vesafb.c	/^static int   vga_compat __read_mostly;$/;"	v	file:
__read_mostly	vesafb.c	/^static int   ypan       __read_mostly;		\/* 0..nothing, 1..ypan, 2..ywrap *\/$/;"	v	file:
__sa1100fb_backlight_power	sa1100fb.c	/^static inline void __sa1100fb_backlight_power(struct sa1100fb_info *fbi, int on)$/;"	f	file:
__sa1100fb_lcd_power	sa1100fb.c	/^static inline void __sa1100fb_lcd_power(struct sa1100fb_info *fbi, int on)$/;"	f	file:
__slcd_special_off	jz4740_slcd.h	132;"	d
__slcd_special_off	jz4740_slcd.h	247;"	d
__slcd_special_off	jz4740_slcd.h	345;"	d
__slcd_special_on	jz4740_slcd.h	176;"	d
__slcd_special_on	jz4740_slcd.h	282;"	d
__slcd_special_on	jz4740_slcd.h	399;"	d
__slcd_special_on	jz4740_slcd.h	58;"	d
__slcd_special_pin_init	jz4740_slcd.h	166;"	d
__slcd_special_pin_init	jz4740_slcd.h	274;"	d
__slcd_special_pin_init	jz4740_slcd.h	48;"	d
__slcd_special_rs_disable	jz4740_slcd.h	145;"	d
__slcd_special_rs_disable	jz4740_slcd.h	260;"	d
__slcd_special_rs_enable	jz4740_slcd.h	140;"	d
__slcd_special_rs_enable	jz4740_slcd.h	255;"	d
__spi_id_op_data	jzlcd.h	176;"	d
__spi_out	jzlcd.h	152;"	d
__spi_read_reg	9331/jz4750_lcd.h	161;"	d
__spi_read_reg	jz4750_lcd.h	161;"	d
__spi_read_reg	jz_toppoly_td043mgeb1.h	51;"	d
__spi_read_reg	jzlcd.h	282;"	d
__spi_read_reg	l009_bak/jz4750_lcd.h	161;"	d
__spi_write_reg	9331/jz4750_lcd.h	128;"	d
__spi_write_reg	9331/jz4750_lcd.h	307;"	d
__spi_write_reg	9331/jz4750_lcd.h	405;"	d
__spi_write_reg	jz4750_lcd.h	128;"	d
__spi_write_reg	jz4750_lcd.h	307;"	d
__spi_write_reg	jz4750_lcd.h	405;"	d
__spi_write_reg	jz_toppoly_td043mgeb1.h	18;"	d
__spi_write_reg	jzlcd.h	179;"	d
__spi_write_reg	jzlcd.h	249;"	d
__spi_write_reg	jzlcd.h	427;"	d
__spi_write_reg	l009_bak/jz4750_lcd.h	128;"	d
__spi_write_reg	l009_bak/jz4750_lcd.h	307;"	d
__spi_write_reg	l009_bak/jz4750_lcd.h	405;"	d
__spi_write_reg1	9331/jz4750_lcd.h	275;"	d
__spi_write_reg1	9331/jz4750_lcd.h	375;"	d
__spi_write_reg1	jz4750_lcd.h	275;"	d
__spi_write_reg1	jz4750_lcd.h	375;"	d
__spi_write_reg1	jzlcd.h	397;"	d
__spi_write_reg1	l009_bak/jz4750_lcd.h	275;"	d
__spi_write_reg1	l009_bak/jz4750_lcd.h	375;"	d
__sst_dac_read	sstfb.c	/^static u8 __sst_dac_read(u8 __iomem *vbase, u8 reg)$/;"	f	file:
__sst_dac_write	sstfb.c	/^static void __sst_dac_write(u8 __iomem *vbase, u8 reg, u8 val)$/;"	f	file:
__sst_read	sstfb.c	/^static inline u32 __sst_read(u8 __iomem *vbase, u32 reg)$/;"	f	file:
__sst_set_bits	sstfb.c	/^static inline void __sst_set_bits(u8 __iomem *vbase, u32 reg, u32 val)$/;"	f	file:
__sst_unset_bits	sstfb.c	/^static inline void __sst_unset_bits(u8 __iomem *vbase, u32 reg, u32 val)$/;"	f	file:
__sst_wait_idle	sstfb.c	/^static int __sst_wait_idle(u8 __iomem *vbase)$/;"	f	file:
__sst_write	sstfb.c	/^static inline void __sst_write(u8 __iomem *vbase, u32 reg, u32 val)$/;"	f	file:
__tcx_mmap_map	tcx.c	/^static struct sbus_mmap_map __tcx_mmap_map[TCX_MMAP_ENTRIES] = {$/;"	v	typeref:struct:sbus_mmap_map	file:
__tcx_set_control_plane	tcx.c	/^static void __tcx_set_control_plane (struct tcx_par *par)$/;"	f	file:
__user	sis/sis_main.c	1693;"	d	file:
_aty_ld_8	aty/aty128fb.c	/^static inline u8 _aty_ld_8(unsigned int regindex,$/;"	f	file:
_aty_ld_le32	aty/aty128fb.c	/^static inline u32 _aty_ld_le32(volatile unsigned int regindex, $/;"	f	file:
_aty_ld_pll	aty/aty128fb.c	/^static u32 _aty_ld_pll(unsigned int pll_index,$/;"	f	file:
_aty_st_8	aty/aty128fb.c	/^static inline void _aty_st_8(unsigned int regindex, u8 val,$/;"	f	file:
_aty_st_le32	aty/aty128fb.c	/^static inline void _aty_st_le32(volatile unsigned int regindex, u32 val, $/;"	f	file:
_aty_st_pll	aty/aty128fb.c	/^static void _aty_st_pll(unsigned int pll_index, u32 val,$/;"	f	file:
_au1200fb_devices	au1200fb.c	/^static struct au1200fb_device _au1200fb_devices[CONFIG_FB_AU1200_DEVS];$/;"	v	typeref:struct:au1200fb_device	file:
_chswtable	sis/sis_main.h	/^static struct _chswtable {$/;"	s
_customttable	sis/sis_main.h	/^static struct _customttable {$/;"	s
_radeon_engine_idle	aty/radeonfb.h	/^static inline void _radeon_engine_idle(struct radeonfb_info *rinfo)$/;"	f
_radeon_fifo_wait	aty/radeonfb.h	/^static inline void _radeon_fifo_wait(struct radeonfb_info *rinfo, int entries)$/;"	f
_radeon_msleep	aty/radeonfb.h	/^static inline void _radeon_msleep(struct radeonfb_info *rinfo, unsigned long ms)$/;"	f
_restore_regs	omap/blizzard.c	/^static void _restore_regs(struct blizzard_reg_list *list, int cnt)$/;"	f	file:
_riva_hw_inst	riva/riva_hw.h	/^typedef struct _riva_hw_inst$/;"	s
_riva_hw_state	nvidia/nv_type.h	/^typedef struct _riva_hw_state {$/;"	s
_riva_hw_state	riva/riva_hw.h	/^typedef struct _riva_hw_state$/;"	s
_save_regs	omap/blizzard.c	/^static void _save_regs(struct blizzard_reg_list *list, int cnt)$/;"	f	file:
_set_bits_per_cycle	omap/sossi.c	/^static void _set_bits_per_cycle(int bus_pick_count, int bus_pick_width)$/;"	f	file:
_set_tearsync_mode	omap/sossi.c	/^static void _set_tearsync_mode(int mode, unsigned line)$/;"	f	file:
_set_timing	omap/sossi.c	/^static void _set_timing(int div, int tw0, int tw1)$/;"	f	file:
_setcolreg	omap/omapfb_main.c	/^static int _setcolreg(struct fb_info *info, u_int regno, u_int red, u_int green,$/;"	f	file:
_setup_plane	omap/dispc.c	/^static inline int _setup_plane(int plane, int channel_out,$/;"	f	file:
_sis_crt2type	sis/sis_main.h	/^static struct _sis_crt2type {$/;"	s
_sis_lcd_data	sis/sis_main.h	/^static struct _sis_lcd_data {$/;"	s
_sis_tvtype	sis/sis_main.h	/^static struct _sis_tvtype {$/;"	s
_sis_vrate	sis/sis_main.h	/^static const struct _sis_vrate {$/;"	s
_sisbios_mode	sis/sis_main.h	/^static const struct _sisbios_mode {$/;"	s
_sisfbddcfmodes	sis/sis_main.h	/^static struct _sisfbddcfmodes {$/;"	s
_sisfbddcsmodes	sis/sis_main.h	/^static struct _sisfbddcsmodes {$/;"	s
_stop_transfer	omap/rfbi.c	/^static inline void _stop_transfer(void)$/;"	f	file:
_transp	c2p.c	23;"	d	file:
aafb_blank	pmag-aa-fb.c	/^static void aafb_blank(int blank, struct fb_info *info)$/;"	f	file:
aafb_cursor	pmag-aa-fb.c	/^struct aafb_cursor {$/;"	s	file:
aafb_cursor_exit	pmag-aa-fb.c	/^static void __exit aafb_cursor_exit(struct aafb_info *info)$/;"	f	file:
aafb_cursor_init	pmag-aa-fb.c	/^static void __init aafb_cursor_init(struct aafb_info *info)$/;"	f	file:
aafb_cursor_timer_handler	pmag-aa-fb.c	/^static void aafb_cursor_timer_handler(unsigned long data)$/;"	f	file:
aafb_encode_var	pmag-aa-fb.c	/^static void aafb_encode_var(struct fb_var_screeninfo *var,$/;"	f	file:
aafb_get_cmap	pmag-aa-fb.c	/^static int aafb_get_cmap(struct fb_cmap *cmap, int kspc, int con,$/;"	f	file:
aafb_get_fix	pmag-aa-fb.c	/^static int aafb_get_fix(struct fb_fix_screeninfo *fix, int con,$/;"	f	file:
aafb_get_par	pmag-aa-fb.c	/^static void aafb_get_par(struct aafb_par *par)$/;"	f	file:
aafb_get_var	pmag-aa-fb.c	/^static int aafb_get_var(struct fb_var_screeninfo *var, int con,$/;"	f	file:
aafb_info	pmag-aa-fb.c	/^struct aafb_info {$/;"	s	file:
aafb_ioctl	pmag-aa-fb.c	/^static int aafb_ioctl(struct fb_info *info, u32 cmd, unsigned long arg)$/;"	f	file:
aafb_ops	pmag-aa-fb.c	/^static struct fb_ops aafb_ops = {$/;"	v	typeref:struct:fb_ops	file:
aafb_par	pmag-aa-fb.c	/^static struct aafb_par {$/;"	s	file:
aafb_set_cmap	pmag-aa-fb.c	/^static int aafb_set_cmap(struct fb_cmap *cmap, int kspc, int con,$/;"	f	file:
aafb_set_cursor	pmag-aa-fb.c	/^static void aafb_set_cursor(struct aafb_info *info, int on)$/;"	f	file:
aafb_set_disp	pmag-aa-fb.c	/^static void aafb_set_disp(struct display *disp, int con,$/;"	f	file:
aafb_set_var	pmag-aa-fb.c	/^static int aafb_set_var(struct fb_var_screeninfo *var, int con,$/;"	f	file:
aafb_switch	pmag-aa-fb.c	/^static int aafb_switch(int con, struct fb_info *info)$/;"	f	file:
aafb_switch8	pmag-aa-fb.c	/^static struct display_switch aafb_switch8 = {$/;"	v	typeref:struct:display_switch	file:
aafb_update_var	pmag-aa-fb.c	/^static int aafb_update_var(int con, struct fb_info *info)$/;"	f	file:
aafbcon_cursor	pmag-aa-fb.c	/^static void aafbcon_cursor(struct display *disp, int mode, int x, int y)$/;"	f	file:
aafbcon_set_font	pmag-aa-fb.c	/^static int aafbcon_set_font(struct display *disp, int width, int height)$/;"	f	file:
abs_diff	svgalib.c	/^static inline u32 abs_diff(u32 a, u32 b)$/;"	f	file:
acc	tridentfb.c	/^} *acc;$/;"	v	typeref:struct:accel_switch	file:
accel	fbmem.c	/^	u32			accel;$/;"	m	struct:fb_fix_screeninfo32	file:
accel	intelfb/intelfb.h	/^	int accel;$/;"	m	struct:intelfb_info
accel	intelfb/intelfbdrv.c	/^static int accel        = 1;$/;"	v	file:
accel	matrox/matroxfb_base.h	/^		spinlock_t	accel;$/;"	m	struct:matrox_fb_info::__anon17
accel	matrox/matroxfb_base.h	/^	struct matrox_accel_data accel;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::matrox_accel_data
accel	sis/sis.h	/^	int		accel;$/;"	m	struct:sis_video_info
accelID	matrox/matroxfb_base.c	/^	int accelID;$/;"	m	struct:video_board	file:
accel_blade	tridentfb.c	/^static struct accel_switch accel_blade = {$/;"	v	typeref:struct:accel_switch	file:
accel_flags	aty/aty128fb.c	/^	u32 accel_flags;$/;"	m	struct:aty128fb_par	file:
accel_flags	aty/atyfb.h	/^	u32 accel_flags;$/;"	m	struct:atyfb_par
accel_flags	console/fbcon.h	/^    u32 accel_flags;$/;"	m	struct:display
accel_image	tridentfb.c	/^static struct accel_switch accel_image = {$/;"	v	typeref:struct:accel_switch	file:
accel_switch	tridentfb.c	/^static struct accel_switch {$/;"	s	file:
accel_xp	tridentfb.c	/^static struct accel_switch accel_xp = {$/;"	v	typeref:struct:accel_switch	file:
accelerator	matrox/matroxfb_base.h	/^		int		accelerator;$/;"	m	struct:matrox_fb_info::__anon20
accelerator_entry	aty/aty128fb.c	/^	u8 accelerator_entry;$/;"	m	struct:__anon103	file:
access_ind_addr_a	w100fb.h	/^	unsigned char access_ind_addr_a  : 1;$/;"	m	struct:cpu_defaults_t
access_ind_addr_b	w100fb.h	/^	unsigned char access_ind_addr_b  : 1;$/;"	m	struct:cpu_defaults_t
access_scratch_reg	w100fb.h	/^	unsigned char access_scratch_reg : 1;$/;"	m	struct:cpu_defaults_t
acorndata_8x8	console/font_acorn_8x8.c	/^static const unsigned char acorndata_8x8[] = {$/;"	v	file:
acornfb_adjust_timing	acornfb.c	/^acornfb_adjust_timing(struct fb_info *info, struct fb_var_screeninfo *var, u_int fontht)$/;"	f	file:
acornfb_check_var	acornfb.c	/^acornfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
acornfb_default_mode	acornfb.c	/^acornfb_default_mode = {$/;"	v	typeref:struct:__initdata	file:
acornfb_detect_monitortype	acornfb.c	/^acornfb_detect_monitortype(void)$/;"	f	file:
acornfb_driver	acornfb.c	/^static struct platform_driver acornfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
acornfb_init	acornfb.c	/^module_init(acornfb_init);$/;"	v
acornfb_init	acornfb.c	/^static int __init acornfb_init(void)$/;"	f	file:
acornfb_init_fbinfo	acornfb.c	/^static void __init acornfb_init_fbinfo(void)$/;"	f	file:
acornfb_mmap	acornfb.c	/^acornfb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
acornfb_ops	acornfb.c	/^static struct fb_ops acornfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
acornfb_pan_display	acornfb.c	/^acornfb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
acornfb_par	acornfb.h	/^struct acornfb_par {$/;"	s
acornfb_parse_dram	acornfb.c	/^acornfb_parse_dram(char *opt)$/;"	f	file:
acornfb_parse_mon	acornfb.c	/^acornfb_parse_mon(char *opt)$/;"	f	file:
acornfb_parse_montype	acornfb.c	/^acornfb_parse_montype(char *opt)$/;"	f	file:
acornfb_probe	acornfb.c	/^static int __init acornfb_probe(struct platform_device *dev)$/;"	f	file:
acornfb_set_par	acornfb.c	/^static int acornfb_set_par(struct fb_info *info)$/;"	f	file:
acornfb_set_timing	acornfb.c	/^acornfb_set_timing(struct fb_var_screeninfo *var)$/;"	f	file:
acornfb_set_timing	acornfb.c	/^static void acornfb_set_timing(struct fb_info *info)$/;"	f	file:
acornfb_setcolreg	acornfb.c	/^acornfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
acornfb_setup	acornfb.c	/^acornfb_setup(char *options)$/;"	f
acornfb_update_dma	acornfb.c	/^acornfb_update_dma(struct fb_info *info, struct fb_var_screeninfo *var)$/;"	f	file:
acornfb_valid_pixrate	acornfb.c	/^acornfb_valid_pixrate(struct fb_var_screeninfo *var)$/;"	f	file:
acornfb_validate_timing	acornfb.c	/^acornfb_validate_timing(struct fb_var_screeninfo *var,$/;"	f	file:
acr	cg14.c	/^	u8 acr;	\/* Aux Control *\/$/;"	m	struct:cg14_regs	file:
activate	fbsysfs.c	/^static int activate(struct fb_info *fb_info, struct fb_var_screeninfo *var)$/;"	f	file:
active_h_disp_t	w100fb.h	/^struct active_h_disp_t {$/;"	s
active_h_disp_u	w100fb.h	/^union active_h_disp_u {$/;"	u
active_h_end	w100fb.h	/^	u32 active_h_end    : 10;$/;"	m	struct:active_h_disp_t
active_h_start	w100fb.h	/^	u32 active_h_start  : 10;$/;"	m	struct:active_h_disp_t
active_pixels	fbcvt.c	/^	u32 active_pixels;$/;"	m	struct:fb_cvt_data	file:
active_v_disp_t	w100fb.h	/^struct active_v_disp_t {$/;"	s
active_v_disp_u	w100fb.h	/^union active_v_disp_u {$/;"	u
active_v_end	w100fb.h	/^	u32 active_v_end    : 10;$/;"	m	struct:active_v_disp_t
active_v_start	w100fb.h	/^	u32 active_v_start  : 10;$/;"	m	struct:active_v_disp_t
ad_inc_a	w100fb.h	/^	unsigned char ad_inc_a            : 1;$/;"	m	struct:intf_cntl_t
ad_inc_b	w100fb.h	/^	unsigned char ad_inc_b            : 1;$/;"	m	struct:intf_cntl_t
adapter	aty/radeonfb.h	/^	struct i2c_adapter		adapter;$/;"	m	struct:radeon_i2c_chan	typeref:struct:radeon_i2c_chan::i2c_adapter
adapter	i810/i810.h	/^	struct i2c_adapter adapter;$/;"	m	struct:i810fb_i2c_chan	typeref:struct:i810fb_i2c_chan::i2c_adapter
adapter	intelfb/intelfb.h	/^    struct i2c_adapter adapter;$/;"	m	struct:intelfb_i2c_chan	typeref:struct:intelfb_i2c_chan::i2c_adapter
adapter	matrox/matroxfb_maven.h	/^	struct i2c_adapter		adapter;$/;"	m	struct:i2c_bit_adapter	typeref:struct:i2c_bit_adapter::i2c_adapter
adapter	nvidia/nv_type.h	/^	struct i2c_adapter adapter;$/;"	m	struct:nvidia_i2c_chan	typeref:struct:nvidia_i2c_chan::i2c_adapter
adapter	riva/rivafb.h	/^	struct i2c_adapter adapter;$/;"	m	struct:riva_i2c_chan	typeref:struct:riva_i2c_chan::i2c_adapter
adapter	savage/savagefb.h	/^	struct i2c_adapter adapter;$/;"	m	struct:savagefb_i2c_chan	typeref:struct:savagefb_i2c_chan::i2c_adapter
add_id	intelfb/intelfb.h	/^	u32 add_id;$/;"	m	struct:intelfb_hwstate
addr	asiliantfb.c	/^	unsigned char addr;$/;"	m	struct:chips_init_reg	file:
addr	bw2.c	/^	u32 addr;$/;"	m	struct:bt_regs	file:
addr	cg14.c	/^	u8 addr;	\/* Address Register *\/$/;"	m	struct:cg14_dac	file:
addr	cg3.c	/^	u32 addr;$/;"	m	struct:bt_regs	file:
addr	cg6.c	/^	u32	addr;$/;"	m	struct:bt_regs	file:
addr	chipsfb.c	/^	unsigned char addr;$/;"	m	struct:chips_init_reg	file:
addr	controlfb.h	/^	unsigned char addr;	\/* index for both cmap and misc registers *\/$/;"	m	struct:cmap_regs
addr	imsttfb.c	/^	__u8 addr, value;$/;"	m	struct:initvalues	file:
addr	macfb.c	/^	unsigned char addr;	\/* OFFSET: 0x00 *\/$/;"	m	struct:__anon94	file:
addr	macfb.c	/^	unsigned char addr; \/* TFBClutAddrReg, offset 0x9001C *\/$/;"	m	struct:toby_cmap_regs	file:
addr	macfb.c	/^	unsigned char addr;$/;"	m	struct:__anon90	file:
addr	macfb.c	/^	unsigned char addr;$/;"	m	struct:__anon91	file:
addr	macfb.c	/^	unsigned char addr;$/;"	m	struct:__anon92	file:
addr	macfb.c	/^	unsigned char addr;$/;"	m	struct:jet_cmap_regs	file:
addr	macfb.c	/^	unsigned char addr;$/;"	m	struct:mdc_cmap_regs	file:
addr	platinumfb.h	/^	unsigned char addr;$/;"	m	struct:cmap_regs
addr	tcx.c	/^	u32 addr;$/;"	m	struct:bt_regs	file:
addr	valkyriefb.h	/^	unsigned char addr;$/;"	m	struct:cmap_regs
addr_clr	bt455.h	/^	volatile u8 addr_clr;$/;"	m	struct:bt455_regs
addr_cmap	bt431.h	/^	volatile u16 addr_cmap;$/;"	m	struct:bt431_regs
addr_cmap	bt455.h	/^	volatile u8 addr_cmap;$/;"	m	struct:bt455_regs
addr_cmap_data	bt455.h	/^	volatile u8 addr_cmap_data;$/;"	m	struct:bt455_regs
addr_hi	bt431.h	/^	volatile u16 addr_hi;$/;"	m	struct:bt431_regs
addr_lo	bt431.h	/^	volatile u16 addr_lo;$/;"	m	struct:bt431_regs
addr_offset	pnx4008/sdum.c	/^	long addr_offset;$/;"	m	struct:pnx4008_fb_addr	file:
addr_ovly	bt455.h	/^	volatile u8 addr_ovly;$/;"	m	struct:bt455_regs
addr_reg	bt431.h	/^	volatile u16 addr_reg;$/;"	m	struct:bt431_regs
addrspace	leo.c	/^	u32	addrspace;$/;"	m	struct:leo_lc_ss0_usr	file:
adpa	intelfb/intelfb.h	/^	u32 adpa;$/;"	m	struct:intelfb_hwstate
adr	cg14.c	/^	u16 adr;	\/* Address Registers *\/$/;"	m	struct:cg14_regs	file:
advance_row	console/fbcon.c	157;"	d	file:
adwDecim8	kyro/STG4000OverlayDevice.c	/^static u32 adwDecim8[33] = {$/;"	v	file:
algo	aty/radeonfb.h	/^	struct i2c_algo_bit_data	algo;$/;"	m	struct:radeon_i2c_chan	typeref:struct:radeon_i2c_chan::i2c_algo_bit_data
algo	i810/i810.h	/^	struct i2c_algo_bit_data algo;$/;"	m	struct:i810fb_i2c_chan	typeref:struct:i810fb_i2c_chan::i2c_algo_bit_data
algo	intelfb/intelfb.h	/^    struct i2c_algo_bit_data algo;$/;"	m	struct:intelfb_i2c_chan	typeref:struct:intelfb_i2c_chan::i2c_algo_bit_data
algo	nvidia/nv_type.h	/^	struct i2c_algo_bit_data algo;$/;"	m	struct:nvidia_i2c_chan	typeref:struct:nvidia_i2c_chan::i2c_algo_bit_data
algo	riva/rivafb.h	/^	struct i2c_algo_bit_data algo;$/;"	m	struct:riva_i2c_chan	typeref:struct:riva_i2c_chan::i2c_algo_bit_data
algo	savage/savagefb.h	/^	struct i2c_algo_bit_data algo;$/;"	m	struct:savagefb_i2c_chan	typeref:struct:savagefb_i2c_chan::i2c_algo_bit_data
align2	jzlcd.c	1141;"	d	file:
align4	jzlcd.c	1142;"	d	file:
align8	jzlcd.c	1143;"	d	file:
alinex	cg6.c	/^	u32	alinex, aliney, alinez;$/;"	m	struct:cg6_fbc	file:
aliney	cg6.c	/^	u32	alinex, aliney, alinez;$/;"	m	struct:cg6_fbc	file:
alinez	cg6.c	/^	u32	alinex, aliney, alinez;$/;"	m	struct:cg6_fbc	file:
all	stifb.c	/^{	u32 all;$/;"	m	union:__anon113	file:
alloc_fbmem	omap/dispc.c	/^static int alloc_fbmem(struct omapfb_mem_region *region)$/;"	f	file:
alloc_fbmem	omap/lcdc.c	/^static int alloc_fbmem(struct omapfb_mem_region *region)$/;"	f	file:
alloc_palette_ram	omap/dispc.c	/^static int alloc_palette_ram(void)$/;"	f	file:
alloc_palette_ram	omap/lcdc.c	/^static int alloc_palette_ram(void)$/;"	f	file:
alloc_req	omap/blizzard.c	/^static inline struct blizzard_request *alloc_req(void)$/;"	f	file:
alloc_req	omap/hwa742.c	/^static inline struct hwa742_request *alloc_req(void)$/;"	f	file:
allocated_dsp_lock	display/display-sysfs.c	/^static struct mutex allocated_dsp_lock;$/;"	v	typeref:struct:mutex	file:
alpha	9331/jz4750_lcd.h	/^	unsigned int alpha;	\/* ALPHAEN, alpha value *\/$/;"	m	struct:jz4750lcd_osd_t
alpha	ffb.c	/^	u32	alpha;$/;"	m	struct:ffb_fbc	file:
alpha	jz4750_ipu.h	/^	unsigned int		alpha;$/;"	m	struct:ipu_img_param_t
alpha	jz4750_lcd.h	/^	unsigned int alpha;	\/* ALPHAEN, alpha value *\/$/;"	m	struct:jz4750lcd_osd_t
alpha	l009_bak/jz4750_lcd.h	/^	unsigned int alpha;	\/* ALPHAEN, alpha value *\/$/;"	m	struct:jz4750lcd_osd_t
alpha	leo.c	/^	u32	alpha;		\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
alphaCursor	nvidia/nv_type.h	/^	int alphaCursor;$/;"	m	struct:nvidia_par
alpha_color	au1200fb.c	/^	unsigned int alpha_color;$/;"	m	struct:au1200_lcd_window_regs_t	file:
alpha_mode	au1200fb.c	/^	unsigned int alpha_mode;$/;"	m	struct:au1200_lcd_window_regs_t	file:
alt_code_type	sticore.h	/^	 u8 alt_code_type;$/;"	m	struct:sti_rom
altout	matrox/matroxfb_base.h	/^			      } altout;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon11
alu	cg6.c	/^	u32	alu;$/;"	m	struct:cg6_fbc	file:
amba_clcdfb_exit	amba-clcd.c	/^module_exit(amba_clcdfb_exit);$/;"	v
amba_clcdfb_exit	amba-clcd.c	/^static void __exit amba_clcdfb_exit(void)$/;"	f	file:
amba_clcdfb_init	amba-clcd.c	/^module_init(amba_clcdfb_init);$/;"	v
amba_clcdfb_init	amba-clcd.c	/^static int __init amba_clcdfb_init(void)$/;"	f	file:
amcgpio_en_reg	aty/radeonfb.h	/^	u32		amcgpio_en_reg;$/;"	m	struct:radeon_regs
amcgpio_mask	aty/radeonfb.h	/^	u32		amcgpio_mask;$/;"	m	struct:radeon_regs
ami_build_copper	amifb.c	/^static void ami_build_copper(void)$/;"	f	file:
ami_decode_var	amifb.c	/^static int ami_decode_var(struct fb_var_screeninfo *var,$/;"	f	file:
ami_do_blank	amifb.c	/^static void ami_do_blank(void)$/;"	f	file:
ami_encode_var	amifb.c	/^static int ami_encode_var(struct fb_var_screeninfo *var,$/;"	f	file:
ami_get_cursorstate	amifb.c	/^static int ami_get_cursorstate(struct fb_cursorstate *state)$/;"	f	file:
ami_get_fix_cursorinfo	amifb.c	/^static int ami_get_fix_cursorinfo(struct fb_fix_cursorinfo *fix)$/;"	f	file:
ami_get_var_cursorinfo	amifb.c	/^static int ami_get_var_cursorinfo(struct fb_var_cursorinfo *var, u_char __user *data)$/;"	f	file:
ami_init_copper	amifb.c	/^static void __init ami_init_copper(void)$/;"	f	file:
ami_init_display	amifb.c	/^static void ami_init_display(void)$/;"	f	file:
ami_pan_var	amifb.c	/^static void ami_pan_var(struct fb_var_screeninfo *var)$/;"	f	file:
ami_rebuild_copper	amifb.c	/^static void ami_rebuild_copper(void)$/;"	f	file:
ami_reinit_copper	amifb.c	/^static void ami_reinit_copper(void)$/;"	f	file:
ami_set_cursorstate	amifb.c	/^static int ami_set_cursorstate(struct fb_cursorstate *state)$/;"	f	file:
ami_set_sprite	amifb.c	/^static void ami_set_sprite(void)$/;"	f	file:
ami_set_var_cursorinfo	amifb.c	/^static int ami_set_var_cursorinfo(struct fb_var_cursorinfo *var, u_char __user *data)$/;"	f	file:
ami_update_display	amifb.c	/^static void ami_update_display(void)$/;"	f	file:
ami_update_par	amifb.c	/^static int ami_update_par(void)$/;"	f	file:
amifb_blank	amifb.c	/^static int amifb_blank(int blank, struct fb_info *info)$/;"	f	file:
amifb_check_var	amifb.c	/^static int amifb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
amifb_copyarea	amifb.c	/^static void amifb_copyarea(struct fb_info *info,$/;"	f	file:
amifb_deinit	amifb.c	/^static void amifb_deinit(void)$/;"	f	file:
amifb_fillrect	amifb.c	/^static void amifb_fillrect(struct fb_info *info,$/;"	f	file:
amifb_ilbm	amifb.c	/^static int amifb_ilbm = 0;	\/* interleaved or normal bitplanes *\/$/;"	v	file:
amifb_imageblit	amifb.c	/^static void amifb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
amifb_init	amifb.c	/^int __init amifb_init(void)$/;"	f
amifb_init	amifb.c	/^module_init(amifb_init);$/;"	v
amifb_interrupt	amifb.c	/^static irqreturn_t amifb_interrupt(int irq, void *dev_id)$/;"	f	file:
amifb_inverse	amifb.c	/^static int amifb_inverse = 0;$/;"	v	file:
amifb_ioctl	amifb.c	/^static int amifb_ioctl(struct fb_info *info,$/;"	f	file:
amifb_ops	amifb.c	/^static struct fb_ops amifb_ops = {$/;"	v	typeref:struct:fb_ops	file:
amifb_pan_display	amifb.c	/^static int amifb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
amifb_par	amifb.c	/^static struct amifb_par {$/;"	s	file:
amifb_set_par	amifb.c	/^static int amifb_set_par(struct fb_info *info)$/;"	f	file:
amifb_setcolreg	amifb.c	/^static int amifb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
amifb_setup	amifb.c	/^int __init amifb_setup(char *options)$/;"	f
amifb_setup_mcap	amifb.c	/^static void __init amifb_setup_mcap(char *spec)$/;"	f	file:
andSISIDXREG	sis/sis.h	365;"	d
andSISREG	sis/sis.h	339;"	d
aoh	sis/sis.h	/^	struct SIS_OH aoh[1];$/;"	m	struct:SIS_OHALLOC	typeref:struct:SIS_OHALLOC::SIS_OH
aperture	i810/i810.h	/^	struct heap_data         aperture;$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::heap_data
aperture	intelfb/intelfb.h	/^	struct intelfb_heap_data aperture;$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::intelfb_heap_data
apointx	cg6.c	/^	u32	apointx, apointy, apointz;$/;"	m	struct:cg6_fbc	file:
apointy	cg6.c	/^	u32	apointx, apointy, apointz;$/;"	m	struct:cg6_fbc	file:
apointz	cg6.c	/^	u32	apointx, apointy, apointz;$/;"	m	struct:cg6_fbc	file:
apollo_init_control	hecubafb.c	/^static int __devinit apollo_init_control(struct hecubafb_par *par)$/;"	f	file:
apollo_send_command	hecubafb.c	/^static void apollo_send_command(struct hecubafb_par *par, unsigned char data)$/;"	f	file:
apollo_send_data	hecubafb.c	/^static void apollo_send_data(struct hecubafb_par *par, unsigned char data)$/;"	f	file:
aquadx	cg6.c	/^	u32	aquadx, aquady, aquadz;$/;"	m	struct:cg6_fbc	file:
aquady	cg6.c	/^	u32	aquadx, aquady, aquadz;$/;"	m	struct:cg6_fbc	file:
aquadz	cg6.c	/^	u32	aquadx, aquady, aquadz;$/;"	m	struct:cg6_fbc	file:
arbitration0	nvidia/nv_type.h	/^	u32 arbitration0;$/;"	m	struct:_riva_hw_state
arbitration0	riva/riva_hw.h	/^    U032 arbitration0;$/;"	m	struct:_riva_hw_state
arbitration1	nvidia/nv_type.h	/^	u32 arbitration1;$/;"	m	struct:_riva_hw_state
arbitration1	riva/riva_hw.h	/^    U032 arbitration1;$/;"	m	struct:_riva_hw_state
arc_clocks	acornfb.c	/^static struct pixclock arc_clocks[] = {$/;"	v	typeref:struct:pixclock	file:
arcfb_copyarea	arcfb.c	/^static void arcfb_copyarea(struct fb_info *info,$/;"	f	file:
arcfb_device	arcfb.c	/^static struct platform_device *arcfb_device;$/;"	v	typeref:struct:platform_device	file:
arcfb_driver	arcfb.c	/^static struct platform_driver arcfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
arcfb_enable	arcfb.c	/^static unsigned int arcfb_enable;$/;"	v	file:
arcfb_exit	arcfb.c	/^module_exit(arcfb_exit);$/;"	v
arcfb_exit	arcfb.c	/^static void __exit arcfb_exit(void)$/;"	f	file:
arcfb_fillrect	arcfb.c	/^static void arcfb_fillrect(struct fb_info *info,$/;"	f	file:
arcfb_imageblit	arcfb.c	/^static void arcfb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
arcfb_init	arcfb.c	/^module_init(arcfb_init);$/;"	v
arcfb_init	arcfb.c	/^static int __init arcfb_init(void)$/;"	f	file:
arcfb_interrupt	arcfb.c	/^static irqreturn_t arcfb_interrupt(int vec, void *dev_instance)$/;"	f	file:
arcfb_ioctl	arcfb.c	/^static int arcfb_ioctl(struct fb_info *info,$/;"	f	file:
arcfb_lcd_update	arcfb.c	/^static void arcfb_lcd_update(struct arcfb_par *par, unsigned int dx,$/;"	f	file:
arcfb_lcd_update_horiz	arcfb.c	/^static void arcfb_lcd_update_horiz(struct arcfb_par *par, unsigned int left,$/;"	f	file:
arcfb_lcd_update_page	arcfb.c	/^static void arcfb_lcd_update_page(struct arcfb_par *par, unsigned int upper,$/;"	f	file:
arcfb_lcd_update_vert	arcfb.c	/^static void arcfb_lcd_update_vert(struct arcfb_par *par, unsigned int top,$/;"	f	file:
arcfb_open	arcfb.c	/^static int arcfb_open(struct fb_info *info, int user)$/;"	f	file:
arcfb_ops	arcfb.c	/^static struct fb_ops arcfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
arcfb_pan_display	arcfb.c	/^static int arcfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
arcfb_par	arcfb.c	/^struct arcfb_par {$/;"	s	file:
arcfb_probe	arcfb.c	/^static int __init arcfb_probe(struct platform_device *dev)$/;"	f	file:
arcfb_release	arcfb.c	/^static int arcfb_release(struct fb_info *info, int user)$/;"	f	file:
arcfb_remove	arcfb.c	/^static int arcfb_remove(struct platform_device *dev)$/;"	f	file:
arcfb_write	arcfb.c	/^static ssize_t arcfb_write(struct fb_info *info, const char __user *buf,$/;"	f	file:
arectx	cg6.c	/^	u32	arectx, arecty, arectz;$/;"	m	struct:cg6_fbc	file:
arecty	cg6.c	/^	u32	arectx, arecty, arectz;$/;"	m	struct:cg6_fbc	file:
arectz	cg6.c	/^	u32	arectx, arecty, arectz;$/;"	m	struct:cg6_fbc	file:
ark_dac_read_regs	arkfb.c	/^static void ark_dac_read_regs(void *data, u8 *code, int count)$/;"	f	file:
ark_dac_write_regs	arkfb.c	/^static void ark_dac_write_regs(void *data, u8 *code, int count)$/;"	f	file:
ark_h_blank_end_regs	arkfb.c	/^static const struct vga_regset ark_h_blank_end_regs[]    = {{0x03, 0, 4}, {0x05, 7, 7	}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_h_blank_start_regs	arkfb.c	/^static const struct vga_regset ark_h_blank_start_regs[]  = {{0x02, 0, 7}, {0x41, 5, 5}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_h_display_regs	arkfb.c	/^static const struct vga_regset ark_h_display_regs[]      = {{0x01, 0, 7}, {0x41, 6, 6}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_h_sync_end_regs	arkfb.c	/^static const struct vga_regset ark_h_sync_end_regs[]     = {{0x05, 0, 4}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_h_sync_start_regs	arkfb.c	/^static const struct vga_regset ark_h_sync_start_regs[]   = {{0x04, 0, 7}, {0x41, 4, 4}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_h_total_regs	arkfb.c	/^static const struct vga_regset ark_h_total_regs[]        = {{0x00, 0, 7}, {0x41, 7, 7}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_line_compare_regs	arkfb.c	/^static const struct vga_regset ark_line_compare_regs[]   = {{0x18, 0, 7}, {0x07, 4, 4}, {0x09, 6, 6}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_offset_regs	arkfb.c	/^static const struct vga_regset ark_offset_regs[]         = {{0x13, 0, 7}, {0x41, 3, 3}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_pci_probe	arkfb.c	/^static int __devinit ark_pci_probe(struct pci_dev *dev, const struct pci_device_id *id)$/;"	f	file:
ark_pci_remove	arkfb.c	/^static void __devexit ark_pci_remove(struct pci_dev *dev)$/;"	f	file:
ark_pci_resume	arkfb.c	/^static int ark_pci_resume (struct pci_dev* dev)$/;"	f	file:
ark_pci_resume	arkfb.c	1151;"	d	file:
ark_pci_suspend	arkfb.c	/^static int ark_pci_suspend (struct pci_dev* dev, pm_message_t state)$/;"	f	file:
ark_pci_suspend	arkfb.c	1150;"	d	file:
ark_set_pixclock	arkfb.c	/^static void ark_set_pixclock(struct fb_info *info, u32 pixclock)$/;"	f	file:
ark_start_address_regs	arkfb.c	/^static const struct vga_regset ark_start_address_regs[]  = {{0x0d, 0, 7}, {0x0c, 0, 7}, {0x40, 0, 2}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_timing_regs	arkfb.c	/^static const struct svga_timing_regs ark_timing_regs     = {$/;"	v	typeref:struct:svga_timing_regs	file:
ark_v_blank_end_regs	arkfb.c	/^static const struct vga_regset ark_v_blank_end_regs[]    = {{0x16, 0, 7}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_v_blank_start_regs	arkfb.c	/^static const struct vga_regset ark_v_blank_start_regs[]  = {{0x15, 0, 7}, {0x07, 3, 3}, {0x09, 5, 5}, {0x40, 5, 5}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_v_display_regs	arkfb.c	/^static const struct vga_regset ark_v_display_regs[]      = {{0x12, 0, 7}, {0x07, 1, 1}, {0x07, 6, 6}, {0x40, 6, 6}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_v_sync_end_regs	arkfb.c	/^static const struct vga_regset ark_v_sync_end_regs[]     = {{0x11, 0, 3}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_v_sync_start_regs	arkfb.c	/^static const struct vga_regset ark_v_sync_start_regs[]   = {{0x10, 0, 7}, {0x07, 2, 2}, {0x07, 7, 7}, {0x40, 4, 4}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
ark_v_total_regs	arkfb.c	/^static const struct vga_regset ark_v_total_regs[]        = {{0x06, 0, 7}, {0x07, 0, 0}, {0x07, 5, 5}, {0x40, 7, 7}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
arkfb_blank	arkfb.c	/^static int arkfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
arkfb_cfb4_imageblit	arkfb.c	/^static void arkfb_cfb4_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
arkfb_check_var	arkfb.c	/^static int arkfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
arkfb_cleanup	arkfb.c	/^module_exit(arkfb_cleanup);$/;"	v
arkfb_cleanup	arkfb.c	/^static void __exit arkfb_cleanup(void)$/;"	f	file:
arkfb_fillrect	arkfb.c	/^static void arkfb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
arkfb_formats	arkfb.c	/^static const struct svga_fb_format arkfb_formats[] = {$/;"	v	typeref:struct:svga_fb_format	file:
arkfb_imageblit	arkfb.c	/^static void arkfb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
arkfb_info	arkfb.c	/^struct arkfb_info {$/;"	s	file:
arkfb_init	arkfb.c	/^module_init(arkfb_init);$/;"	v
arkfb_init	arkfb.c	/^static int __init arkfb_init(void)$/;"	f	file:
arkfb_iplan_fillrect	arkfb.c	/^static void arkfb_iplan_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
arkfb_iplan_imageblit	arkfb.c	/^static void arkfb_iplan_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
arkfb_open	arkfb.c	/^static int arkfb_open(struct fb_info *info, int user)$/;"	f	file:
arkfb_ops	arkfb.c	/^static struct fb_ops arkfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
arkfb_pan_display	arkfb.c	/^static int arkfb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
arkfb_pci_driver	arkfb.c	/^static struct pci_driver arkfb_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
arkfb_release	arkfb.c	/^static int arkfb_release(struct fb_info *info, int user)$/;"	f	file:
arkfb_set_par	arkfb.c	/^static int arkfb_set_par(struct fb_info *info)$/;"	f	file:
arkfb_setcolreg	arkfb.c	/^static int arkfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
arkfb_settile	arkfb.c	/^static void arkfb_settile(struct fb_info *info, struct fb_tilemap *map)$/;"	f	file:
arkfb_tile_ops	arkfb.c	/^static struct fb_tile_ops arkfb_tile_ops = {$/;"	v	typeref:struct:fb_tile_ops	file:
asiliant_calc_dclk2	asiliantfb.c	/^static void asiliant_calc_dclk2(u32 *ppixclock, u8 *dclk2_m, u8 *dclk2_n, u8 *dclk2_div)$/;"	f	file:
asiliant_set_timing	asiliantfb.c	/^static void asiliant_set_timing(struct fb_info *p)$/;"	f	file:
asiliantfb_check_var	asiliantfb.c	/^static int asiliantfb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
asiliantfb_driver	asiliantfb.c	/^static struct pci_driver asiliantfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
asiliantfb_exit	asiliantfb.c	/^static void __exit asiliantfb_exit(void)$/;"	f	file:
asiliantfb_init	asiliantfb.c	/^module_init(asiliantfb_init);$/;"	v
asiliantfb_init	asiliantfb.c	/^static int __init asiliantfb_init(void)$/;"	f	file:
asiliantfb_ops	asiliantfb.c	/^static struct fb_ops asiliantfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
asiliantfb_pci_init	asiliantfb.c	/^asiliantfb_pci_init(struct pci_dev *dp, const struct pci_device_id *ent)$/;"	f	file:
asiliantfb_remove	asiliantfb.c	/^static void __devexit asiliantfb_remove(struct pci_dev *dp)$/;"	f	file:
asiliantfb_set_par	asiliantfb.c	/^static int asiliantfb_set_par(struct fb_info *p)$/;"	f	file:
asiliantfb_setcolreg	asiliantfb.c	/^static int asiliantfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
asleep	aty/aty128fb.c	/^	int	asleep;$/;"	m	struct:aty128fb_par	file:
asleep	aty/atyfb.h	/^	int asleep;$/;"	m	struct:atyfb_par
asleep	aty/radeonfb.h	/^	int			asleep;$/;"	m	struct:radeonfb_info
aspect_ratio	fbcvt.c	/^	u32 aspect_ratio;$/;"	m	struct:fb_cvt_data	file:
assert	cirrusfb.c	91;"	d	file:
assert	cirrusfb.c	97;"	d	file:
assert	nvidia/nvidia.c	50;"	d	file:
assert	nvidia/nvidia.c	57;"	d	file:
assert	riva/fbdev.c	81;"	d	file:
assert	riva/fbdev.c	88;"	d	file:
assignchunk	amifb.c	626;"	d	file:
ata_get_par	atafb.c	/^static void ata_get_par(struct atafb_par *par)$/;"	f	file:
ata_set_par	atafb.c	/^static void ata_set_par(struct atafb_par *par)$/;"	f	file:
atafb_blank	atafb.c	/^static int atafb_blank(int blank, struct fb_info *info)$/;"	f	file:
atafb_check_var	atafb.c	/^static int atafb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
atafb_copyarea	atafb.c	/^static void atafb_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f	file:
atafb_fillrect	atafb.c	/^static void atafb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
atafb_get_fix	atafb.c	/^static int atafb_get_fix(struct fb_fix_screeninfo *fix, struct fb_info *info)$/;"	f	file:
atafb_get_var	atafb.c	/^static int atafb_get_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
atafb_imageblit	atafb.c	/^static void atafb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
atafb_init	atafb.c	/^int __init atafb_init(void)$/;"	f
atafb_init	atafb.c	/^module_init(atafb_init);$/;"	v
atafb_ioctl	atafb.c	/^atafb_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
atafb_iplan2p2_copyarea	atafb_iplan2p2.c	/^EXPORT_SYMBOL(atafb_iplan2p2_copyarea);$/;"	v
atafb_iplan2p2_copyarea	atafb_iplan2p2.c	/^void atafb_iplan2p2_copyarea(struct fb_info *info, u_long next_line,$/;"	f
atafb_iplan2p2_fillrect	atafb_iplan2p2.c	/^EXPORT_SYMBOL(atafb_iplan2p2_fillrect);$/;"	v
atafb_iplan2p2_fillrect	atafb_iplan2p2.c	/^void atafb_iplan2p2_fillrect(struct fb_info *info, u_long next_line, u32 color,$/;"	f
atafb_iplan2p2_linefill	atafb_iplan2p2.c	/^EXPORT_SYMBOL(atafb_iplan2p2_linefill);$/;"	v
atafb_iplan2p2_linefill	atafb_iplan2p2.c	/^void atafb_iplan2p2_linefill(struct fb_info *info, u_long next_line,$/;"	f
atafb_iplan2p4_copyarea	atafb_iplan2p4.c	/^EXPORT_SYMBOL(atafb_iplan2p4_copyarea);$/;"	v
atafb_iplan2p4_copyarea	atafb_iplan2p4.c	/^void atafb_iplan2p4_copyarea(struct fb_info *info, u_long next_line,$/;"	f
atafb_iplan2p4_fillrect	atafb_iplan2p4.c	/^EXPORT_SYMBOL(atafb_iplan2p4_fillrect);$/;"	v
atafb_iplan2p4_fillrect	atafb_iplan2p4.c	/^void atafb_iplan2p4_fillrect(struct fb_info *info, u_long next_line, u32 color,$/;"	f
atafb_iplan2p4_linefill	atafb_iplan2p4.c	/^EXPORT_SYMBOL(atafb_iplan2p4_linefill);$/;"	v
atafb_iplan2p4_linefill	atafb_iplan2p4.c	/^void atafb_iplan2p4_linefill(struct fb_info *info, u_long next_line,$/;"	f
atafb_iplan2p8_copyarea	atafb_iplan2p8.c	/^EXPORT_SYMBOL(atafb_iplan2p8_copyarea);$/;"	v
atafb_iplan2p8_copyarea	atafb_iplan2p8.c	/^void atafb_iplan2p8_copyarea(struct fb_info *info, u_long next_line,$/;"	f
atafb_iplan2p8_fillrect	atafb_iplan2p8.c	/^EXPORT_SYMBOL(atafb_iplan2p8_fillrect);$/;"	v
atafb_iplan2p8_fillrect	atafb_iplan2p8.c	/^void atafb_iplan2p8_fillrect(struct fb_info *info, u_long next_line, u32 color,$/;"	f
atafb_iplan2p8_linefill	atafb_iplan2p8.c	/^EXPORT_SYMBOL(atafb_iplan2p8_linefill);$/;"	v
atafb_iplan2p8_linefill	atafb_iplan2p8.c	/^void atafb_iplan2p8_linefill(struct fb_info *info, u_long next_line,$/;"	f
atafb_mfb_copyarea	atafb_mfb.c	/^EXPORT_SYMBOL(atafb_mfb_copyarea);$/;"	v
atafb_mfb_copyarea	atafb_mfb.c	/^void atafb_mfb_copyarea(struct fb_info *info, u_long next_line,$/;"	f
atafb_mfb_fillrect	atafb_mfb.c	/^EXPORT_SYMBOL(atafb_mfb_fillrect);$/;"	v
atafb_mfb_fillrect	atafb_mfb.c	/^void atafb_mfb_fillrect(struct fb_info *info, u_long next_line, u32 color,$/;"	f
atafb_mfb_linefill	atafb_mfb.c	/^EXPORT_SYMBOL(atafb_mfb_linefill);$/;"	v
atafb_mfb_linefill	atafb_mfb.c	/^void atafb_mfb_linefill(struct fb_info *info, u_long next_line,$/;"	f
atafb_ops	atafb.c	/^static struct fb_ops atafb_ops = {$/;"	v	typeref:struct:fb_ops	file:
atafb_pan_display	atafb.c	/^atafb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
atafb_par	atafb.c	/^static struct atafb_par {$/;"	s	file:
atafb_predefined	atafb.c	/^static struct fb_var_screeninfo atafb_predefined[] = {$/;"	v	typeref:struct:fb_var_screeninfo	file:
atafb_set_disp	atafb.c	/^static void atafb_set_disp(struct fb_info *info)$/;"	f	file:
atafb_set_par	atafb.c	/^static int atafb_set_par(struct fb_info *info)$/;"	f	file:
atafb_setcolreg	atafb.c	/^static int atafb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
atafb_setup	atafb.c	/^int __init atafb_setup(char *options)$/;"	f
atafb_setup_ext	atafb.c	/^static void __init atafb_setup_ext(char *spec)$/;"	f	file:
atafb_setup_int	atafb.c	/^static void __init atafb_setup_int(char *spec)$/;"	f	file:
atafb_setup_mcap	atafb.c	/^static void __init atafb_setup_mcap(char *spec)$/;"	f	file:
atafb_setup_user	atafb.c	/^static void __init atafb_setup_user(char *spec)$/;"	f	file:
ati_regbase	aty/atyfb.h	/^	void __iomem *ati_regbase;$/;"	m	struct:atyfb_par
atmel_lcdfb_alloc_video_memory	atmel_lcdfb.c	/^static int atmel_lcdfb_alloc_video_memory(struct atmel_lcdfb_info *sinfo)$/;"	f	file:
atmel_lcdfb_check_var	atmel_lcdfb.c	/^static int atmel_lcdfb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
atmel_lcdfb_driver	atmel_lcdfb.c	/^static struct platform_driver atmel_lcdfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
atmel_lcdfb_exit	atmel_lcdfb.c	/^module_exit(atmel_lcdfb_exit);$/;"	v
atmel_lcdfb_exit	atmel_lcdfb.c	/^static void __exit atmel_lcdfb_exit(void)$/;"	f	file:
atmel_lcdfb_free_video_memory	atmel_lcdfb.c	/^static inline void atmel_lcdfb_free_video_memory(struct atmel_lcdfb_info *sinfo)$/;"	f	file:
atmel_lcdfb_init	atmel_lcdfb.c	/^module_init(atmel_lcdfb_init);$/;"	v
atmel_lcdfb_init	atmel_lcdfb.c	/^static int __init atmel_lcdfb_init(void)$/;"	f	file:
atmel_lcdfb_init_fbinfo	atmel_lcdfb.c	/^static int __init atmel_lcdfb_init_fbinfo(struct atmel_lcdfb_info *sinfo)$/;"	f	file:
atmel_lcdfb_interrupt	atmel_lcdfb.c	/^static irqreturn_t atmel_lcdfb_interrupt(int irq, void *dev_id)$/;"	f	file:
atmel_lcdfb_ops	atmel_lcdfb.c	/^static struct fb_ops atmel_lcdfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
atmel_lcdfb_pan_display	atmel_lcdfb.c	/^static int atmel_lcdfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
atmel_lcdfb_probe	atmel_lcdfb.c	/^static int __init atmel_lcdfb_probe(struct platform_device *pdev)$/;"	f	file:
atmel_lcdfb_remove	atmel_lcdfb.c	/^static int __exit atmel_lcdfb_remove(struct platform_device *pdev)$/;"	f	file:
atmel_lcdfb_set_par	atmel_lcdfb.c	/^static int atmel_lcdfb_set_par(struct fb_info *info)$/;"	f	file:
atmel_lcdfb_setcolreg	atmel_lcdfb.c	/^static int atmel_lcdfb_setcolreg(unsigned int regno, unsigned int red,$/;"	f	file:
atmel_lcdfb_start_clock	atmel_lcdfb.c	/^static void atmel_lcdfb_start_clock(struct atmel_lcdfb_info *sinfo)$/;"	f	file:
atmel_lcdfb_stop_clock	atmel_lcdfb.c	/^static void atmel_lcdfb_stop_clock(struct atmel_lcdfb_info *sinfo)$/;"	f	file:
atmel_lcdfb_update_dma	atmel_lcdfb.c	/^static void atmel_lcdfb_update_dma(struct fb_info *info,$/;"	f	file:
atmel_lcdfb_update_dma2d	atmel_lcdfb.c	/^static inline void atmel_lcdfb_update_dma2d(struct atmel_lcdfb_info *sinfo,$/;"	f	file:
atmel_lcdfb_update_dma2d	atmel_lcdfb.c	/^static void atmel_lcdfb_update_dma2d(struct atmel_lcdfb_info *sinfo,$/;"	f	file:
atrix	cg6.c	/^	u32	atrix, atriy, atriz;$/;"	m	struct:cg6_fbc	file:
atriy	cg6.c	/^	u32	atrix, atriy, atriz;$/;"	m	struct:cg6_fbc	file:
atriz	cg6.c	/^	u32	atrix, atriy, atriz;$/;"	m	struct:cg6_fbc	file:
att_outb	tdfxfb.c	/^static inline void att_outb(struct tdfx_par *par, u32 idx, u8 val)$/;"	f	file:
attr	nvidia/nv_type.h	/^	u8 attr[NUM_ATC_REGS];$/;"	m	struct:_riva_hw_state
attr	riva/rivafb.h	/^	u8 attr[NUM_ATC_REGS];$/;"	m	struct:riva_regs
attr	vgastate.c	/^	__u8 *attr;$/;"	m	struct:regstate	file:
attr_bgcol	console/fbcon.h	94;"	d
attr_bgcol_ec	console/fbcon.h	96;"	d
attr_blink	console/fbcon.h	108;"	d
attr_bold	console/fbcon.h	102;"	d
attr_fgcol	console/fbcon.h	92;"	d
attr_fgcol_ec	console/fbcon.h	98;"	d
attr_reverse	console/fbcon.h	104;"	d
attr_underline	console/fbcon.h	106;"	d
attrib_port	vga16fb.c	722;"	d	file:
attributes	sticore.h	/^	u32 attributes;		\/* flags denoting attributes *\/$/;"	m	struct:sti_conf_outptr
aty128_bl_data	aty/aty128fb.c	/^static struct backlight_ops aty128_bl_data = {$/;"	v	typeref:struct:backlight_ops	file:
aty128_bl_exit	aty/aty128fb.c	/^static void aty128_bl_exit(struct backlight_device *bd)$/;"	f	file:
aty128_bl_get_brightness	aty/aty128fb.c	/^static int aty128_bl_get_brightness(struct backlight_device *bd)$/;"	f	file:
aty128_bl_get_level_brightness	aty/aty128fb.c	/^static int aty128_bl_get_level_brightness(struct aty128fb_par *par,$/;"	f	file:
aty128_bl_init	aty/aty128fb.c	/^static void aty128_bl_init(struct aty128fb_par *par)$/;"	f	file:
aty128_bl_set_power	aty/aty128fb.c	/^static void aty128_bl_set_power(struct fb_info *info, int power)$/;"	f	file:
aty128_bl_update_status	aty/aty128fb.c	/^static int aty128_bl_update_status(struct backlight_device *bd)$/;"	f	file:
aty128_constants	aty/aty128fb.c	/^struct aty128_constants {$/;"	s	file:
aty128_crtc	aty/aty128fb.c	/^struct aty128_crtc {$/;"	s	file:
aty128_crtc_to_var	aty/aty128fb.c	/^static int aty128_crtc_to_var(const struct aty128_crtc *crtc,$/;"	f	file:
aty128_ddafifo	aty/aty128fb.c	/^static int aty128_ddafifo(struct aty128_ddafifo *dsp,$/;"	f	file:
aty128_ddafifo	aty/aty128fb.c	/^struct aty128_ddafifo {$/;"	s	file:
aty128_decode_var	aty/aty128fb.c	/^static int aty128_decode_var(struct fb_var_screeninfo *var, struct aty128fb_par *par)$/;"	f	file:
aty128_do_resume	aty/aty128fb.c	/^static int aty128_do_resume(struct pci_dev *pdev)$/;"	f	file:
aty128_early_resume	aty/aty128fb.c	/^static void aty128_early_resume(void *data)$/;"	f	file:
aty128_encode_var	aty/aty128fb.c	/^static int aty128_encode_var(struct fb_var_screeninfo *var,$/;"	f	file:
aty128_find_mem_vbios	aty/aty128fb.c	/^static void __iomem *  __devinit aty128_find_mem_vbios(struct aty128fb_par *par)$/;"	f	file:
aty128_flush_pixel_cache	aty/aty128fb.c	/^static void aty128_flush_pixel_cache(const struct aty128fb_par *par)$/;"	f	file:
aty128_get_pllinfo	aty/aty128fb.c	/^static void __devinit aty128_get_pllinfo(struct aty128fb_par *par, unsigned char __iomem *bios)$/;"	f	file:
aty128_init	aty/aty128fb.c	/^static int __devinit aty128_init(struct pci_dev *pdev, const struct pci_device_id *ent)$/;"	f	file:
aty128_init_engine	aty/aty128fb.c	/^static void aty128_init_engine(struct aty128fb_par *par)$/;"	f	file:
aty128_map_ROM	aty/aty128fb.c	/^static void __iomem * __devinit aty128_map_ROM(const struct aty128fb_par *par, struct pci_dev *dev)$/;"	f	file:
aty128_meminfo	aty/aty128fb.c	/^struct aty128_meminfo {$/;"	s	file:
aty128_pci_resume	aty/aty128fb.c	/^static int aty128_pci_resume(struct pci_dev *pdev)$/;"	f	file:
aty128_pci_suspend	aty/aty128fb.c	/^static int aty128_pci_suspend(struct pci_dev *pdev, pm_message_t state)$/;"	f	file:
aty128_pci_tbl	aty/aty128fb.c	/^static struct pci_device_id aty128_pci_tbl[] = {$/;"	v	typeref:struct:pci_device_id	file:
aty128_pix_width_to_var	aty/aty128fb.c	/^static int aty128_pix_width_to_var(int pix_width, struct fb_var_screeninfo *var)$/;"	f	file:
aty128_pll	aty/aty128fb.c	/^struct aty128_pll {$/;"	s	file:
aty128_pll_to_var	aty/aty128fb.c	/^static int aty128_pll_to_var(const struct aty128_pll *pll, struct fb_var_screeninfo *var)$/;"	f	file:
aty128_probe	aty/aty128fb.c	/^static int __devinit aty128_probe(struct pci_dev *pdev, const struct pci_device_id *ent)$/;"	f	file:
aty128_remove	aty/aty128fb.c	/^static void __devexit aty128_remove(struct pci_dev *pdev)$/;"	f	file:
aty128_reset_engine	aty/aty128fb.c	/^static void aty128_reset_engine(const struct aty128fb_par *par)$/;"	f	file:
aty128_set_crt_enable	aty/aty128fb.c	/^static void aty128_set_crt_enable(struct aty128fb_par *par, int on)$/;"	f	file:
aty128_set_crtc	aty/aty128fb.c	/^static void aty128_set_crtc(const struct aty128_crtc *crtc,$/;"	f	file:
aty128_set_fifo	aty/aty128fb.c	/^static void aty128_set_fifo(const struct aty128_ddafifo *dsp,$/;"	f	file:
aty128_set_lcd_enable	aty/aty128fb.c	/^static void aty128_set_lcd_enable(struct aty128fb_par *par, int on)$/;"	f	file:
aty128_set_pll	aty/aty128fb.c	/^static void aty128_set_pll(struct aty128_pll *pll, const struct aty128fb_par *par)$/;"	f	file:
aty128_set_suspend	aty/aty128fb.c	/^static void aty128_set_suspend(struct aty128fb_par *par, int suspend)$/;"	f	file:
aty128_st_pal	aty/aty128fb.c	/^static void aty128_st_pal(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
aty128_timings	aty/aty128fb.c	/^static void __devinit aty128_timings(struct aty128fb_par *par)$/;"	f	file:
aty128_var_to_crtc	aty/aty128fb.c	/^static int aty128_var_to_crtc(const struct fb_var_screeninfo *var,$/;"	f	file:
aty128_var_to_pll	aty/aty128fb.c	/^static int aty128_var_to_pll(u32 period_in_ps, struct aty128_pll *pll,$/;"	f	file:
aty128fb_blank	aty/aty128fb.c	/^static int aty128fb_blank(int blank, struct fb_info *fb)$/;"	f	file:
aty128fb_check_var	aty/aty128fb.c	/^static int aty128fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
aty128fb_driver	aty/aty128fb.c	/^static struct pci_driver aty128fb_driver = {$/;"	v	typeref:struct:pci_driver	file:
aty128fb_exit	aty/aty128fb.c	/^module_exit(aty128fb_exit);$/;"	v
aty128fb_exit	aty/aty128fb.c	/^static void __exit aty128fb_exit(void)$/;"	f	file:
aty128fb_init	aty/aty128fb.c	/^module_init(aty128fb_init);$/;"	v
aty128fb_init	aty/aty128fb.c	/^static int __devinit aty128fb_init(void)$/;"	f	file:
aty128fb_ioctl	aty/aty128fb.c	/^static int aty128fb_ioctl(struct fb_info *info, u_int cmd, u_long arg)$/;"	f	file:
aty128fb_ops	aty/aty128fb.c	/^static struct fb_ops aty128fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
aty128fb_pan_display	aty/aty128fb.c	/^static int aty128fb_pan_display(struct fb_var_screeninfo *var, struct fb_info *fb) $/;"	f	file:
aty128fb_par	aty/aty128fb.c	/^struct aty128fb_par {$/;"	s	file:
aty128fb_set_par	aty/aty128fb.c	/^static int aty128fb_set_par(struct fb_info *info)$/;"	f	file:
aty128fb_setcolreg	aty/aty128fb.c	/^static int aty128fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
aty128fb_setup	aty/aty128fb.c	/^static int __devinit aty128fb_setup(char *options)$/;"	f	file:
aty128fb_sync	aty/aty128fb.c	/^static int aty128fb_sync(struct fb_info *info)$/;"	f	file:
aty_ICS2595_put1bit	aty/mach64_gx.c	/^static void aty_ICS2595_put1bit(u8 data, const struct atyfb_par *par)$/;"	f	file:
aty_StrobeClock	aty/mach64_gx.c	/^static void aty_StrobeClock(const struct atyfb_par *par)$/;"	f	file:
aty_bl_data	aty/atyfb_base.c	/^static struct backlight_ops aty_bl_data = {$/;"	v	typeref:struct:backlight_ops	file:
aty_bl_exit	aty/atyfb_base.c	/^static void aty_bl_exit(struct backlight_device *bd)$/;"	f	file:
aty_bl_get_brightness	aty/atyfb_base.c	/^static int aty_bl_get_brightness(struct backlight_device *bd)$/;"	f	file:
aty_bl_get_level_brightness	aty/atyfb_base.c	/^static int aty_bl_get_level_brightness(struct atyfb_par *par, int level)$/;"	f	file:
aty_bl_init	aty/atyfb_base.c	/^static void aty_bl_init(struct atyfb_par *par)$/;"	f	file:
aty_bl_update_status	aty/atyfb_base.c	/^static int aty_bl_update_status(struct backlight_device *bd)$/;"	f	file:
aty_calc_mem_refresh	aty/atyfb_base.c	/^static void __devinit aty_calc_mem_refresh(struct atyfb_par *par, int xclk)$/;"	f	file:
aty_crtc_to_var	aty/atyfb_base.c	/^static int aty_crtc_to_var(const struct crtc *crtc, struct fb_var_screeninfo *var)$/;"	f	file:
aty_dac_ati68860b	aty/mach64_gx.c	/^const struct aty_dac_ops aty_dac_ati68860b = {$/;"	v	typeref:struct:aty_dac_ops
aty_dac_att21c498	aty/mach64_gx.c	/^const struct aty_dac_ops aty_dac_att21c498 = {$/;"	v	typeref:struct:aty_dac_ops
aty_dac_ct	aty/mach64_ct.c	/^const struct aty_dac_ops aty_dac_ct = {$/;"	v	typeref:struct:aty_dac_ops
aty_dac_ibm514	aty/mach64_gx.c	/^const struct aty_dac_ops aty_dac_ibm514 = {$/;"	v	typeref:struct:aty_dac_ops
aty_dac_ops	aty/atyfb.h	/^struct aty_dac_ops {$/;"	s
aty_dac_unsupported	aty/mach64_gx.c	/^const struct aty_dac_ops aty_dac_unsupported = {$/;"	v	typeref:struct:aty_dac_ops
aty_dac_waste4	aty/mach64_gx.c	/^static void aty_dac_waste4(const struct atyfb_par *par)$/;"	f	file:
aty_disable_irq	aty/atyfb_base.c	/^static int aty_disable_irq(struct atyfb_par *par)$/;"	f	file:
aty_dsp_gt	aty/mach64_ct.c	/^static int aty_dsp_gt(const struct fb_info *info, u32 bpp, struct pll_ct *pll)$/;"	f	file:
aty_enable_irq	aty/atyfb_base.c	/^static int aty_enable_irq(struct atyfb_par *par, int reenable)$/;"	f	file:
aty_get_crtc	aty/atyfb_base.c	/^static void aty_get_crtc(const struct atyfb_par *par, struct crtc *crtc)$/;"	f	file:
aty_get_pll_ct	aty/mach64_ct.c	/^static void __devinit aty_get_pll_ct(const struct fb_info *info,$/;"	f	file:
aty_init	aty/atyfb_base.c	/^static int __devinit aty_init(struct fb_info *info)$/;"	f	file:
aty_init_cursor	aty/mach64_cursor.c	/^int __devinit aty_init_cursor(struct fb_info *info)$/;"	f
aty_init_engine	aty/mach64_accel.c	/^void aty_init_engine(struct atyfb_par *par, struct fb_info *info)$/;"	f
aty_init_lcd	aty/atyfb_base.c	/^static void __devinit aty_init_lcd(struct atyfb_par *par, u32 bios_base)$/;"	f	file:
aty_init_pll_ct	aty/mach64_ct.c	/^static int __devinit aty_init_pll_ct(const struct fb_info *info,$/;"	f	file:
aty_interrupt	aty/atyfb.h	/^struct aty_interrupt {$/;"	s
aty_irq	aty/atyfb_base.c	/^static irqreturn_t aty_irq(int irq, void *dev_id)$/;"	f	file:
aty_ld_8	aty/aty128fb.c	523;"	d	file:
aty_ld_8	aty/atyfb.h	/^static inline u8 aty_ld_8(int regindex, const struct atyfb_par *par)$/;"	f
aty_ld_lcd	aty/atyfb_base.c	/^u32 aty_ld_lcd(int index, const struct atyfb_par *par)$/;"	f
aty_ld_le32	aty/aty128fb.c	521;"	d	file:
aty_ld_le32	aty/atyfb.h	/^static inline u32 aty_ld_le32(int regindex, const struct atyfb_par *par)$/;"	f
aty_ld_pll	aty/aty128fb.c	530;"	d	file:
aty_ld_pll_ct	aty/mach64_ct.c	/^u8 aty_ld_pll_ct(int offset, const struct atyfb_par *par)$/;"	f
aty_pll	aty/atyfb.h	/^union aty_pll {$/;"	u
aty_pll_1703_to_var	aty/mach64_gx.c	/^static u32 aty_pll_1703_to_var(const struct fb_info *info,$/;"	f	file:
aty_pll_18818_to_var	aty/mach64_gx.c	/^static u32 aty_pll_18818_to_var(const struct fb_info *info,$/;"	f	file:
aty_pll_408_to_var	aty/mach64_gx.c	/^static u32 aty_pll_408_to_var(const struct fb_info *info,$/;"	f	file:
aty_pll_514_to_var	aty/mach64_gx.c	/^static u32 aty_pll_514_to_var(const struct fb_info *info,$/;"	f	file:
aty_pll_8398_to_var	aty/mach64_gx.c	/^static u32 aty_pll_8398_to_var(const struct fb_info *info,$/;"	f	file:
aty_pll_ati18818_1	aty/mach64_gx.c	/^const struct aty_pll_ops aty_pll_ati18818_1 = {$/;"	v	typeref:struct:aty_pll_ops
aty_pll_att20c408	aty/mach64_gx.c	/^const struct aty_pll_ops aty_pll_att20c408 = {$/;"	v	typeref:struct:aty_pll_ops
aty_pll_ch8398	aty/mach64_gx.c	/^const struct aty_pll_ops aty_pll_ch8398 = {$/;"	v	typeref:struct:aty_pll_ops
aty_pll_ct	aty/mach64_ct.c	/^const struct aty_pll_ops aty_pll_ct = {$/;"	v	typeref:struct:aty_pll_ops
aty_pll_ibm514	aty/mach64_gx.c	/^const struct aty_pll_ops aty_pll_ibm514 = {$/;"	v	typeref:struct:aty_pll_ops
aty_pll_ops	aty/atyfb.h	/^struct aty_pll_ops {$/;"	s
aty_pll_readupdate	aty/aty128fb.c	/^static int aty_pll_readupdate(const struct aty128fb_par *par)$/;"	f	file:
aty_pll_stg1703	aty/mach64_gx.c	/^const struct aty_pll_ops aty_pll_stg1703 = {$/;"	v	typeref:struct:aty_pll_ops
aty_pll_to_var_ct	aty/mach64_ct.c	/^static u32 aty_pll_to_var_ct(const struct fb_info *info, const union aty_pll *pll)$/;"	f	file:
aty_pll_unsupported	aty/mach64_gx.c	/^const struct aty_pll_ops aty_pll_unsupported = {$/;"	v	typeref:struct:aty_pll_ops
aty_pll_wait_readupdate	aty/aty128fb.c	/^static void aty_pll_wait_readupdate(const struct aty128fb_par *par)$/;"	f	file:
aty_pll_writeupdate	aty/aty128fb.c	/^static void aty_pll_writeupdate(const struct aty128fb_par *par)$/;"	f	file:
aty_power_mgmt	aty/atyfb_base.c	/^static int aty_power_mgmt(int sleep, struct atyfb_par *par)$/;"	f	file:
aty_reset_engine	aty/mach64_accel.c	/^void aty_reset_engine(const struct atyfb_par *par)$/;"	f
aty_resume_chip	aty/atyfb_base.c	/^static void aty_resume_chip(struct fb_info *info)$/;"	f	file:
aty_resume_pll_ct	aty/mach64_ct.c	/^static void aty_resume_pll_ct(const struct fb_info *info,$/;"	f	file:
aty_set_crtc	aty/atyfb_base.c	/^static void aty_set_crtc(const struct atyfb_par *par, const struct crtc *crtc)$/;"	f	file:
aty_set_dac_514	aty/mach64_gx.c	/^static int aty_set_dac_514(const struct fb_info *info,$/;"	f	file:
aty_set_dac_ATI68860_B	aty/mach64_gx.c	/^static int aty_set_dac_ATI68860_B(const struct fb_info *info,$/;"	f	file:
aty_set_dac_ATT21C498	aty/mach64_gx.c	/^static int aty_set_dac_ATT21C498(const struct fb_info *info,$/;"	f	file:
aty_set_dac_unsupported	aty/mach64_gx.c	/^static int aty_set_dac_unsupported(const struct fb_info *info,$/;"	f	file:
aty_set_pll18818	aty/mach64_gx.c	/^static void aty_set_pll18818(const struct fb_info *info,$/;"	f	file:
aty_set_pll_1703	aty/mach64_gx.c	/^static void aty_set_pll_1703(const struct fb_info *info,$/;"	f	file:
aty_set_pll_408	aty/mach64_gx.c	/^static void aty_set_pll_408(const struct fb_info *info,$/;"	f	file:
aty_set_pll_514	aty/mach64_gx.c	/^static void aty_set_pll_514(const struct fb_info *info,$/;"	f	file:
aty_set_pll_8398	aty/mach64_gx.c	/^static void aty_set_pll_8398(const struct fb_info *info,$/;"	f	file:
aty_set_pll_ct	aty/mach64_ct.c	/^void aty_set_pll_ct(const struct fb_info *info, const union aty_pll *pll)$/;"	f
aty_st_514	aty/mach64_gx.c	/^static void aty_st_514(int offset, u8 val, const struct atyfb_par *par)$/;"	f	file:
aty_st_8	aty/aty128fb.c	524;"	d	file:
aty_st_8	aty/atyfb.h	/^static inline void aty_st_8(int regindex, u8 val, const struct atyfb_par *par)$/;"	f
aty_st_lcd	aty/atyfb_base.c	/^void aty_st_lcd(int index, u32 val, const struct atyfb_par *par)$/;"	f
aty_st_le16	aty/atyfb.h	/^static inline void aty_st_le16(int regindex, u16 val,$/;"	f
aty_st_le32	aty/aty128fb.c	522;"	d	file:
aty_st_le32	aty/atyfb.h	/^static inline void aty_st_le32(int regindex, u32 val, const struct atyfb_par *par)$/;"	f
aty_st_pal	aty/atyfb_base.c	/^static void aty_st_pal(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
aty_st_pll	aty/aty128fb.c	531;"	d	file:
aty_st_pll_ct	aty/mach64_ct.c	/^static void aty_st_pll_ct(int offset, u8 val, const struct atyfb_par *par)$/;"	f	file:
aty_valid_pll_ct	aty/mach64_ct.c	/^static int aty_valid_pll_ct(const struct fb_info *info, u32 vclk_per, struct pll_ct *pll)$/;"	f	file:
aty_var_to_crtc	aty/atyfb_base.c	/^static int aty_var_to_crtc(const struct fb_info *info,$/;"	f	file:
aty_var_to_pll_1703	aty/mach64_gx.c	/^static int aty_var_to_pll_1703(const struct fb_info *info, u32 vclk_per,$/;"	f	file:
aty_var_to_pll_18818	aty/mach64_gx.c	/^static int aty_var_to_pll_18818(const struct fb_info *info, u32 vclk_per,$/;"	f	file:
aty_var_to_pll_408	aty/mach64_gx.c	/^static int aty_var_to_pll_408(const struct fb_info *info, u32 vclk_per,$/;"	f	file:
aty_var_to_pll_514	aty/mach64_gx.c	/^static int aty_var_to_pll_514(const struct fb_info *info, u32 vclk_per,$/;"	f	file:
aty_var_to_pll_8398	aty/mach64_gx.c	/^static int aty_var_to_pll_8398(const struct fb_info *info, u32 vclk_per,$/;"	f	file:
aty_var_to_pll_ct	aty/mach64_ct.c	/^static int aty_var_to_pll_ct(const struct fb_info *info, u32 vclk_per, u32 bpp, union aty_pll *pll)$/;"	f	file:
aty_waitforvblank	aty/atyfb_base.c	/^static int aty_waitforvblank(struct atyfb_par *par, u32 crtc)$/;"	f	file:
atyclk	aty/atyfb_base.c	/^struct atyclk {$/;"	s	file:
atyfb-objs	aty/Makefile	/^atyfb-objs			:= $(atyfb-y)$/;"	m
atyfb-y	aty/Makefile	/^atyfb-y				:= atyfb_base.o mach64_accel.o mach64_cursor.o$/;"	m
atyfb_atari_probe	aty/atyfb_base.c	/^static int __init atyfb_atari_probe(void)$/;"	f	file:
atyfb_blank	aty/atyfb_base.c	/^static int atyfb_blank(int blank, struct fb_info *info)$/;"	f	file:
atyfb_check_var	aty/atyfb_base.c	/^static int atyfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
atyfb_copyarea	aty/mach64_accel.c	/^void atyfb_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f
atyfb_cursor	aty/mach64_cursor.c	/^static int atyfb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
atyfb_driver	aty/atyfb_base.c	/^static struct pci_driver atyfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
atyfb_exit	aty/atyfb_base.c	/^module_exit(atyfb_exit);$/;"	v
atyfb_exit	aty/atyfb_base.c	/^static void __exit atyfb_exit(void)$/;"	f	file:
atyfb_fillrect	aty/mach64_accel.c	/^void atyfb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f
atyfb_get_pixclock	aty/atyfb_base.c	/^static u32 atyfb_get_pixclock(struct fb_var_screeninfo *var, struct atyfb_par *par)$/;"	f	file:
atyfb_get_timings_from_lcd	aty/atyfb_base.c	/^static int __devinit atyfb_get_timings_from_lcd(struct atyfb_par *par,$/;"	f	file:
atyfb_imageblit	aty/mach64_accel.c	/^void atyfb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f
atyfb_init	aty/atyfb_base.c	/^module_init(atyfb_init);$/;"	v
atyfb_init	aty/atyfb_base.c	/^static int __init atyfb_init(void)$/;"	f	file:
atyfb_ioctl	aty/atyfb_base.c	/^static int atyfb_ioctl(struct fb_info *info, u_int cmd, u_long arg)$/;"	f	file:
atyfb_mmap	aty/atyfb_base.c	/^static int atyfb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
atyfb_open	aty/atyfb_base.c	/^static int atyfb_open(struct fb_info *info, int user)$/;"	f	file:
atyfb_ops	aty/atyfb_base.c	/^static struct fb_ops atyfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
atyfb_palette	aty/atyfb_base.c	/^static void atyfb_palette(int enter)$/;"	f	file:
atyfb_pan_display	aty/atyfb_base.c	/^static int atyfb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
atyfb_par	aty/atyfb.h	/^struct atyfb_par {$/;"	s
atyfb_pci_probe	aty/atyfb_base.c	/^static int __devinit atyfb_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)$/;"	f	file:
atyfb_pci_remove	aty/atyfb_base.c	/^static void __devexit atyfb_pci_remove(struct pci_dev *pdev)$/;"	f	file:
atyfb_pci_resume	aty/atyfb_base.c	/^static int atyfb_pci_resume(struct pci_dev *pdev)$/;"	f	file:
atyfb_pci_suspend	aty/atyfb_base.c	/^static int atyfb_pci_suspend(struct pci_dev *pdev, pm_message_t state)$/;"	f	file:
atyfb_pci_tbl	aty/atyfb_base.c	/^static struct pci_device_id atyfb_pci_tbl[] = {$/;"	v	typeref:struct:pci_device_id	file:
atyfb_release	aty/atyfb_base.c	/^static int atyfb_release(struct fb_info *info, int user)$/;"	f	file:
atyfb_remove	aty/atyfb_base.c	/^static void __devexit atyfb_remove(struct fb_info *info)$/;"	f	file:
atyfb_save	aty/atyfb_base.c	/^} atyfb_save;$/;"	v	typeref:struct:__anon98	file:
atyfb_save_palette	aty/atyfb_base.c	/^static void atyfb_save_palette(struct atyfb_par *par, int enter)$/;"	f	file:
atyfb_set_par	aty/atyfb_base.c	/^static int atyfb_set_par(struct fb_info *info)$/;"	f	file:
atyfb_setcolreg	aty/atyfb_base.c	/^static int atyfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
atyfb_setup	aty/atyfb_base.c	/^static int __init atyfb_setup(char *options)$/;"	f	file:
atyfb_setup_generic	aty/atyfb_base.c	/^static int __devinit atyfb_setup_generic(struct pci_dev *pdev, struct fb_info *info, unsigned long addr)$/;"	f	file:
atyfb_setup_sparc	aty/atyfb_base.c	/^static int __devinit atyfb_setup_sparc(struct pci_dev *pdev,$/;"	f	file:
atyfb_sync	aty/atyfb_base.c	/^static int atyfb_sync(struct fb_info *info)$/;"	f	file:
au1100fb_cleanup	au1100fb.c	/^module_exit(au1100fb_cleanup);$/;"	v
au1100fb_cleanup	au1100fb.c	/^void __exit au1100fb_cleanup(void)$/;"	f
au1100fb_device	au1100fb.h	/^struct au1100fb_device {$/;"	s
au1100fb_driver	au1100fb.c	/^static struct device_driver au1100fb_driver = {$/;"	v	typeref:struct:device_driver	file:
au1100fb_drv_info	au1100fb.h	/^struct au1100fb_drv_info {$/;"	s
au1100fb_drv_probe	au1100fb.c	/^static int __init au1100fb_drv_probe(struct device *dev)$/;"	f	file:
au1100fb_drv_remove	au1100fb.c	/^int au1100fb_drv_remove(struct device *dev)$/;"	f
au1100fb_drv_resume	au1100fb.c	/^int au1100fb_drv_resume(struct device *dev)$/;"	f
au1100fb_drv_resume	au1100fb.c	663;"	d	file:
au1100fb_drv_suspend	au1100fb.c	/^int au1100fb_drv_suspend(struct device *dev, pm_message_t state)$/;"	f
au1100fb_drv_suspend	au1100fb.c	662;"	d	file:
au1100fb_fb_blank	au1100fb.c	/^static int au1100fb_fb_blank(int blank_mode, struct fb_info *fbi)$/;"	f	file:
au1100fb_fb_cursor	au1100fb.c	/^int au1100fb_fb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f
au1100fb_fb_mmap	au1100fb.c	/^int au1100fb_fb_mmap(struct fb_info *fbi, struct vm_area_struct *vma)$/;"	f
au1100fb_fb_pan_display	au1100fb.c	/^int au1100fb_fb_pan_display(struct fb_var_screeninfo *var, struct fb_info *fbi)$/;"	f
au1100fb_fb_rotate	au1100fb.c	/^void au1100fb_fb_rotate(struct fb_info *fbi, int angle)$/;"	f
au1100fb_fb_setcolreg	au1100fb.c	/^int au1100fb_fb_setcolreg(unsigned regno, unsigned red, unsigned green, unsigned blue, unsigned transp, struct fb_info *fbi)$/;"	f
au1100fb_init	au1100fb.c	/^int __init au1100fb_init(void)$/;"	f
au1100fb_init	au1100fb.c	/^module_init(au1100fb_init);$/;"	v
au1100fb_ops	au1100fb.c	/^static struct fb_ops au1100fb_ops =$/;"	v	typeref:struct:fb_ops	file:
au1100fb_panel	au1100fb.h	/^struct au1100fb_panel$/;"	s
au1100fb_regs	au1100fb.h	/^struct au1100fb_regs$/;"	s
au1100fb_setmode	au1100fb.c	/^int au1100fb_setmode(struct au1100fb_device *fbdev)$/;"	f
au1100fb_setup	au1100fb.c	/^int au1100fb_setup(char *options)$/;"	f
au1200_lcd	au1200fb.h	/^struct au1200_lcd {$/;"	s
au1200_lcd_global_regs_t	au1200fb.c	/^struct au1200_lcd_global_regs_t {$/;"	s	file:
au1200_lcd_iodata_t	au1200fb.c	/^struct au1200_lcd_iodata_t {$/;"	s	file:
au1200_lcd_window_regs_t	au1200fb.c	/^struct au1200_lcd_window_regs_t {$/;"	s	file:
au1200_setlocation	au1200fb.c	/^static int au1200_setlocation (struct au1200fb_device *fbdev, int plane,$/;"	f	file:
au1200_setmode	au1200fb.c	/^static void au1200_setmode(struct au1200fb_device *fbdev)$/;"	f	file:
au1200_setpanel	au1200fb.c	/^static void au1200_setpanel (struct panel_settings *newpanel)$/;"	f	file:
au1200fb_cleanup	au1200fb.c	/^module_exit(au1200fb_cleanup);$/;"	v
au1200fb_cleanup	au1200fb.c	/^static void __exit au1200fb_cleanup(void)$/;"	f	file:
au1200fb_device	au1200fb.c	/^struct au1200fb_device {$/;"	s	file:
au1200fb_driver	au1200fb.c	/^static struct device_driver au1200fb_driver = {$/;"	v	typeref:struct:device_driver	file:
au1200fb_drv_probe	au1200fb.c	/^static int au1200fb_drv_probe(struct device *dev)$/;"	f	file:
au1200fb_drv_remove	au1200fb.c	/^static int au1200fb_drv_remove(struct device *dev)$/;"	f	file:
au1200fb_drv_resume	au1200fb.c	/^static int au1200fb_drv_resume(struct device *dev, u32 level)$/;"	f	file:
au1200fb_drv_suspend	au1200fb.c	/^static int au1200fb_drv_suspend(struct device *dev, u32 state, u32 level)$/;"	f	file:
au1200fb_fb_blank	au1200fb.c	/^static int au1200fb_fb_blank(int blank_mode, struct fb_info *fbi)$/;"	f	file:
au1200fb_fb_check_var	au1200fb.c	/^static int au1200fb_fb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
au1200fb_fb_mmap	au1200fb.c	/^static int au1200fb_fb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
au1200fb_fb_ops	au1200fb.c	/^static struct fb_ops au1200fb_fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
au1200fb_fb_set_par	au1200fb.c	/^static int au1200fb_fb_set_par(struct fb_info *fbi)$/;"	f	file:
au1200fb_fb_setcolreg	au1200fb.c	/^static int au1200fb_fb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
au1200fb_handle_irq	au1200fb.c	/^static irqreturn_t au1200fb_handle_irq(int irq, void* dev_id)$/;"	f	file:
au1200fb_init	au1200fb.c	/^module_init(au1200fb_init);$/;"	v
au1200fb_init	au1200fb.c	/^static int __init au1200fb_init(void)$/;"	f	file:
au1200fb_init_fbinfo	au1200fb.c	/^static int au1200fb_init_fbinfo(struct au1200fb_device *fbdev)$/;"	f	file:
au1200fb_ioctl	au1200fb.c	/^static int au1200fb_ioctl(struct fb_info *info, unsigned int cmd,$/;"	f	file:
au1200fb_pm_callback	au1200fb.c	/^static int au1200fb_pm_callback(au1xxx_power_dev_t *dev,$/;"	f	file:
au1200fb_setup	au1200fb.c	/^static void au1200fb_setup(void)$/;"	f	file:
au1200fb_update_fbinfo	au1200fb.c	/^static void au1200fb_update_fbinfo(struct fb_info *fbi)$/;"	f	file:
auto_mode	w100fb.c	/^	int auto_mode;  \/* system clock auto changing? *\/$/;"	m	struct:power_state	file:
auto_update_complete	omap/blizzard.c	/^static void auto_update_complete(void *data)$/;"	f	file:
auto_update_complete	omap/hwa742.c	/^static void auto_update_complete(void *data)$/;"	f	file:
auto_update_timer	omap/blizzard.c	/^	struct timer_list	auto_update_timer;$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::timer_list	file:
auto_update_timer	omap/hwa742.c	/^	struct timer_list	auto_update_timer;$/;"	m	struct:__anon49	typeref:struct:__anon49::timer_list	file:
auto_update_window	omap/blizzard.c	/^	struct omapfb_update_window	auto_update_window;$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::omapfb_update_window	file:
auto_update_window	omap/hwa742.c	/^	struct omapfb_update_window	auto_update_window;$/;"	m	struct:__anon49	typeref:struct:__anon49::omapfb_update_window	file:
autodetect_names	atafb.c	/^static char *autodetect_names[] = { "autodetect", NULL };$/;"	v	file:
aux_size	aty/atyfb.h	/^	unsigned long aux_size;$/;"	m	struct:atyfb_par
aux_start	aty/atyfb.h	/^	unsigned long aux_start; \/* auxiliary aperture *\/$/;"	m	struct:atyfb_par
b	aty/atyfb_base.c	/^	u8 b[2][256];$/;"	m	struct:__anon98	file:
b_margin	acornfb.h	/^	u_int	b_margin;$/;"	m	struct:modey_params
bac	matrox/matroxfb_maven.h	/^	struct i2c_algo_bit_data	bac;$/;"	m	struct:i2c_bit_adapter	typeref:struct:i2c_bit_adapter::i2c_algo_bit_data
bac_dis_int	pnx4008/dum.h	/^	int bac_dis_int;$/;"	m	struct:dum_setup
backcolor	au1200fb.c	/^	unsigned int backcolor;$/;"	m	struct:au1200_lcd_global_regs_t	file:
backcolor	au1200fb.h	/^	volatile uint32	backcolor;$/;"	m	struct:au1200_lcd
backlight	aty/radeon_base.c	/^static int backlight = 0;$/;"	v	file:
backlight	aty/radeon_base.c	/^static int backlight = 1;$/;"	v	file:
backlight_class	backlight/backlight.c	/^static struct class *backlight_class;$/;"	v	typeref:struct:class	file:
backlight_class_exit	backlight/backlight.c	/^module_exit(backlight_class_exit);$/;"	v
backlight_class_exit	backlight/backlight.c	/^static void __exit backlight_class_exit(void)$/;"	f	file:
backlight_class_init	backlight/backlight.c	/^postcore_initcall(backlight_class_init);$/;"	v
backlight_class_init	backlight/backlight.c	/^static int __init backlight_class_init(void)$/;"	f	file:
backlight_device_register	backlight/backlight.c	/^EXPORT_SYMBOL(backlight_device_register);$/;"	v
backlight_device_register	backlight/backlight.c	/^struct backlight_device *backlight_device_register(const char *name,$/;"	f
backlight_device_unregister	backlight/backlight.c	/^EXPORT_SYMBOL(backlight_device_unregister);$/;"	v
backlight_device_unregister	backlight/backlight.c	/^void backlight_device_unregister(struct backlight_device *bd)$/;"	f
backlight_enable	epson1355fb.c	/^static void backlight_enable(int enable)$/;"	f	file:
backlight_level	jz4740_slcd.c	/^static unsigned long backlight_level = 100;$/;"	v	file:
backlight_power	imxfb.h	/^	void (*backlight_power)(int);$/;"	m	struct:imxfb_info
backlight_register_fb	backlight/backlight.c	/^static inline int backlight_register_fb(struct backlight_device *bd)$/;"	f	file:
backlight_register_fb	backlight/backlight.c	/^static int backlight_register_fb(struct backlight_device *bd)$/;"	f	file:
backlight_show_actual_brightness	backlight/backlight.c	/^static ssize_t backlight_show_actual_brightness(struct device *dev,$/;"	f	file:
backlight_show_brightness	backlight/backlight.c	/^static ssize_t backlight_show_brightness(struct device *dev,$/;"	f	file:
backlight_show_max_brightness	backlight/backlight.c	/^static ssize_t backlight_show_max_brightness(struct device *dev,$/;"	f	file:
backlight_show_power	backlight/backlight.c	/^static ssize_t backlight_show_power(struct device *dev,$/;"	f	file:
backlight_store_brightness	backlight/backlight.c	/^static ssize_t backlight_store_brightness(struct device *dev,$/;"	f	file:
backlight_store_power	backlight/backlight.c	/^static ssize_t backlight_store_power(struct device *dev,$/;"	f	file:
backlight_unregister_fb	backlight/backlight.c	/^static inline void backlight_unregister_fb(struct backlight_device *bd)$/;"	f	file:
backlight_unregister_fb	backlight/backlight.c	/^static void backlight_unregister_fb(struct backlight_device *bd)$/;"	f	file:
bailearly	intelfb/intelfbdrv.c	/^static int bailearly    = 0;$/;"	v	file:
bailout	intelfb/intelfbdrv.c	482;"	d	file:
banshee_make_room	tdfxfb.c	/^static inline void banshee_make_room(struct tdfx_par *par, int size)$/;"	f	file:
banshee_wait_idle	tdfxfb.c	/^static int banshee_wait_idle(struct fb_info *info)$/;"	f	file:
barco_p1	sis/oem300.h	/^static const unsigned char barco_p1[2][9][7][3] =$/;"	v
base	matrox/matroxfb_base.c	/^	struct video_board* base;$/;"	m	struct:board	typeref:struct:board::video_board	file:
base	matrox/matroxfb_base.h	/^	unsigned long	base;	\/* physical *\/$/;"	m	struct:matrox_fb_info::__anon14
base	matrox/matroxfb_base.h	/^	unsigned long	base;	\/* physical *\/$/;"	m	struct:matrox_fb_info::__anon15
base	matrox/matroxfb_crtc2.h	/^		unsigned long	base;	\/* physical *\/$/;"	m	struct:matroxfb_dh_fb_info::__anon31
base	matrox/matroxfb_crtc2.h	/^		unsigned long	base;$/;"	m	struct:matroxfb_dh_fb_info::__anon32
base	omap/dispc.c	/^	u32		base;$/;"	m	struct:__anon50	file:
base	omap/rfbi.c	/^	u32		base;$/;"	m	struct:__anon52	file:
base	omap/sossi.c	/^	void __iomem	*base;$/;"	m	struct:__anon51	file:
base	pm3fb.c	/^	u32		base;		\/* screen base in 128 bits unit *\/$/;"	m	struct:pm3_par	file:
base_frame_buffer	platinumfb.c	/^	volatile __u8			__iomem *base_frame_buffer;$/;"	m	struct:fb_info_platinum	file:
basestride	cyblafb.c	/^static int basestride;$/;"	v	file:
bci_base	savage/savagefb.h	/^	volatile u32  __iomem *bci_base;$/;"	m	struct:savagefb_par
bci_ptr	savage/savagefb.h	/^	unsigned int  bci_ptr;$/;"	m	struct:savagefb_par
bclrpat_a	intelfb/intelfb.h	/^	u32 bclrpat_a;$/;"	m	struct:intelfb_hwstate
bclrpat_b	intelfb/intelfb.h	/^	u32 bclrpat_b;$/;"	m	struct:intelfb_hwstate
be_time_stamp	ps3fb.c	/^	u64 be_time_stamp;$/;"	m	struct:display_head	file:
beamcon0	amifb.c	/^	u_short beamcon0;	\/* vmode *\/$/;"	m	struct:amifb_par	file:
begin_iring	i810/i810_accel.c	/^static inline u32 begin_iring(struct fb_info *info, u32 space)$/;"	f	file:
bestclock	cirrusfb.c	/^static void bestclock(long freq, long *best, long *nom,$/;"	f	file:
bfin_bf54x_driver	bf54x-lq043fb.c	/^static struct platform_driver bfin_bf54x_driver = {$/;"	v	typeref:struct:platform_driver	file:
bfin_bf54x_driver_cleanup	bf54x-lq043fb.c	/^module_exit(bfin_bf54x_driver_cleanup);$/;"	v
bfin_bf54x_driver_cleanup	bf54x-lq043fb.c	/^static void __exit bfin_bf54x_driver_cleanup(void)$/;"	f	file:
bfin_bf54x_driver_init	bf54x-lq043fb.c	/^module_init(bfin_bf54x_driver_init);$/;"	v
bfin_bf54x_driver_init	bf54x-lq043fb.c	/^static int __devinit bfin_bf54x_driver_init(void)$/;"	f	file:
bfin_bf54x_fb_check_var	bf54x-lq043fb.c	/^static int bfin_bf54x_fb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
bfin_bf54x_fb_cursor	bf54x-lq043fb.c	/^int bfin_bf54x_fb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f
bfin_bf54x_fb_mmap	bf54x-lq043fb.c	/^static int bfin_bf54x_fb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
bfin_bf54x_fb_open	bf54x-lq043fb.c	/^static int bfin_bf54x_fb_open(struct fb_info *info, int user)$/;"	f	file:
bfin_bf54x_fb_ops	bf54x-lq043fb.c	/^static struct fb_ops bfin_bf54x_fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
bfin_bf54x_fb_release	bf54x-lq043fb.c	/^static int bfin_bf54x_fb_release(struct fb_info *info, int user)$/;"	f	file:
bfin_bf54x_fb_setcolreg	bf54x-lq043fb.c	/^static int bfin_bf54x_fb_setcolreg(u_int regno, u_int red, u_int green,$/;"	f	file:
bfin_bf54x_irq_error	bf54x-lq043fb.c	/^static irqreturn_t bfin_bf54x_irq_error(int irq, void *dev_id)$/;"	f	file:
bfin_bf54x_probe	bf54x-lq043fb.c	/^static int __init bfin_bf54x_probe(struct platform_device *pdev)$/;"	f	file:
bfin_bf54x_remove	bf54x-lq043fb.c	/^static int bfin_bf54x_remove(struct platform_device *pdev)$/;"	f	file:
bfin_bf54x_resume	bf54x-lq043fb.c	/^static int bfin_bf54x_resume(struct platform_device *pdev)$/;"	f	file:
bfin_bf54x_resume	bf54x-lq043fb.c	758;"	d	file:
bfin_bf54x_suspend	bf54x-lq043fb.c	/^static int bfin_bf54x_suspend(struct platform_device *pdev, pm_message_t state)$/;"	f	file:
bfin_bf54x_suspend	bf54x-lq043fb.c	757;"	d	file:
bfin_bf54xfb_info	bf54x-lq043fb.c	/^struct bfin_bf54xfb_info {$/;"	s	file:
bfin_lcd_check_fb	bf54x-lq043fb.c	/^static int bfin_lcd_check_fb(struct fb_info *fi)$/;"	f	file:
bfin_lcd_get_contrast	bf54x-lq043fb.c	/^static int bfin_lcd_get_contrast(struct lcd_device *dev)$/;"	f	file:
bfin_lcd_get_power	bf54x-lq043fb.c	/^static int bfin_lcd_get_power(struct lcd_device *dev)$/;"	f	file:
bfin_lcd_ops	bf54x-lq043fb.c	/^static struct lcd_ops bfin_lcd_ops = {$/;"	v	typeref:struct:lcd_ops	file:
bfin_lcd_set_contrast	bf54x-lq043fb.c	/^static int bfin_lcd_set_contrast(struct lcd_device *dev, int contrast)$/;"	f	file:
bfin_lcd_set_power	bf54x-lq043fb.c	/^static int bfin_lcd_set_power(struct lcd_device *dev, int power)$/;"	f	file:
bfin_lq043fb_bl_ops	bf54x-lq043fb.c	/^static struct backlight_ops bfin_lq043fb_bl_ops = {$/;"	v	typeref:struct:backlight_ops	file:
bfw	9331/jz4750_lcd.h	/^	unsigned int bfw;	\/* begin of frame, in line count *\/$/;"	m	struct:jz4750lcd_panel_t
bfw	jz4750_lcd.h	/^	unsigned int bfw;	\/* begin of frame, in line count *\/$/;"	m	struct:jz4750lcd_panel_t
bfw	jzlcd.c	/^	unsigned int bfw;	\/* begin of frame, in line count *\/$/;"	m	struct:jzfb_info	file:
bfw	l009_bak/jz4750_lcd.h	/^	unsigned int bfw;	\/* begin of frame, in line count *\/$/;"	m	struct:jz4750lcd_panel_t
bg	cg6.c	/^	u32	bg;$/;"	m	struct:cg6_fbc	file:
bg	ffb.c	/^	u32	bg;$/;"	m	struct:ffb_fbc	file:
bg	leo.c	/^	u32	bg;$/;"	m	struct:leo_ld	file:
bg_cache	ffb.c	/^	u32			bg_cache;$/;"	m	struct:ffb_par	file:
bg_color	sticore.h	/^	u8 bg_color;		\/* background color after move *\/$/;"	m	struct:sti_blkmv_inptr
bg_color	sticore.h	/^	u8 bg_color;		\/* background color of character *\/$/;"	m	struct:sti_font_inptr
bgcolor	9331/jz4750_lcd.h	/^	unsigned int bgcolor;	\/* background color(RGB888) *\/$/;"	m	struct:jz4750lcd_osd_t
bgcolor	jz4750_lcd.h	/^	unsigned int bgcolor;	\/* background color(RGB888) *\/$/;"	m	struct:jz4750lcd_osd_t
bgcolor	l009_bak/jz4750_lcd.h	/^	unsigned int bgcolor;	\/* background color(RGB888) *\/$/;"	m	struct:jz4750lcd_osd_t
bh	ffb.c	/^	u32	bh;$/;"	m	struct:ffb_fbc	file:
big_buffer	mbx/mbxdebugfs.c	/^static char big_buffer[BIG_BUFFER_SIZE];$/;"	v	file:
bios	matrox/matroxfb_base.h	/^	struct matrox_bios	bios;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::matrox_bios
bios16	neofb.c	/^static biosMode bios16[] = {$/;"	v	file:
bios24	neofb.c	/^static biosMode bios24[] = {$/;"	v	file:
bios32	neofb.c	/^static biosMode bios32[] = {$/;"	v	file:
bios8	neofb.c	/^static biosMode bios8[] = {$/;"	v	file:
biosFootprintAddr	sis/sis_main.h	/^	u16   biosFootprintAddr[5];$/;"	m	struct:_customttable
biosFootprintData	sis/sis_main.h	/^	u8    biosFootprintData[5];$/;"	m	struct:_customttable
bios_5_scratch	aty/radeonfb.h	/^	u32		bios_5_scratch;$/;"	m	struct:radeon_regs
bios_abase	sis/sis.h	/^	unsigned char	*bios_abase;$/;"	m	struct:sis_video_info
bios_base	aty/atyfb.h	/^	unsigned long bios_base;$/;"	m	struct:atyfb_par
bios_base_phys	aty/atyfb.h	/^	unsigned long bios_base_phys;$/;"	m	struct:atyfb_par
bios_seg	aty/radeonfb.h	/^	void __iomem		*bios_seg;$/;"	m	struct:radeonfb_info
bios_valid	matrox/matroxfb_base.h	/^	unsigned int	bios_valid : 1;$/;"	m	struct:matrox_bios
bioschksum	sis/sis_main.h	/^	u32   bioschksum;$/;"	m	struct:_customttable
biosdate	sis/sis_main.h	/^	char  *biosdate;$/;"	m	struct:_customttable
biosversion	sis/sis_main.h	/^	char  *biosversion;$/;"	m	struct:_customttable
bit_bmove	console/bitblit.c	/^static void bit_bmove(struct vc_data *vc, struct fb_info *info, int sy,$/;"	f	file:
bit_clear	console/bitblit.c	/^static void bit_clear(struct vc_data *vc, struct fb_info *info, int sy,$/;"	f	file:
bit_clear_margins	console/bitblit.c	/^static void bit_clear_margins(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
bit_cursor	console/bitblit.c	/^static void bit_cursor(struct vc_data *vc, struct fb_info *info, int mode,$/;"	f	file:
bit_putcs	console/bitblit.c	/^static void bit_putcs(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
bit_putcs_aligned	console/bitblit.c	/^static inline void bit_putcs_aligned(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
bit_putcs_unaligned	console/bitblit.c	/^static inline void bit_putcs_unaligned(struct vc_data *vc,$/;"	f	file:
bit_update_start	console/bitblit.c	/^static int bit_update_start(struct fb_info *info)$/;"	f	file:
bitcpy	amifb.c	/^static void bitcpy(unsigned long *dst, int dst_idx, const unsigned long *src,$/;"	f	file:
bitcpy	cfbcopyarea.c	/^bitcpy(unsigned long __iomem *dst, int dst_idx, const unsigned long __iomem *src,$/;"	f	file:
bitcpy	syscopyarea.c	/^bitcpy(unsigned long *dst, int dst_idx, const unsigned long *src,$/;"	f	file:
bitcpy_not	amifb.c	/^static void bitcpy_not(unsigned long *dst, int dst_idx,$/;"	f	file:
bitcpy_rev	amifb.c	/^static void bitcpy_rev(unsigned long *dst, int dst_idx,$/;"	f	file:
bitcpy_rev	cfbcopyarea.c	/^bitcpy_rev(unsigned long __iomem *dst, int dst_idx, const unsigned long __iomem *src,$/;"	f	file:
bitcpy_rev	syscopyarea.c	/^bitcpy_rev(unsigned long *dst, int dst_idx, const unsigned long *src,$/;"	f	file:
bitfill32	amifb.c	/^static void bitfill32(unsigned long *dst, int dst_idx, u32 pat, u32 n)$/;"	f	file:
bitfill_aligned	cfbfillrect.c	/^bitfill_aligned(unsigned long __iomem *dst, int dst_idx, unsigned long pat,$/;"	f	file:
bitfill_aligned	sysfillrect.c	/^bitfill_aligned(unsigned long *dst, int dst_idx, unsigned long pat,$/;"	f	file:
bitfill_aligned_rev	cfbfillrect.c	/^bitfill_aligned_rev(unsigned long __iomem *dst, int dst_idx, unsigned long pat,$/;"	f	file:
bitfill_aligned_rev	sysfillrect.c	/^bitfill_aligned_rev(unsigned long *dst, int dst_idx, unsigned long pat,$/;"	f	file:
bitfill_unaligned	cfbfillrect.c	/^bitfill_unaligned(unsigned long __iomem *dst, int dst_idx, unsigned long pat,$/;"	f	file:
bitfill_unaligned	sysfillrect.c	/^bitfill_unaligned(unsigned long *dst, int dst_idx, unsigned long pat,$/;"	f	file:
bitfill_unaligned_rev	cfbfillrect.c	/^bitfill_unaligned_rev(unsigned long __iomem *dst, int dst_idx, unsigned long pat,$/;"	f	file:
bitfill_unaligned_rev	sysfillrect.c	/^bitfill_unaligned_rev(unsigned long *dst, int dst_idx, unsigned long pat,$/;"	f	file:
bitsPerPixel	nvidia/nv_type.h	/^	int bitsPerPixel;$/;"	m	struct:__anon33
bits_per_cycle	omap/rfbi.c	/^	int		bits_per_cycle;$/;"	m	struct:__anon52	file:
bits_per_pixel	console/fbcon.h	/^    u32 bits_per_pixel;$/;"	m	struct:display
bits_per_pixel	matrox/matroxfb_base.c	/^static struct { struct fb_bitfield red, green, blue, transp; int bits_per_pixel; } colors[] = {$/;"	m	struct:__anon28	file:
bits_per_pixel	sticore.h	/^	s32 bits_per_pixel;	\/* bits\/pixel device has configured *\/$/;"	m	struct:sti_conf_outptr
bits_used	sticore.h	/^	s32 bits_used;		\/* bits which can be accessed *\/$/;"	m	struct:sti_conf_outptr
bitxor32	amifb.c	/^static void bitxor32(unsigned long *dst, int dst_idx, u32 pat, u32 n)$/;"	f	file:
bl_dev	bf54x-lq043fb.c	/^static struct backlight_device *bl_dev;$/;"	v	typeref:struct:backlight_device	file:
bl_device_attributes	backlight/backlight.c	/^static struct device_attribute bl_device_attributes[] = {$/;"	v	typeref:struct:device_attribute	file:
bl_device_release	backlight/backlight.c	/^static void bl_device_release(struct device *dev)$/;"	f	file:
bl_get_brightness	bf54x-lq043fb.c	/^static int bl_get_brightness(struct backlight_device *bd)$/;"	f	file:
bl_machinfo	backlight/corgi_bl.c	/^static struct generic_bl_info *bl_machinfo;$/;"	v	typeref:struct:generic_bl_info	file:
blackwmap	console/vgacon.c	1042;"	d	file:
blade_copy_rect	tridentfb.c	/^static void blade_copy_rect(u32 x1, u32 y1, u32 x2, u32 y2, u32 w, u32 h)$/;"	f	file:
blade_fill_rect	tridentfb.c	/^static void blade_fill_rect(u32 x, u32 y, u32 w, u32 h, u32 c, u32 rop)$/;"	f	file:
blade_init_accel	tridentfb.c	/^static void blade_init_accel(int pitch, int bpp)$/;"	f	file:
blade_wait_engine	tridentfb.c	/^static void blade_wait_engine(void)$/;"	f	file:
blank	atafb.c	/^	int (*blank)(int blank_mode);$/;"	m	struct:fb_hwswitch	file:
blank	uvesafb.c	/^static int blank	= 1;		   \/* enable blanking by default *\/$/;"	v	file:
blank_display	geode/geodefb.h	/^	int  (*blank_display)(struct fb_info *, int blank_mode);$/;"	m	struct:geode_vid_ops
blank_mode	cirrusfb.c	/^	int blank_mode;$/;"	m	struct:cirrusfb_info	file:
blank_state	console/fbcon.h	/^	int    blank_state;$/;"	m	struct:fbcon_ops
blanked	offb.c	/^	int blanked;$/;"	m	struct:offb_par	file:
blend2	ffb.c	/^	u32	blend2;$/;"	m	struct:ffb_fbc	file:
blendc	ffb.c	/^	u32	blendc;$/;"	m	struct:ffb_fbc	file:
blendc1	ffb.c	/^	u32	blendc1;$/;"	m	struct:ffb_fbc	file:
blendc2	ffb.c	/^	u32	blendc2;$/;"	m	struct:ffb_fbc	file:
blink_rate	pmag-aa-fb.c	/^	int blink_rate;$/;"	m	struct:aafb_cursor	file:
blit	cg6.c	/^	u32	blit;$/;"	m	struct:cg6_fbc	file:
blit_bpp	i810/i810.h	/^	u32 blit_bpp;$/;"	m	struct:i810fb_par
blitter_may_be_busy	aty/aty128fb.c	/^	int blitter_may_be_busy;$/;"	m	struct:aty128fb_par	file:
blitter_may_be_busy	aty/atyfb.h	/^	int blitter_may_be_busy;$/;"	m	struct:atyfb_par
blizzard	omap/blizzard.c	/^} blizzard;$/;"	v	typeref:struct:blizzard_struct
blizzard_bind_client	omap/blizzard.c	/^static void blizzard_bind_client(struct omapfb_notifier_block *nb)$/;"	f	file:
blizzard_cleanup	omap/blizzard.c	/^static void blizzard_cleanup(void)$/;"	f	file:
blizzard_ctrl	omap/blizzard.c	/^struct lcd_ctrl blizzard_ctrl = {$/;"	v	typeref:struct:lcd_ctrl
blizzard_ctrl	omap/blizzard.c	/^struct lcd_ctrl blizzard_ctrl;$/;"	v	typeref:struct:lcd_ctrl
blizzard_enable_plane	omap/blizzard.c	/^static int blizzard_enable_plane(int plane, int enable)$/;"	f	file:
blizzard_gen_regs	omap/blizzard.c	/^static struct blizzard_reg_list blizzard_gen_regs[] = {$/;"	v	typeref:struct:blizzard_reg_list	file:
blizzard_get_caps	omap/blizzard.c	/^static void blizzard_get_caps(int plane, struct omapfb_caps *caps)$/;"	f	file:
blizzard_get_update_mode	omap/blizzard.c	/^static enum omapfb_update_mode blizzard_get_update_mode(void)$/;"	f	file:
blizzard_init	omap/blizzard.c	/^static int blizzard_init(struct omapfb_device *fbdev, int ext_mode,$/;"	f	file:
blizzard_pll_regs	omap/blizzard.c	/^static struct blizzard_reg_list blizzard_pll_regs[] = {$/;"	v	typeref:struct:blizzard_reg_list	file:
blizzard_read_reg	omap/blizzard.c	/^static u8 blizzard_read_reg(u8 reg)$/;"	f	file:
blizzard_reg_cache	omap/blizzard.c	/^static u8 blizzard_reg_cache[0x5a \/ 2];$/;"	v	file:
blizzard_reg_list	omap/blizzard.c	/^struct blizzard_reg_list {$/;"	s	file:
blizzard_request	omap/blizzard.c	/^struct blizzard_request {$/;"	s	file:
blizzard_restart_sdram	omap/blizzard.c	/^static void blizzard_restart_sdram(void)$/;"	f	file:
blizzard_restore_gen_regs	omap/blizzard.c	/^static void blizzard_restore_gen_regs(void)$/;"	f	file:
blizzard_restore_pll_regs	omap/blizzard.c	/^static void blizzard_restore_pll_regs(void)$/;"	f	file:
blizzard_resume	omap/blizzard.c	/^static void blizzard_resume(void)$/;"	f	file:
blizzard_save_all_regs	omap/blizzard.c	/^static void blizzard_save_all_regs(void)$/;"	f	file:
blizzard_set_scale	omap/blizzard.c	/^static int blizzard_set_scale(int plane, int orig_w, int orig_h,$/;"	f	file:
blizzard_set_update_mode	omap/blizzard.c	/^static int blizzard_set_update_mode(enum omapfb_update_mode mode)$/;"	f	file:
blizzard_setup_plane	omap/blizzard.c	/^static int blizzard_setup_plane(int plane, int channel_out,$/;"	f	file:
blizzard_stop_sdram	omap/blizzard.c	/^static void blizzard_stop_sdram(void)$/;"	f	file:
blizzard_struct	omap/blizzard.c	/^struct blizzard_struct {$/;"	s	file:
blizzard_suspend	omap/blizzard.c	/^static void blizzard_suspend(void)$/;"	f	file:
blizzard_sync	omap/blizzard.c	/^static void blizzard_sync(void)$/;"	f	file:
blizzard_update_window_async	omap/blizzard.c	/^EXPORT_SYMBOL(blizzard_update_window_async);$/;"	v
blizzard_update_window_async	omap/blizzard.c	/^int blizzard_update_window_async(struct fb_info *fbi,$/;"	f
blizzard_update_window_auto	omap/blizzard.c	/^static void blizzard_update_window_auto(unsigned long arg)$/;"	f	file:
blizzard_wait_line_buffer	omap/blizzard.c	/^static void blizzard_wait_line_buffer(void)$/;"	f	file:
blizzard_wait_yyc	omap/blizzard.c	/^static void blizzard_wait_yyc(void)$/;"	f	file:
blizzard_write_reg	omap/blizzard.c	/^static void blizzard_write_reg(u8 reg, u8 val)$/;"	f	file:
block_move	sticore.h	/^	u32 block_move;$/;"	m	struct:sti_rom
block_move	sticore.h	/^	unsigned long block_move;$/;"	m	struct:sti_struct
block_move_addr	sticore.h	/^	u32 block_move_addr;$/;"	m	struct:sti_rom
bltcntl	i810/i810.h	/^	u16 bltcntl, hwstam, ier, iir, imr;$/;"	m	struct:state_registers
bltcntl	i810/i810.h	/^	u16 bltcntl;$/;"	m	struct:i810fb_par
blue	9331/jz4750_lcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon131	file:
blue	acornfb.h	/^	u_int blue:4;$/;"	m	struct:vidc_palette
blue	acornfb.h	/^	u_int blue:8;$/;"	m	struct:vidc20_palette
blue	aty/aty128fb.c	/^	u8	blue[32];$/;"	m	struct:aty128fb_par	file:
blue	aty/atyfb.h	/^	struct { u8 red, green, blue; } palette[256];$/;"	m	struct:atyfb_par::__anon101
blue	aty/radeonfb.h	/^	struct { u8 red, green, blue, pad; }$/;"	m	struct:radeonfb_info::__anon105
blue	console/fbcon.h	/^    struct fb_bitfield blue;$/;"	m	struct:display	typeref:struct:display::fb_bitfield
blue	cyber2000fb.c	/^		u8 red, green, blue;$/;"	m	struct:cfb_info::__anon139	file:
blue	fbmem.c	/^	compat_caddr_t	blue;$/;"	m	struct:fb_cmap32	file:
blue	ffb.c	/^	u32	blue;$/;"	m	struct:ffb_fbc	file:
blue	imxfb.h	/^	struct fb_bitfield	blue;$/;"	m	struct:imxfb_rgb	typeref:struct:imxfb_rgb::fb_bitfield
blue	jz4740_slcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon119	file:
blue	jz4750_lcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon56	file:
blue	jzlcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon141	file:
blue	l009_bak/jz4750_lcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon1	file:
blue	matrox/matroxfb_base.c	/^static struct { struct fb_bitfield red, green, blue, transp; int bits_per_pixel; } colors[] = {$/;"	m	struct:__anon28	typeref:struct:__anon28::	file:
blue	platinumfb.c	/^		__u8 red, green, blue;$/;"	m	struct:fb_info_platinum::__anon140	file:
blue	sa1100fb.h	/^	struct fb_bitfield	blue;$/;"	m	struct:sa1100fb_rgb	typeref:struct:sa1100fb_rgb::fb_bitfield
blue	savage/savagefb.h	/^		u16 red, green, blue, transp;$/;"	m	struct:savagefb_par::__anon123
blue0	amifb.c	/^static u_char red0, green0, blue0;$/;"	v	file:
blw	9331/jz4750_lcd.h	/^	unsigned int blw;	\/* begin of line, in pclk *\/$/;"	m	struct:jz4750lcd_panel_t
blw	jz4750_lcd.h	/^	unsigned int blw;	\/* begin of line, in pclk *\/$/;"	m	struct:jz4750lcd_panel_t
blw	jzlcd.c	/^	unsigned int blw;	\/* begin of line, in pclk *\/$/;"	m	struct:jzfb_info	file:
blw	l009_bak/jz4750_lcd.h	/^	unsigned int blw;	\/* begin of line, in pclk *\/$/;"	m	struct:jz4750lcd_panel_t
bmove	console/fbcon.h	/^	void (*bmove)(struct vc_data *vc, struct fb_info *info, int sy,$/;"	m	struct:fbcon_ops
board	matrox/matroxfb_base.c	/^static struct board {$/;"	s	file:
board_driver	pvr2fb.c	/^} board_driver[] = {$/;"	v	typeref:struct:pvr2_board	file:
board_type	ffb.c	/^	int			board_type;$/;"	m	struct:ffb_par	file:
boot_address	pm2fb.c	/^	u32		boot_address;	\/* BootAddress reg at probe *\/$/;"	m	struct:pm2fb_par	file:
borderstart_h	pvr2fb.c	/^	unsigned int borderstart_h;$/;"	m	struct:pvr2fb_par	file:
borderstart_v	pvr2fb.c	/^	unsigned int borderstart_v;$/;"	m	struct:pvr2fb_par	file:
borderstop_h	pvr2fb.c	/^	unsigned int borderstop_h;$/;"	m	struct:pvr2fb_par	file:
borderstop_v	pvr2fb.c	/^	unsigned int borderstop_v;$/;"	m	struct:pvr2fb_par	file:
borrowed	matrox/matroxfb_crtc2.h	/^		unsigned int	borrowed;$/;"	m	struct:matroxfb_dh_fb_info::__anon31
bpl1mod	amifb.c	/^	u_short bpl1mod;$/;"	m	struct:amifb_par	file:
bpl2mod	amifb.c	/^	u_short bpl2mod;$/;"	m	struct:amifb_par	file:
bplcon0	amifb.c	/^	u_short bplcon0;	\/* vmode *\/$/;"	m	struct:amifb_par	file:
bplcon1	amifb.c	/^	u_short bplcon1;	\/* vmode *\/$/;"	m	struct:amifb_par	file:
bplcon3	amifb.c	/^	u_short bplcon3;	\/* vmode *\/$/;"	m	struct:amifb_par	file:
bplfetchmode	amifb.c	/^static u_short bplfetchmode[3] = {$/;"	v	file:
bplpixmode	amifb.c	/^static u_short bplpixmode[3] = {$/;"	v	file:
bplpt0	amifb.c	/^	u_long bplpt0;		\/* vmode, pan (Note: physical address) *\/$/;"	m	struct:amifb_par	file:
bplpt0wrap	amifb.c	/^	u_long bplpt0wrap;	\/* vmode, pan (Note: physical address) *\/$/;"	m	struct:amifb_par	file:
bpp	9331/jz4750_lcd.h	/^	int bpp;	\/* foreground bpp *\/$/;"	m	struct:jz4750lcd_fg_t
bpp	amifb.c	/^	u_short bpp;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
bpp	atafb.c	/^			short bpp;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
bpp	aty/aty128fb.c	/^	u32 depth, bpp;$/;"	m	struct:aty128_crtc	file:
bpp	aty/atyfb.h	/^	u32 bpp;$/;"	m	struct:crtc
bpp	aty/radeonfb.h	/^	int			pitch, bpp, depth;$/;"	m	struct:radeonfb_info
bpp	au1100fb.h	/^	u32 	bpp;		\/* Maximum depth supported *\/$/;"	m	struct:au1100fb_panel
bpp	intelfb/intelfb.h	/^	int bpp, depth;$/;"	m	struct:intelfb_info
bpp	jz4740_slcd.c	/^	unsigned int bpp;	\/* bit per pixel *\/$/;"	m	struct:jzfb_info	file:
bpp	jz4750_lcd.h	/^	int bpp;	\/* foreground bpp *\/$/;"	m	struct:jz4750lcd_fg_t
bpp	jzlcd.c	/^	unsigned int bpp;	\/* bit per pixel *\/$/;"	m	struct:jzfb_info	file:
bpp	l009_bak/jz4750_lcd.h	/^	int bpp;	\/* foreground bpp *\/$/;"	m	struct:jz4750lcd_fg_t
bpp	nvidia/nv_type.h	/^	u32 bpp;$/;"	m	struct:_riva_hw_state
bpp	omap/blizzard.c	/^	int	bpp;$/;"	m	struct:update_param	file:
bpp	omap/blizzard.c	/^	int bpp;$/;"	m	struct:plane_info	file:
bpp	omap/lcdc.c	/^	int			bpp;$/;"	m	struct:omap_lcd_controller	file:
bpp	riva/riva_hw.h	/^    U032 bpp;$/;"	m	struct:_riva_hw_state
bpp	sa1100fb.h	/^	u_char		bpp;$/;"	m	struct:sa1100fb_mach_info
bpp	sis/sis_main.h	/^	u16 bpp;$/;"	m	struct:_sisbios_mode
bpp	tridentfb.c	/^static int bpp = 8;$/;"	v	file:
bpp16_100	i810/i810.h	/^	u32 bpp8_100, bpp16_100;$/;"	m	struct:mode_registers
bpp16_133	i810/i810.h	/^	u32 bpp16_133, bpp24_133;$/;"	m	struct:mode_registers
bpp24_100	i810/i810.h	/^	u32 bpp24_100, bpp8_133;$/;"	m	struct:mode_registers
bpp24_133	i810/i810.h	/^	u32 bpp16_133, bpp24_133;$/;"	m	struct:mode_registers
bpp8_100	i810/i810.h	/^	u32 bpp8_100, bpp16_100;$/;"	m	struct:mode_registers
bpp8_133	i810/i810.h	/^	u32 bpp24_100, bpp8_133;$/;"	m	struct:mode_registers
brightness	au1200fb.c	/^	unsigned int brightness;$/;"	m	struct:au1200_lcd_global_regs_t	file:
brightness	matrox/matroxfb_base.h	/^		int brightness, contrast, saturation, hue, gamma;$/;"	m	struct:matrox_fb_info::__anon11::__anon12
broken_edid	fbmon.c	/^struct broken_edid {$/;"	s	file:
brokendb	fbmon.c	/^static const struct broken_edid brokendb[] = {$/;"	v	typeref:struct:broken_edid	file:
bt	cg6.c	/^	struct bt_regs		__iomem *bt;$/;"	m	struct:cg6_par	typeref:struct:cg6_par::__iomem	file:
bt	tcx.c	/^	struct bt_regs		__iomem *bt;$/;"	m	struct:tcx_par	typeref:struct:tcx_par::__iomem	file:
bt431	pmag-aa-fb.c	/^	struct bt431_regs *bt431;$/;"	m	struct:aafb_info	typeref:struct:aafb_info::bt431_regs	file:
bt431_enable_cursor	bt431.h	/^static inline void bt431_enable_cursor(struct bt431_regs *regs)$/;"	f
bt431_erase_cursor	bt431.h	/^static inline void bt431_erase_cursor(struct bt431_regs *regs)$/;"	f
bt431_get_value	bt431.h	/^static inline u8 bt431_get_value(u16 val)$/;"	f
bt431_init_cursor	bt431.h	/^static inline void bt431_init_cursor(struct bt431_regs *regs)$/;"	f
bt431_position_cursor	bt431.h	/^static inline void bt431_position_cursor(struct bt431_regs *regs, u16 x, u16 y)$/;"	f
bt431_read_cmap	bt431.h	/^static inline u16 bt431_read_cmap(struct bt431_regs *regs, int cr)$/;"	f
bt431_read_cmap_inc	bt431.h	/^static inline u16 bt431_read_cmap_inc(struct bt431_regs *regs)$/;"	f
bt431_read_reg	bt431.h	/^static inline u8 bt431_read_reg(struct bt431_regs *regs, int ir)$/;"	f
bt431_read_reg_inc	bt431.h	/^static inline u8 bt431_read_reg_inc(struct bt431_regs *regs)$/;"	f
bt431_regs	bt431.h	/^struct bt431_regs {$/;"	s
bt431_select_reg	bt431.h	/^static inline void bt431_select_reg(struct bt431_regs *regs, int ir)$/;"	f
bt431_set_font	bt431.h	/^static inline void bt431_set_font(struct bt431_regs *regs, u8 fgc,$/;"	f
bt431_set_value	bt431.h	/^static inline u16 bt431_set_value(u8 val)$/;"	f
bt431_write_cmap	bt431.h	/^static inline void bt431_write_cmap(struct bt431_regs *regs, int cr, u16 value)$/;"	f
bt431_write_cmap_inc	bt431.h	/^static inline void bt431_write_cmap_inc(struct bt431_regs *regs, u16 value)$/;"	f
bt431_write_reg	bt431.h	/^static inline void bt431_write_reg(struct bt431_regs *regs, int ir, u8 value)$/;"	f
bt431_write_reg_inc	bt431.h	/^static inline void bt431_write_reg_inc(struct bt431_regs *regs, u8 value)$/;"	f
bt455	pmag-aa-fb.c	/^	struct bt455_regs *bt455;$/;"	m	struct:aafb_info	typeref:struct:aafb_info::bt455_regs	file:
bt455_erase_cursor	bt455.h	/^static inline void bt455_erase_cursor(struct bt455_regs *regs)$/;"	f
bt455_read_cmap_entry	bt455.h	/^static inline void bt455_read_cmap_entry(struct bt455_regs *regs, int cr,$/;"	f
bt455_regs	bt455.h	/^struct bt455_regs {$/;"	s
bt455_select_reg	bt455.h	/^static inline void bt455_select_reg(struct bt455_regs *regs, int ir)$/;"	f
bt455_set_cursor	bt455.h	/^static inline void bt455_set_cursor(struct bt455_regs *regs)$/;"	f
bt455_write_cmap_entry	bt455.h	/^static inline void bt455_write_cmap_entry(struct bt455_regs *regs, int cr,$/;"	f
bt455_write_ovly_entry	bt455.h	/^static inline void bt455_write_ovly_entry(struct bt455_regs *regs, int cr,$/;"	f
bt_regs	bw2.c	/^struct bt_regs {$/;"	s	file:
bt_regs	cg3.c	/^struct bt_regs {$/;"	s	file:
bt_regs	cg6.c	/^struct bt_regs {$/;"	s	file:
bt_regs	tcx.c	/^struct bt_regs {$/;"	s	file:
btlb	sticore.h	/^		u32 btlb	: 1;	\/* map to block tlb *\/$/;"	m	struct:region::__anon40
btype	cirrusfb.c	/^	enum cirrus_board btype;$/;"	m	struct:cirrusfb_info	typeref:enum:cirrusfb_info::cirrus_board	file:
buffer	backlight/ltv350qv.c	/^	u8			*buffer;$/;"	m	struct:ltv350qv	file:
buffer_format	au1200fb.c	/^	unsigned int buffer_format;$/;"	m	struct:au1200_lcd_window_regs_t	file:
build_command	pnx4008/sdum.c	/^static u32 build_command(int disp_no, u32 reg, u32 val)$/;"	f	file:
build_disp_window	pnx4008/sdum.c	/^static void build_disp_window(struct dum_ch_setup * ch_setup, struct disp_window * dw)$/;"	f	file:
build_double_index	pnx4008/sdum.c	/^static u32 build_double_index(int disp_no, u32 val)$/;"	f	file:
burst	matrox/matroxfb_g450.c	/^	unsigned int	burst;$/;"	m	struct:output_desc	file:
bus	jz4740_slcd.c	/^	unsigned int bus;$/;"	m	struct:jzfb_info	file:
bus_cntl	aty/radeonfb.h	/^	u32		bus_cntl;$/;"	m	struct:radeon_regs
bus_pick_count	omap/sossi.c	/^	int		bus_pick_count;$/;"	m	struct:__anon51	file:
bus_pick_width	omap/sossi.c	/^	int		bus_pick_width;$/;"	m	struct:__anon51	file:
bus_support	sticore.h	/^	 u8 bus_support;$/;"	m	struct:sti_rom
bus_type	aty/atyfb.h	/^	u8 bus_type;$/;"	m	struct:atyfb_par
busy_extend_cp	w100fb.h	/^	u32 busy_extend_cp       : 1;$/;"	m	struct:sclk_cntl_t
busy_extend_e2	w100fb.h	/^	u32 busy_extend_e2       : 1;$/;"	m	struct:sclk_cntl_t
busy_extend_e3	w100fb.h	/^	u32 busy_extend_e3       : 1;$/;"	m	struct:sclk_cntl_t
busy_extend_idct	w100fb.h	/^	u32 busy_extend_idct     : 1;$/;"	m	struct:sclk_cntl_t
bw	ffb.c	/^	u32	bw;$/;"	m	struct:ffb_fbc	file:
bw2_blank	bw2.c	/^bw2_blank(int blank, struct fb_info *info)$/;"	f	file:
bw2_do_default_mode	bw2.c	/^static int __devinit bw2_do_default_mode(struct bw2_par *par,$/;"	f	file:
bw2_driver	bw2.c	/^static struct of_platform_driver bw2_driver = {$/;"	v	typeref:struct:of_platform_driver	file:
bw2_exit	bw2.c	/^module_exit(bw2_exit);$/;"	v
bw2_exit	bw2.c	/^static void __exit bw2_exit(void)$/;"	f	file:
bw2_init	bw2.c	/^module_init(bw2_init);$/;"	v
bw2_init	bw2.c	/^static int __init bw2_init(void)$/;"	f	file:
bw2_init_fix	bw2.c	/^static void __devinit bw2_init_fix(struct fb_info *info, int linebytes)$/;"	f	file:
bw2_ioctl	bw2.c	/^static int bw2_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
bw2_match	bw2.c	/^static struct of_device_id bw2_match[] = {$/;"	v	typeref:struct:of_device_id	file:
bw2_mmap	bw2.c	/^static int bw2_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
bw2_mmap_map	bw2.c	/^static struct sbus_mmap_map bw2_mmap_map[] = {$/;"	v	typeref:struct:sbus_mmap_map	file:
bw2_ops	bw2.c	/^static struct fb_ops bw2_ops = {$/;"	v	typeref:struct:fb_ops	file:
bw2_par	bw2.c	/^struct bw2_par {$/;"	s	file:
bw2_probe	bw2.c	/^static int __devinit bw2_probe(struct of_device *op, const struct of_device_id *match)$/;"	f	file:
bw2_regs	bw2.c	/^struct bw2_regs {$/;"	s	file:
bw2_remove	bw2.c	/^static int __devexit bw2_remove(struct of_device *op)$/;"	f	file:
bx	ffb.c	/^	u32	bx;$/;"	m	struct:ffb_fbc	file:
by	ffb.c	/^	u32	by;$/;"	m	struct:ffb_fbc	file:
by_gfacc	riva/riva_hw.c	/^  int by_gfacc;$/;"	m	struct:__anon81	file:
bytes	matrox/matroxfb_base.h	/^		unsigned int bytes;$/;"	m	struct:matroxfb_par::__anon6
bytes_per_char	sticore.h	/^	 u8 bytes_per_char;$/;"	m	struct:sti_rom_font
bytes_per_pixel	sgivwfb.c	/^static unsigned long bytes_per_pixel(int bpp)$/;"	f	file:
bytes_per_pixel	vermilion/vermilion.h	/^	u32 bytes_per_pixel;$/;"	m	struct:vml_info
c2io_addr	arcfb.c	/^	unsigned long c2io_addr;$/;"	m	struct:arcfb_par	file:
c2io_addr	arcfb.c	/^static unsigned long c2io_addr;$/;"	v	file:
c2io_addr	hecubafb.c	/^	unsigned long c2io_addr;$/;"	m	struct:hecubafb_par	file:
c2io_addr	hecubafb.c	/^static unsigned long c2io_addr;$/;"	v	file:
c2p	c2p.c	/^void c2p(u8 *dst, const u8 *src, u32 dx, u32 dy, u32 width, u32 height,$/;"	f
c2p_8bpp	c2p.c	/^static void c2p_8bpp(u32 d[8])$/;"	f	file:
c_bg	console/sticore.c	58;"	d	file:
c_clut	cg14.c	/^	u32 c_clut [256];$/;"	m	struct:cg14_clut	file:
c_clut_inc	cg14.c	/^	u32 c_clut_inc [256];$/;"	m	struct:cg14_clut	file:
c_clutd	cg14.c	/^	u32 c_clutd [256];    \/* i wonder what the 'd' is for *\/$/;"	m	struct:cg14_clut	file:
c_clutd_inc	cg14.c	/^	u32 c_clutd_inc [256];$/;"	m	struct:cg14_clut	file:
c_fg	console/sticore.c	57;"	d	file:
c_index	console/sticore.c	59;"	d	file:
cable_type	pvr2fb.c	/^static int cable_type = CT_VGA;$/;"	v	file:
cache	matrox/matroxfb_base.h	/^				      } cache;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon22
cache	sticore.h	/^		u32 cache	: 1;	\/* map to data cache *\/$/;"	m	struct:region::__anon40
calc_blizzard_clk_rates	omap/blizzard.c	/^static void calc_blizzard_clk_rates(unsigned long ext_clk,$/;"	f	file:
calc_ck_div	omap/dispc.c	/^static void calc_ck_div(int is_tft, int pck, int *lck_div, int *pck_div)$/;"	f	file:
calc_ck_div	omap/lcdc.c	/^static void calc_ck_div(int is_tft, int pck, int *pck_div)$/;"	f	file:
calc_clock_params	controlfb.c	/^static int calc_clock_params(unsigned long clk, unsigned char *param)$/;"	f	file:
calc_extif_timings	omap/blizzard.c	/^static int calc_extif_timings(unsigned long sysclk, int *extif_mem_div)$/;"	f	file:
calc_extif_timings	omap/hwa742.c	/^static int calc_extif_timings(unsigned long sysclk, int *extif_mem_div)$/;"	f	file:
calc_freq	tridentfb.c	655;"	d	file:
calc_hsync	w100fb.c	/^static void calc_hsync(struct w100fb_par *par)$/;"	f	file:
calc_hwa742_clk_rates	omap/hwa742.c	/^static void calc_hwa742_clk_rates(unsigned long ext_clk,$/;"	f	file:
calc_lut_timing	omap/blizzard.c	/^static int calc_lut_timing(unsigned long sysclk, int div)$/;"	f	file:
calc_lut_timing	omap/hwa742.c	/^static int calc_lut_timing(unsigned long sysclk, int div)$/;"	f	file:
calc_mode_timings	fbmon.c	/^static void calc_mode_timings(int xres, int yres, int refresh,$/;"	f	file:
calc_pixclock	gxt4500.c	/^static int calc_pixclock(struct gxt4500_par *par)$/;"	f	file:
calc_pll	gxt4500.c	/^static int calc_pll(int period_ps, struct gxt4500_par *par)$/;"	f	file:
calc_pll_params	intelfb/intelfbhw.c	/^static int calc_pll_params(int index, int clock, u32 *retm1, u32 *retm2,$/;"	f	file:
calc_rd_timings	omap/sossi.c	/^static int calc_rd_timings(struct extif_timings *t)$/;"	f	file:
calc_reg_timing	omap/blizzard.c	/^static int calc_reg_timing(unsigned long sysclk, int div)$/;"	f	file:
calc_reg_timing	omap/hwa742.c	/^static int calc_reg_timing(unsigned long sysclk, int div)$/;"	f	file:
calc_vclock	intelfb/intelfbhw.c	/^static int calc_vclock(int index, int m1, int m2, int n, int p1, int p2,$/;"	f	file:
calc_vclock3	intelfb/intelfbhw.c	/^static int calc_vclock3(int index, int m, int n, int p)$/;"	f	file:
calc_wr_timings	omap/sossi.c	/^static int calc_wr_timings(struct extif_timings *t)$/;"	f	file:
caller_bootrom	sticore.h	/^	u32 caller_bootrom : 1;	\/* set only by bootrom for each call *\/$/;"	m	struct:sti_init_flags
caller_kernel	sticore.h	/^	u32 caller_kernel : 1;	\/* set only by kernel for each call *\/$/;"	m	struct:sti_init_flags
caller_other	sticore.h	/^	u32 caller_other : 1;	\/* set only by non-[BR\/K] caller *\/$/;"	m	struct:sti_init_flags
cap0_trig_cntl	aty/radeonfb.h	/^	u32		cap0_trig_cntl;$/;"	m	struct:radeon_regs
cap1_trig_cntl	aty/radeonfb.h	/^	u32		cap1_trig_cntl;$/;"	m	struct:radeon_regs
capable	matrox/matroxfb_base.h	/^			      } capable;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon18
caps	sis/sis.h	/^	u8		caps;$/;"	m	struct:sis_video_info
caps_table_struct	omap/omapfb_main.c	/^struct caps_table_struct {$/;"	s	file:
cardName	sis/sis_main.h	/^	char  *cardName;$/;"	m	struct:_customttable
cardName	sis/sis_main.h	/^	char *cardName;$/;"	m	struct:_chswtable
card_list	sis/sis_main.h	/^static struct sis_video_info *card_list = NULL;$/;"	v	typeref:struct:sis_video_info
cardinfo	gxt4500.c	/^static const struct cardinfo {$/;"	s	file:
cardinfo	gxt4500.c	/^} cardinfo[] = {$/;"	v	typeref:struct:cardinfo	file:
cardname	gxt4500.c	/^	const char *cardname;$/;"	m	struct:cardinfo	file:
cardnumber	sis/sis.h	/^	int		cardnumber;$/;"	m	struct:sis_video_info
cardtype	atafb.c	/^enum cardtype { IS_VGA, IS_MV300 };$/;"	g	file:
cbcrcfg	jz4750_tve.h	/^	unsigned int cbcrcfg;$/;"	m	struct:jz4750tve_info
cbcrcfg	l009_bak/jz4750_tve.h	/^	unsigned int cbcrcfg;$/;"	m	struct:jz4750tve_info
ccr	cg14.c	/^	u8 ccr;	\/* Clock Control Reg *\/$/;"	m	struct:cg14_regs	file:
ccr	cg14.c	/^	u8 ccr;	\/* Cursor Control Reg *\/$/;"	m	struct:cg14_cursor	file:
ccw_bmove	console/fbcon_ccw.c	/^static void ccw_bmove(struct vc_data *vc, struct fb_info *info, int sy,$/;"	f	file:
ccw_clear	console/fbcon_ccw.c	/^static void ccw_clear(struct vc_data *vc, struct fb_info *info, int sy,$/;"	f	file:
ccw_clear_margins	console/fbcon_ccw.c	/^static void ccw_clear_margins(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
ccw_cursor	console/fbcon_ccw.c	/^static void ccw_cursor(struct vc_data *vc, struct fb_info *info, int mode,$/;"	f	file:
ccw_putcs	console/fbcon_ccw.c	/^static void ccw_putcs(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
ccw_putcs_aligned	console/fbcon_ccw.c	/^static inline void ccw_putcs_aligned(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
ccw_update_attr	console/fbcon_ccw.c	/^static inline void ccw_update_attr(u8 *dst, u8 *src, int attribute,$/;"	f	file:
ccw_update_start	console/fbcon_ccw.c	/^static int ccw_update_start(struct fb_info *info)$/;"	f	file:
ceil64	arcfb.c	56;"	d	file:
ceilXres	arcfb.c	57;"	d	file:
center	cyblafb.c	/^static int center;$/;"	v	file:
center	tridentfb.c	/^static int center;$/;"	v	file:
cf_pipe_busy	w100fb.h	/^	u32 cf_pipe_busy    : 1;$/;"	m	struct:rbbm_status_t
cfb	clps711xfb.c	/^struct fb_info	*cfb;$/;"	v	typeref:struct:fb_info
cfb4	matrox/matroxfb_base.h	/^		int		cfb4;$/;"	m	struct:matrox_fb_info::__anon18
cfb_addr	sticore.h	/^	u32 cfb_addr;$/;"	m	struct:sti_rom
cfb_copyarea	cfbcopyarea.c	/^EXPORT_SYMBOL(cfb_copyarea);$/;"	v
cfb_copyarea	cfbcopyarea.c	/^void cfb_copyarea(struct fb_info *p, const struct fb_copyarea *area)$/;"	f
cfb_fillrect	cfbfillrect.c	/^EXPORT_SYMBOL(cfb_fillrect);$/;"	v
cfb_fillrect	cfbfillrect.c	/^void cfb_fillrect(struct fb_info *p, const struct fb_fillrect *rect)$/;"	f
cfb_imageblit	cfbimgblt.c	/^EXPORT_SYMBOL(cfb_imageblit);$/;"	v
cfb_imageblit	cfbimgblt.c	/^void cfb_imageblit(struct fb_info *p, const struct fb_image *image)$/;"	f
cfb_info	cyber2000fb.c	/^struct cfb_info {$/;"	s	file:
cfb_tab16	cfbimgblt.c	/^static const u32 cfb_tab16[] = {$/;"	v	file:
cfb_tab16	sysimgblt.c	/^static const u32 cfb_tab16[] = {$/;"	v	file:
cfb_tab32	cfbimgblt.c	/^static const u32 cfb_tab32[] = {$/;"	v	file:
cfb_tab32	sysimgblt.c	/^static const u32 cfb_tab32[] = {$/;"	v	file:
cfb_tab8	cfbimgblt.c	/^static const u32 cfb_tab8[] = {$/;"	v	file:
cfb_tab8	sysimgblt.c	/^static const u32 cfb_tab8[] = {$/;"	v	file:
cfg	9331/jz4750_lcd.h	/^	unsigned int cfg;	\/* panel mode and pin usage etc. *\/$/;"	m	struct:jz4750lcd_panel_t
cfg	jz4740_slcd.c	/^	unsigned int cfg;	\/* panel mode and pin usage etc. *\/$/;"	m	struct:jzfb_info	file:
cfg	jz4750_lcd.h	/^	unsigned int cfg;	\/* panel mode and pin usage etc. *\/$/;"	m	struct:jz4750lcd_panel_t
cfg	jzlcd.c	/^	unsigned int cfg;	\/* panel mode and pin usage etc. *\/$/;"	m	struct:jzfb_info	file:
cfg	l009_bak/jz4750_lcd.h	/^	unsigned int cfg;	\/* panel mode and pin usage etc. *\/$/;"	m	struct:jz4750lcd_panel_t
cfgCPU_DEFAULTS	w100fb.h	42;"	d
cfgIND_ADDR_A_0	w100fb.h	35;"	d
cfgIND_ADDR_A_1	w100fb.h	36;"	d
cfgIND_ADDR_A_2	w100fb.h	37;"	d
cfgIND_ADDR_B_0	w100fb.h	43;"	d
cfgIND_ADDR_B_1	w100fb.h	44;"	d
cfgIND_ADDR_B_2	w100fb.h	45;"	d
cfgIND_DATA_A	w100fb.h	38;"	d
cfgIND_DATA_B	w100fb.h	46;"	d
cfgINTF_CNTL	w100fb.h	40;"	d
cfgPM4_RPTR	w100fb.h	47;"	d
cfgPM4_WRPTR_0	w100fb.h	49;"	d
cfgPM4_WRPTR_1	w100fb.h	50;"	d
cfgREG_BASE	w100fb.h	39;"	d
cfgSCRATCH	w100fb.h	48;"	d
cfgSTATUS	w100fb.h	41;"	d
cfg_save	aty/radeonfb.h	/^	u32			cfg_save[64];$/;"	m	struct:radeonfb_info
cfgreg_base	w100fb.h	/^	u32 cfgreg_base  : 24;$/;"	m	struct:cfgreg_base_t
cfgreg_base_t	w100fb.h	/^struct cfgreg_base_t {$/;"	s
cfgreg_base_u	w100fb.h	/^union cfgreg_base_u {$/;"	u
cfreq	jz4750_tve.h	/^	unsigned int cfreq;$/;"	m	struct:jz4750tve_info
cfreq	l009_bak/jz4750_tve.h	/^	unsigned int cfreq;$/;"	m	struct:jz4750tve_info
cfrq_in_rtbuf	w100fb.h	/^	u32 cfrq_in_rtbuf   : 1;$/;"	m	struct:rbbm_status_t
cfrq_on_rbb	w100fb.h	/^	u32 cfrq_on_rbb     : 1;$/;"	m	struct:rbbm_status_t
cg14_clut	cg14.c	/^struct cg14_clut {$/;"	s	file:
cg14_cursor	cg14.c	/^struct cg14_cursor {$/;"	s	file:
cg14_dac	cg14.c	/^struct cg14_dac {$/;"	s	file:
cg14_driver	cg14.c	/^static struct of_platform_driver cg14_driver = {$/;"	v	typeref:struct:of_platform_driver	file:
cg14_exit	cg14.c	/^module_exit(cg14_exit);$/;"	v
cg14_exit	cg14.c	/^void __exit cg14_exit(void)$/;"	f
cg14_init	cg14.c	/^int __init cg14_init(void)$/;"	f
cg14_init	cg14.c	/^module_init(cg14_init);$/;"	v
cg14_init_fix	cg14.c	/^static void __devinit cg14_init_fix(struct fb_info *info, int linebytes,$/;"	f	file:
cg14_ioctl	cg14.c	/^static int cg14_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
cg14_match	cg14.c	/^static struct of_device_id cg14_match[] = {$/;"	v	typeref:struct:of_device_id	file:
cg14_mmap	cg14.c	/^static int cg14_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
cg14_ops	cg14.c	/^static struct fb_ops cg14_ops = {$/;"	v	typeref:struct:fb_ops	file:
cg14_pan_display	cg14.c	/^static int cg14_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
cg14_par	cg14.c	/^struct cg14_par {$/;"	s	file:
cg14_probe	cg14.c	/^static int __devinit cg14_probe(struct of_device *op, const struct of_device_id *match)$/;"	f	file:
cg14_regs	cg14.c	/^struct cg14_regs{$/;"	s	file:
cg14_remove	cg14.c	/^static int __devexit cg14_remove(struct of_device *op)$/;"	f	file:
cg14_setcolreg	cg14.c	/^static int cg14_setcolreg(unsigned regno,$/;"	f	file:
cg14_unmap_regs	cg14.c	/^static void cg14_unmap_regs(struct of_device *op, struct fb_info *info,$/;"	f	file:
cg14_xlut	cg14.c	/^struct cg14_xlut{$/;"	s	file:
cg3_blank	cg3.c	/^static int cg3_blank(int blank, struct fb_info *info)$/;"	f	file:
cg3_do_default_mode	cg3.c	/^static int __devinit cg3_do_default_mode(struct cg3_par *par)$/;"	f	file:
cg3_driver	cg3.c	/^static struct of_platform_driver cg3_driver = {$/;"	v	typeref:struct:of_platform_driver	file:
cg3_exit	cg3.c	/^module_exit(cg3_exit);$/;"	v
cg3_exit	cg3.c	/^static void __exit cg3_exit(void)$/;"	f	file:
cg3_init	cg3.c	/^module_init(cg3_init);$/;"	v
cg3_init	cg3.c	/^static int __init cg3_init(void)$/;"	f	file:
cg3_init_fix	cg3.c	/^static void __devinit cg3_init_fix(struct fb_info *info, int linebytes,$/;"	f	file:
cg3_ioctl	cg3.c	/^static int cg3_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
cg3_match	cg3.c	/^static struct of_device_id cg3_match[] = {$/;"	v	typeref:struct:of_device_id	file:
cg3_mmap	cg3.c	/^static int cg3_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
cg3_mmap_map	cg3.c	/^static struct sbus_mmap_map cg3_mmap_map[] = {$/;"	v	typeref:struct:sbus_mmap_map	file:
cg3_ops	cg3.c	/^static struct fb_ops cg3_ops = {$/;"	v	typeref:struct:fb_ops	file:
cg3_par	cg3.c	/^struct cg3_par {$/;"	s	file:
cg3_probe	cg3.c	/^static int __devinit cg3_probe(struct of_device *op,$/;"	f	file:
cg3_rdi_maybe_fixup_var	cg3.c	/^static void __devinit cg3_rdi_maybe_fixup_var(struct fb_var_screeninfo *var,$/;"	f	file:
cg3_regs	cg3.c	/^struct cg3_regs {$/;"	s	file:
cg3_remove	cg3.c	/^static int __devexit cg3_remove(struct of_device *op)$/;"	f	file:
cg3_setcolreg	cg3.c	/^static int cg3_setcolreg(unsigned regno,$/;"	f	file:
cg3_type	cg3.c	/^enum cg3_type {$/;"	g	file:
cg6_blank	cg6.c	/^static int cg6_blank(int blank, struct fb_info *info)$/;"	f	file:
cg6_bt_init	cg6.c	/^static void __devinit cg6_bt_init(struct cg6_par *par)$/;"	f	file:
cg6_chip_init	cg6.c	/^static void __devinit cg6_chip_init(struct fb_info *info)$/;"	f	file:
cg6_copyarea	cg6.c	/^static void cg6_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f	file:
cg6_driver	cg6.c	/^static struct of_platform_driver cg6_driver = {$/;"	v	typeref:struct:of_platform_driver	file:
cg6_exit	cg6.c	/^module_exit(cg6_exit);$/;"	v
cg6_exit	cg6.c	/^static void __exit cg6_exit(void)$/;"	f	file:
cg6_fbc	cg6.c	/^struct cg6_fbc {$/;"	s	file:
cg6_fillrect	cg6.c	/^static void cg6_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
cg6_imageblit	cg6.c	/^static void cg6_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
cg6_init	cg6.c	/^module_init(cg6_init);$/;"	v
cg6_init	cg6.c	/^static int __init cg6_init(void)$/;"	f	file:
cg6_init_fix	cg6.c	/^static void __devinit cg6_init_fix(struct fb_info *info, int linebytes)$/;"	f	file:
cg6_ioctl	cg6.c	/^static int cg6_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
cg6_match	cg6.c	/^static struct of_device_id cg6_match[] = {$/;"	v	typeref:struct:of_device_id	file:
cg6_mmap	cg6.c	/^static int cg6_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
cg6_mmap_map	cg6.c	/^static struct sbus_mmap_map cg6_mmap_map[] = {$/;"	v	typeref:struct:sbus_mmap_map	file:
cg6_ops	cg6.c	/^static struct fb_ops cg6_ops = {$/;"	v	typeref:struct:fb_ops	file:
cg6_par	cg6.c	/^struct cg6_par {$/;"	s	file:
cg6_probe	cg6.c	/^static int __devinit cg6_probe(struct of_device *op,$/;"	f	file:
cg6_remove	cg6.c	/^static int __devexit cg6_remove(struct of_device *op)$/;"	f	file:
cg6_setcolreg	cg6.c	/^static int cg6_setcolreg(unsigned regno,$/;"	f	file:
cg6_sync	cg6.c	/^static int cg6_sync(struct fb_info *info)$/;"	f	file:
cg6_tec	cg6.c	/^struct cg6_tec {$/;"	s	file:
cg6_thc	cg6.c	/^struct cg6_thc {$/;"	s	file:
cg6_unmap_regs	cg6.c	/^static void cg6_unmap_regs(struct of_device *op, struct fb_info *info,$/;"	f	file:
cg_debug	w100fb.h	/^	u32 cg_debug         : 16;$/;"	m	struct:clk_pin_cntl_t
chan	i810/i810.h	/^	struct i810fb_i2c_chan   chan[3];$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::i810fb_i2c_chan
chan	nvidia/nv_type.h	/^	struct nvidia_i2c_chan chan[3];$/;"	m	struct:nvidia_par	typeref:struct:nvidia_par::nvidia_i2c_chan
chan	riva/rivafb.h	/^	struct riva_i2c_chan chan[3];$/;"	m	struct:riva_par	typeref:struct:riva_par::riva_i2c_chan
chan	savage/savagefb.h	/^	struct savagefb_i2c_chan chan;$/;"	m	struct:savagefb_par	typeref:struct:savagefb_par::savagefb_i2c_chan
chan_to_field	9331/jz4750_lcd.c	/^static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	atmel_lcdfb.c	/^static inline unsigned int chan_to_field(unsigned int chan, const struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	geode/gx1fb_core.c	/^static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	geode/gxfb_core.c	/^static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	geode/lxfb_core.c	/^static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	imxfb.c	/^static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	jz4740_slcd.c	/^static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	jz4750_lcd.c	/^static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	jzlcd.c	/^static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	l009_bak/jz4750_lcd.c	/^static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	pxafb.c	/^static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	s3c2410fb.c	/^static inline unsigned int chan_to_field(unsigned int chan,$/;"	f	file:
chan_to_field	sa1100fb.c	/^static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)$/;"	f	file:
chan_to_field	sm501fb.c	/^static inline unsigned int chan_to_field(unsigned int chan,$/;"	f	file:
chan_uf_store	pnx4008/sdum.c	/^	struct dumchannel_uf chan_uf_store[MAX_DUM_CHANNELS];$/;"	m	struct:dum_data	typeref:struct:dum_data::dumchannel_uf	file:
channel	au1200fb.c	/^	unsigned int channel;$/;"	m	struct:au1200_lcd_window_regs_t	file:
channel_owned	pnx4008/pnxrgbfb.c	/^static int channel_owned;$/;"	v	file:
channelnr	pnx4008/sdum.h	/^	int channelnr;$/;"	m	struct:cmdstring
channelnr	pnx4008/sdum.h	/^	int channelnr;$/;"	m	struct:dumchannel
channelnr	pnx4008/sdum.h	/^	int channelnr;$/;"	m	struct:dumchannel_uf
check_default_par	atafb.c	/^static void check_default_par(int detected_mode)$/;"	f	file:
check_edid	fbmon.c	/^static int check_edid(unsigned char *edid)$/;"	f	file:
check_overflow	intelfb/intelfbhw.c	/^static __inline__ int check_overflow(u32 value, u32 limit,$/;"	f	file:
check_required_callbacks	omap/omapfb_main.c	/^static void check_required_callbacks(struct omapfb_device *fbdev)$/;"	f	file:
chip	matrox/matroxfb_base.c	/^	enum mga_chip chip;$/;"	m	struct:board	typeref:enum:board::mga_chip	file:
chip	matrox/matroxfb_base.h	/^	enum mga_chip		chip;$/;"	m	struct:matrox_fb_info	typeref:enum:matrox_fb_info::mga_chip
chip	s3fb.c	/^	int chip, rev, mclk_freq;$/;"	m	struct:s3fb_info	file:
chip	savage/savagefb.h	/^	savage_chipset  chip;$/;"	m	struct:savagefb_par
chip	sis/sis.h	/^	unsigned int	chip;$/;"	m	struct:sis_video_info
chip	sis/sis_main.h	/^	int		chip;$/;"	m	struct:sisfb_chip_info
chip3D	tridentfb.c	/^static int chip3D;$/;"	v	file:
chipID	sis/sis_main.h	/^	u16   chipID;$/;"	m	struct:_customttable
chip_gen	aty/aty128fb.c	/^	int chip_gen;$/;"	m	struct:aty128fb_par	file:
chip_id	cyber2000fb.h	/^	unsigned int	chip_id;$/;"	m	struct:cyberpro_info
chip_id	sis/sis.h	/^	unsigned short	chip_id;	\/* PCI ID of chip *\/$/;"	m	struct:sis_video_info
chip_id	tridentfb.c	/^static int chip_id;$/;"	v	file:
chip_name	sis/sis_main.h	/^	const char	*chip_name;$/;"	m	struct:sisfb_chip_info
chip_vendor	sis/sis.h	/^	unsigned short	chip_vendor;	\/* PCI ID of vendor *\/$/;"	m	struct:sis_video_info
chipalloc	amifb.c	/^static inline u_long __init chipalloc(u_long size)$/;"	f	file:
chipcyber	tridentfb.c	/^static int chipcyber;$/;"	v	file:
chipfree	amifb.c	/^static inline void chipfree(void)$/;"	f	file:
chips_hw_init	asiliantfb.c	/^static void __devinit chips_hw_init(struct fb_info *p)$/;"	f	file:
chips_hw_init	chipsfb.c	/^static void __init chips_hw_init(void)$/;"	f	file:
chips_init	chipsfb.c	/^int __init chips_init(void)$/;"	f
chips_init	chipsfb.c	/^module_init(chips_init);$/;"	v
chips_init_ar	asiliantfb.c	/^static struct chips_init_reg chips_init_ar[] =$/;"	v	typeref:struct:chips_init_reg	file:
chips_init_ar	chipsfb.c	/^static struct chips_init_reg chips_init_ar[] = {$/;"	v	typeref:struct:chips_init_reg	file:
chips_init_cr	asiliantfb.c	/^static struct chips_init_reg chips_init_cr[] =$/;"	v	typeref:struct:chips_init_reg	file:
chips_init_cr	chipsfb.c	/^static struct chips_init_reg chips_init_cr[] = {$/;"	v	typeref:struct:chips_init_reg	file:
chips_init_fr	asiliantfb.c	/^static struct chips_init_reg chips_init_fr[] =$/;"	v	typeref:struct:chips_init_reg	file:
chips_init_fr	chipsfb.c	/^static struct chips_init_reg chips_init_fr[] = {$/;"	v	typeref:struct:chips_init_reg	file:
chips_init_gr	asiliantfb.c	/^static struct chips_init_reg chips_init_gr[] =$/;"	v	typeref:struct:chips_init_reg	file:
chips_init_gr	chipsfb.c	/^static struct chips_init_reg chips_init_gr[] = {$/;"	v	typeref:struct:chips_init_reg	file:
chips_init_reg	asiliantfb.c	/^struct chips_init_reg {$/;"	s	file:
chips_init_reg	chipsfb.c	/^struct chips_init_reg {$/;"	s	file:
chips_init_sr	asiliantfb.c	/^static struct chips_init_reg chips_init_sr[] =$/;"	v	typeref:struct:chips_init_reg	file:
chips_init_sr	chipsfb.c	/^static struct chips_init_reg chips_init_sr[] = {$/;"	v	typeref:struct:chips_init_reg	file:
chips_init_xr	asiliantfb.c	/^static struct chips_init_reg chips_init_xr[] =$/;"	v	typeref:struct:chips_init_reg	file:
chips_init_xr	chipsfb.c	/^static struct chips_init_reg chips_init_xr[] = {$/;"	v	typeref:struct:chips_init_reg	file:
chipset	amifb.c	/^static u_short maxfmode, chipset;$/;"	v	file:
chipset	aty/radeonfb.h	/^	int			chipset;$/;"	m	struct:radeonfb_info
chipset	intelfb/intelfb.h	/^	int chipset;$/;"	m	struct:intelfb_info
chipset	sis/sis_main.h	/^	u8  chipset;$/;"	m	struct:_sisbios_mode
chipsfb_blank	chipsfb.c	/^static int chipsfb_blank(int blank, struct fb_info *info)$/;"	f	file:
chipsfb_check_var	chipsfb.c	/^static int chipsfb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
chipsfb_driver	chipsfb.c	/^static struct pci_driver chipsfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
chipsfb_exit	chipsfb.c	/^static void __exit chipsfb_exit(void)$/;"	f	file:
chipsfb_ops	chipsfb.c	/^static struct fb_ops chipsfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
chipsfb_pci_init	chipsfb.c	/^chipsfb_pci_init(struct pci_dev *dp, const struct pci_device_id *ent)$/;"	f	file:
chipsfb_pci_resume	chipsfb.c	/^static int chipsfb_pci_resume(struct pci_dev *pdev)$/;"	f	file:
chipsfb_pci_suspend	chipsfb.c	/^static int chipsfb_pci_suspend(struct pci_dev *pdev, pm_message_t state)$/;"	f	file:
chipsfb_pci_tbl	chipsfb.c	/^static struct pci_device_id chipsfb_pci_tbl[] = {$/;"	v	typeref:struct:pci_device_id	file:
chipsfb_remove	chipsfb.c	/^static void __devexit chipsfb_remove(struct pci_dev *dp)$/;"	f	file:
chipsfb_set_par	chipsfb.c	/^static int chipsfb_set_par(struct fb_info *info)$/;"	f	file:
chipsfb_setcolreg	chipsfb.c	/^static int chipsfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
chrom	jz4750_ipu.h	/^	unsigned int chrom;             \/\/	128				128$/;"	m	struct:YuvCsc
chromasc	matrox/matroxfb_g450.c	/^	unsigned long long int	chromasc;$/;"	m	struct:output_desc	file:
chronteltype	sis/sis.h	/^	int		chronteltype;$/;"	m	struct:sis_video_info
chunks	matrox/matroxfb_base.h	/^		unsigned int chunks;$/;"	m	struct:matroxfb_par::__anon6
cif_cntl_t	w100fb.h	/^struct cif_cntl_t {$/;"	s
cif_cntl_u	w100fb.h	/^union cif_cntl_u {$/;"	u
cif_io_t	w100fb.h	/^struct cif_io_t {$/;"	s
cif_io_u	w100fb.h	/^union cif_io_u {$/;"	u
cif_read_dbg_t	w100fb.h	/^struct cif_read_dbg_t {$/;"	s
cif_read_dbg_u	w100fb.h	/^union cif_read_dbg_u {$/;"	u
cif_spare_1	w100fb.h	/^	u32 cif_spare_1              : 4;$/;"	m	struct:cif_cntl_t
cif_spare_2	w100fb.h	/^	u32 cif_spare_2                   : 5;$/;"	m	struct:cif_write_dbg_t
cif_write_dbg_t	w100fb.h	/^struct cif_write_dbg_t {$/;"	s
cif_write_dbg_u	w100fb.h	/^union cif_write_dbg_u {$/;"	u
cio_addr	arcfb.c	/^	unsigned long cio_addr;$/;"	m	struct:arcfb_par	file:
cio_addr	arcfb.c	/^static unsigned long cio_addr;$/;"	v	file:
cio_addr	hecubafb.c	/^	unsigned long cio_addr;$/;"	m	struct:hecubafb_par	file:
cio_addr	hecubafb.c	/^static unsigned long cio_addr;$/;"	v	file:
cip_bplcon0	amifb.c	/^	cip_bplcon0$/;"	e	enum:__anon129	file:
cirrus_board	cirrusfb.c	/^enum cirrus_board {$/;"	g	file:
cirrusfb_BitBLT	cirrusfb.c	/^static void cirrusfb_BitBLT(u8 __iomem *regbase, int bits_per_pixel,$/;"	f	file:
cirrusfb_RectFill	cirrusfb.c	/^static void cirrusfb_RectFill(u8 __iomem *regbase, int bits_per_pixel,$/;"	f	file:
cirrusfb_WaitBLT	cirrusfb.c	/^static void cirrusfb_WaitBLT(u8 __iomem *regbase)$/;"	f	file:
cirrusfb_blank	cirrusfb.c	/^static int cirrusfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
cirrusfb_board_info	cirrusfb.c	/^} cirrusfb_board_info[] = {$/;"	v	typeref:struct:cirrusfb_board_info_rec	file:
cirrusfb_board_info_rec	cirrusfb.c	/^static const struct cirrusfb_board_info_rec {$/;"	s	file:
cirrusfb_check_var	cirrusfb.c	/^static int cirrusfb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
cirrusfb_cleanup	cirrusfb.c	/^static void __devexit cirrusfb_cleanup(struct fb_info *info)$/;"	f	file:
cirrusfb_copyarea	cirrusfb.c	/^static void cirrusfb_copyarea(struct fb_info *info,$/;"	f	file:
cirrusfb_dbg_print_byte	cirrusfb.c	/^void cirrusfb_dbg_print_byte(const char *name, unsigned char val)$/;"	f	file:
cirrusfb_dbg_print_regs	cirrusfb.c	/^void cirrusfb_dbg_print_regs(caddr_t regbase,$/;"	f	file:
cirrusfb_dbg_reg_class	cirrusfb.c	/^enum cirrusfb_dbg_reg_class {$/;"	g	file:
cirrusfb_dbg_reg_dump	cirrusfb.c	/^void cirrusfb_dbg_reg_dump(caddr_t regbase)$/;"	f	file:
cirrusfb_decode_var	cirrusfb.c	/^static int cirrusfb_decode_var(const struct fb_var_screeninfo *var,$/;"	f	file:
cirrusfb_def_mode	cirrusfb.c	/^static unsigned cirrusfb_def_mode = 1;$/;"	v	file:
cirrusfb_dump	cirrusfb.c	/^static void cirrusfb_dump(void)$/;"	f	file:
cirrusfb_exit	cirrusfb.c	/^module_exit(cirrusfb_exit);$/;"	v
cirrusfb_exit	cirrusfb.c	/^static void __exit cirrusfb_exit(void)$/;"	f	file:
cirrusfb_fillrect	cirrusfb.c	/^static void cirrusfb_fillrect(struct fb_info *info,$/;"	f	file:
cirrusfb_get_mclk	cirrusfb.c	/^static long cirrusfb_get_mclk(long freq, int bpp, long *div)$/;"	f	file:
cirrusfb_get_memsize	cirrusfb.c	/^static unsigned int cirrusfb_get_memsize(u8 __iomem *regbase)$/;"	f	file:
cirrusfb_imageblit	cirrusfb.c	/^static void cirrusfb_imageblit(struct fb_info *info,$/;"	f	file:
cirrusfb_info	cirrusfb.c	/^struct cirrusfb_info {$/;"	s	file:
cirrusfb_init	cirrusfb.c	/^module_init(cirrusfb_init);$/;"	v
cirrusfb_init	cirrusfb.c	/^static int __init cirrusfb_init(void)$/;"	f	file:
cirrusfb_open	cirrusfb.c	/^static int cirrusfb_open(struct fb_info *info, int user)$/;"	f	file:
cirrusfb_ops	cirrusfb.c	/^static struct fb_ops cirrusfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
cirrusfb_pan_display	cirrusfb.c	/^static int cirrusfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
cirrusfb_pci_driver	cirrusfb.c	/^static struct pci_driver cirrusfb_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
cirrusfb_pci_register	cirrusfb.c	/^static int cirrusfb_pci_register(struct pci_dev *pdev,$/;"	f	file:
cirrusfb_pci_table	cirrusfb.c	/^static struct pci_device_id cirrusfb_pci_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
cirrusfb_pci_unmap	cirrusfb.c	/^static void cirrusfb_pci_unmap(struct fb_info *info)$/;"	f	file:
cirrusfb_pci_unregister	cirrusfb.c	/^static void __devexit cirrusfb_pci_unregister(struct pci_dev *pdev)$/;"	f	file:
cirrusfb_predefined	cirrusfb.c	/^} cirrusfb_predefined[] = {$/;"	v	typeref:struct:__anon150	file:
cirrusfb_register	cirrusfb.c	/^static int cirrusfb_register(struct fb_info *info)$/;"	f	file:
cirrusfb_regs	cirrusfb.c	/^struct cirrusfb_regs {$/;"	s	file:
cirrusfb_release	cirrusfb.c	/^static int cirrusfb_release(struct fb_info *info, int user)$/;"	f	file:
cirrusfb_set_fbinfo	cirrusfb.c	/^static int cirrusfb_set_fbinfo(struct fb_info *info)$/;"	f	file:
cirrusfb_set_mclk	cirrusfb.c	/^static void cirrusfb_set_mclk(const struct cirrusfb_info *cinfo, int val,$/;"	f	file:
cirrusfb_set_par	cirrusfb.c	/^static int cirrusfb_set_par(struct fb_info *info)$/;"	f	file:
cirrusfb_set_par_foo	cirrusfb.c	/^static int cirrusfb_set_par_foo(struct fb_info *info)$/;"	f	file:
cirrusfb_setcolreg	cirrusfb.c	/^static int cirrusfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
cirrusfb_setup	cirrusfb.c	/^static int __init cirrusfb_setup(char *options) {$/;"	f	file:
cirrusfb_zorro_driver	cirrusfb.c	/^static struct zorro_driver cirrusfb_zorro_driver = {$/;"	v	typeref:struct:zorro_driver	file:
cirrusfb_zorro_register	cirrusfb.c	/^static int cirrusfb_zorro_register(struct zorro_dev *z,$/;"	f	file:
cirrusfb_zorro_table	cirrusfb.c	/^static const struct zorro_device_id cirrusfb_zorro_table[] = {$/;"	v	typeref:struct:zorro_device_id	file:
cirrusfb_zorro_table2	cirrusfb.c	/^} cirrusfb_zorro_table2[] = {$/;"	v	typeref:struct:__anon149	file:
cirrusfb_zorro_unmap	cirrusfb.c	/^static void __devexit cirrusfb_zorro_unmap(struct fb_info *info)$/;"	f	file:
cirrusfb_zorro_unregister	cirrusfb.c	/^void __devexit cirrusfb_zorro_unregister(struct zorro_dev *z)$/;"	f
civic_cmap_regs	macfb.c	/^} *civic_cmap_regs;$/;"	v	typeref:struct:__anon94	file:
civic_setpalette	macfb.c	/^static int civic_setpalette (unsigned int regno, unsigned int red,$/;"	f	file:
clcd_driver	amba-clcd.c	/^static struct amba_driver clcd_driver = {$/;"	v	typeref:struct:amba_driver	file:
clcd_name	amba-clcd.c	/^static const char *clcd_name = "CLCD FB";$/;"	v	file:
clcdfb_blank	amba-clcd.c	/^static int clcdfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
clcdfb_check_var	amba-clcd.c	/^static int clcdfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
clcdfb_disable	amba-clcd.c	/^static void clcdfb_disable(struct clcd_fb *fb)$/;"	f	file:
clcdfb_enable	amba-clcd.c	/^static void clcdfb_enable(struct clcd_fb *fb, u32 cntl)$/;"	f	file:
clcdfb_id_table	amba-clcd.c	/^static struct amba_id clcdfb_id_table[] = {$/;"	v	typeref:struct:amba_id	file:
clcdfb_mmap	amba-clcd.c	/^static int clcdfb_mmap(struct fb_info *info,$/;"	f	file:
clcdfb_ops	amba-clcd.c	/^static struct fb_ops clcdfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
clcdfb_probe	amba-clcd.c	/^static int clcdfb_probe(struct amba_device *dev, void *id)$/;"	f	file:
clcdfb_register	amba-clcd.c	/^static int clcdfb_register(struct clcd_fb *fb)$/;"	f	file:
clcdfb_remove	amba-clcd.c	/^static int clcdfb_remove(struct amba_device *dev)$/;"	f	file:
clcdfb_set_bitfields	amba-clcd.c	/^clcdfb_set_bitfields(struct clcd_fb *fb, struct fb_var_screeninfo *var)$/;"	f	file:
clcdfb_set_par	amba-clcd.c	/^static int clcdfb_set_par(struct fb_info *info)$/;"	f	file:
clcdfb_set_start	amba-clcd.c	/^static inline void clcdfb_set_start(struct clcd_fb *fb)$/;"	f	file:
clcdfb_setcolreg	amba-clcd.c	/^clcdfb_setcolreg(unsigned int regno, unsigned int red, unsigned int green,$/;"	f	file:
clcdfb_sleep	amba-clcd.c	/^static inline void clcdfb_sleep(unsigned int ms)$/;"	f	file:
clean-files	logo/Makefile	/^clean-files := *.o *_mono.c *_vga16.c *_clut224.c *_gray256.c$/;"	m
cleanup	intelfb/intelfbdrv.c	/^static void cleanup(struct intelfb_info *dinfo)$/;"	f	file:
cleanup_fbmem	omap/dispc.c	/^static void cleanup_fbmem(void)$/;"	f	file:
cleanup_fbmem	omap/lcdc.c	/^static void cleanup_fbmem(void)$/;"	f	file:
cleanup_module	amifb.c	/^void cleanup_module(void)$/;"	f
cleanup_module	atafb.c	/^int cleanup_module(void)$/;"	f
cleanup_module	atafb_iplan2p2.c	/^void cleanup_module(void)$/;"	f
cleanup_module	atafb_iplan2p4.c	/^void cleanup_module(void)$/;"	f
cleanup_module	atafb_iplan2p8.c	/^void cleanup_module(void)$/;"	f
cleanup_module	atafb_mfb.c	/^void cleanup_module(void)$/;"	f
cleanup_module	controlfb.c	/^void cleanup_module(void)$/;"	f
cleanup_resmap	omap/dispc.c	/^static void cleanup_resmap(struct resmap *res_map)$/;"	f	file:
clear	console/fbcon.h	/^	void (*clear)(struct vc_data *vc, struct fb_info *info, int sy,$/;"	m	struct:fbcon_ops
clear	sticore.h	/^	u32 clear : 1;		\/* clear during move? *\/$/;"	m	struct:sti_blkmv_flags
clear	sticore.h	/^	u32 clear : 1;		\/* clear text display planes? *\/$/;"	m	struct:sti_init_flags
clear_blkmv_flags	console/sticore.c	/^static const struct sti_blkmv_flags clear_blkmv_flags = {$/;"	v	typeref:struct:sti_blkmv_flags	file:
clear_channel	pnx4008/sdum.c	/^static void clear_channel(int channr)$/;"	f	file:
clear_end_flag	jz4750_ipu.h	223;"	d
clear_margins	console/fbcon.h	/^	void (*clear_margins)(struct vc_data *vc, struct fb_info *info,$/;"	m	struct:fbcon_ops
clear_palette	pm2fb.c	/^static void clear_palette(struct pm2fb_par *p)$/;"	f	file:
clearfb16	epson1355fb.c	/^static void clearfb16(struct fb_info *info)$/;"	f	file:
client	matrox/matroxfb_maven.c	/^	struct i2c_client		client;$/;"	m	struct:maven_data	typeref:struct:maven_data::i2c_client	file:
clip	cg6.c	/^	u32	clip;$/;"	m	struct:cg6_fbc	file:
clip0max	ffb.c	/^	u32	clip0max;$/;"	m	struct:ffb_fbc	file:
clip0min	ffb.c	/^	u32	clip0min;$/;"	m	struct:ffb_fbc	file:
clip1max	ffb.c	/^	u32	clip1max;$/;"	m	struct:ffb_fbc	file:
clip1min	ffb.c	/^	u32	clip1min;$/;"	m	struct:ffb_fbc	file:
clip2max	ffb.c	/^	u32	clip2max;$/;"	m	struct:ffb_fbc	file:
clip2min	ffb.c	/^	u32	clip2min;$/;"	m	struct:ffb_fbc	file:
clip3max	ffb.c	/^	u32	clip3max;$/;"	m	struct:ffb_fbc	file:
clip3min	ffb.c	/^	u32	clip3min;$/;"	m	struct:ffb_fbc	file:
clipmaxx	cg6.c	/^	u32	clipmaxx, clipmaxy;$/;"	m	struct:cg6_fbc	file:
clipmaxy	cg6.c	/^	u32	clipmaxx, clipmaxy;$/;"	m	struct:cg6_fbc	file:
clipminx	cg6.c	/^	u32	clipminx, clipminy;$/;"	m	struct:cg6_fbc	file:
clipminy	cg6.c	/^	u32	clipminx, clipminy;$/;"	m	struct:cg6_fbc	file:
clipping	sstfb.c	/^static int clipping = 1;	\/* use clipping (slower, safer) *\/$/;"	v	file:
clk	pxafb.h	/^	struct clk		*clk;$/;"	m	struct:pxafb_info	typeref:struct:pxafb_info::clk
clk	s3c2410fb.h	/^	struct clk		*clk;$/;"	m	struct:s3c2410fb_info	typeref:struct:s3c2410fb_info::clk
clk_cntl_index	aty/radeonfb.h	/^	u32		clk_cntl_index;$/;"	m	struct:radeon_regs
clk_div	omap/sossi.c	/^	int		clk_div;$/;"	m	struct:__anon51	file:
clk_pin_cntl	w100fb.c	/^	union clk_pin_cntl_u clk_pin_cntl;$/;"	m	struct:power_state	typeref:union:power_state::clk_pin_cntl_u	file:
clk_pin_cntl_t	w100fb.h	/^struct clk_pin_cntl_t {$/;"	s
clk_pin_cntl_u	w100fb.h	/^union clk_pin_cntl_u {$/;"	u
clk_shift	amifb.c	/^	u_short clk_shift;	\/* vmode *\/$/;"	m	struct:amifb_par	file:
clk_test_cntl_t	w100fb.h	/^struct clk_test_cntl_t {$/;"	s
clk_test_cntl_u	w100fb.h	/^union clk_test_cntl_u {$/;"	u
clk_tw0	omap/sossi.c	/^	u8		clk_tw0[2];$/;"	m	struct:__anon51	file:
clk_tw1	omap/sossi.c	/^	u8		clk_tw1[2];$/;"	m	struct:__anon51	file:
clk_wr_offset	aty/atyfb.h	/^	unsigned long clk_wr_offset; \/* meaning overloaded, clock id by CT *\/$/;"	m	struct:atyfb_par
clkcontrol	au1200fb.h	/^	volatile uint32	clkcontrol;$/;"	m	struct:au1200_lcd
clkcontrol_base	au1100fb.h	/^	u32	clkcontrol_base;	\/* Panel pixclock preferences *\/$/;"	m	struct:au1100fb_panel
clkdiv	vga16fb.c	/^	u8 misc, pel_msk, vss, clkdiv;$/;"	m	struct:vga16fb_par	file:
clktype	platinumfb.c	/^	int				clktype;$/;"	m	struct:fb_info_platinum	file:
clock	acornfb.h	/^	u_int	clock;$/;"	m	struct:modex_params
clock	aty/radeonfb.h	/^	int clock;$/;"	m	struct:panel_info
clock	matrox/matroxfb_maven.h	/^		unsigned int		clock;$/;"	m	struct:i2c_bit_adapter::__anon27
clock	mbx/mbxdebugfs.c	/^	struct dentry *clock;$/;"	m	struct:mbxfb_debugfs_data	typeref:struct:mbxfb_debugfs_data::dentry	file:
clock	savage/savagefb.h	/^	int clock[4];$/;"	m	struct:savagefb_par
clock_chip_type	aty/aty128fb.c	/^	u8 clock_chip_type;$/;"	m	struct:__anon103	file:
clock_cntl_index	aty/radeonfb.h	/^	u32		clock_cntl_index;$/;"	m	struct:radeon_regs
clock_div	cyber2000fb.c	/^	u_char	clock_div;$/;"	m	struct:par_info	file:
clock_fops	mbx/mbxdebugfs.c	/^static const struct file_operations clock_fops = {$/;"	v	typeref:struct:file_operations	file:
clock_mult	cyber2000fb.c	/^	u_char	clock_mult;$/;"	m	struct:par_info	file:
clock_params	controlfb.h	/^	unsigned char clock_params[3];$/;"	m	struct:control_regvals
clock_params	platinumfb.h	/^	unsigned char clock_params[2][2];$/;"	m	struct:platinum_regvals
clock_params	valkyriefb.h	/^	unsigned char clock_params[3];$/;"	m	struct:valkyrie_regvals
clock_rate	gbefb.c	/^	int clock_rate;$/;"	m	struct:gbe_pll_info	file:
clock_read_file	mbx/mbxdebugfs.c	/^static ssize_t clock_read_file(struct file *file, char __user *userbuf,$/;"	f	file:
clps7111fb_backlight_proc_entry	clps711xfb.c	/^static struct proc_dir_entry *clps7111fb_backlight_proc_entry = NULL;$/;"	v	typeref:struct:proc_dir_entry	file:
clps7111fb_blank	clps711xfb.c	/^static int clps7111fb_blank(int blank, struct fb_info *info)$/;"	f	file:
clps7111fb_check_var	clps711xfb.c	/^clps7111fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
clps7111fb_ops	clps711xfb.c	/^static struct fb_ops clps7111fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
clps7111fb_proc_backlight_read	clps711xfb.c	/^clps7111fb_proc_backlight_read(char *page, char **start, off_t off,$/;"	f	file:
clps7111fb_proc_backlight_write	clps711xfb.c	/^clps7111fb_proc_backlight_write(struct file *file, const char *buffer, $/;"	f	file:
clps7111fb_set_par	clps711xfb.c	/^clps7111fb_set_par(struct fb_info *info)$/;"	f	file:
clps7111fb_setcolreg	clps711xfb.c	/^clps7111fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
clps711x_guess_lcd_params	clps711xfb.c	/^static void __init clps711x_guess_lcd_params(struct fb_info *info)$/;"	f	file:
clps711xfb_exit	clps711xfb.c	/^module_exit(clps711xfb_exit);$/;"	v
clps711xfb_exit	clps711xfb.c	/^static void __exit clps711xfb_exit(void)$/;"	f	file:
clps711xfb_init	clps711xfb.c	/^int __init clps711xfb_init(void)$/;"	f
clps711xfb_init	clps711xfb.c	/^module_init(clps711xfb_init);$/;"	v
clr_w	w100fb.h	/^	u32 clr_w                        : 1;$/;"	m	struct:cif_read_dbg_t
clrdat	leo.c	/^	u32	clrdat;		\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
clrpick	leo.c	/^	u32	clrpick;	\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
clrsem	leo.c	/^	u32	clrsem;		\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
clut	cg14.c	/^	struct cg14_clut	__iomem *clut;$/;"	m	struct:cg14_par	typeref:struct:cg14_par::__iomem	file:
clut_data	leo.c	/^	u32			clut_data[256];$/;"	m	struct:leo_par	file:
clut_data	macfb.c	/^        unsigned char	clut_data;	\/* 0x42 *\/$/;"	m	struct:__anon95	file:
clut_raddr	macfb.c	/^        unsigned char	clut_raddr;	\/* 0x46 *\/$/;"	m	struct:__anon95	file:
clut_waddr	macfb.c	/^        unsigned char	clut_waddr;	\/* 0x40 *\/$/;"	m	struct:__anon95	file:
cmap	bw2.c	/^	struct bt_regs	cmap;$/;"	m	struct:bw2_regs	typeref:struct:bw2_regs::bt_regs	file:
cmap	cg3.c	/^	struct bt_regs	cmap;$/;"	m	struct:cg3_regs	typeref:struct:cg3_regs::bt_regs	file:
cmap	matrox/matroxfb_base.h	/^	u_int32_t cmap[16];$/;"	m	struct:matrox_fb_info
cmap	matrox/matroxfb_crtc2.h	/^	u_int32_t cmap[16];$/;"	m	struct:matroxfb_dh_fb_info
cmap_M3A	offb.c	/^	cmap_M3A,		\/* ATI Rage Mobility M3 Head A *\/$/;"	e	enum:__anon2	file:
cmap_M3B	offb.c	/^	cmap_M3B,		\/* ATI Rage Mobility M3 Head B *\/$/;"	e	enum:__anon2	file:
cmap_adr	offb.c	/^	volatile void __iomem *cmap_adr;$/;"	m	struct:offb_par	file:
cmap_blk	sticore.h	/^	u32 cmap_blk : 1;	\/* non-text planes cmap black? *\/$/;"	m	struct:sti_init_flags
cmap_data	offb.c	/^	volatile void __iomem *cmap_data;$/;"	m	struct:offb_par	file:
cmap_fifo	sgivwfb.c	/^	u32 cmap_fifo;$/;"	m	struct:sgivw_par	file:
cmap_greyscale	sa1100fb.h	/^	u_int		cmap_greyscale:1,$/;"	m	struct:sa1100fb_mach_info
cmap_gxt2000	offb.c	/^	cmap_gxt2000,		\/* IBM GXT2000 *\/$/;"	e	enum:__anon2	file:
cmap_inverse	imxfb.h	/^	u_int			cmap_inverse:1,$/;"	m	struct:imxfb_info
cmap_inverse	pxafb.h	/^	u_int			cmap_inverse:1,$/;"	m	struct:pxafb_info
cmap_inverse	sa1100fb.h	/^			cmap_inverse:1,$/;"	m	struct:sa1100fb_mach_info
cmap_inverse	sa1100fb.h	/^	u_int			cmap_inverse:1,$/;"	m	struct:sa1100fb_info
cmap_len	matrox/matroxfb_base.h	/^	unsigned int	cmap_len;$/;"	m	struct:matroxfb_par
cmap_m64	offb.c	/^	cmap_m64,		\/* ATI Mach64 *\/$/;"	e	enum:__anon2	file:
cmap_r128	offb.c	/^	cmap_r128,		\/* ATI Rage128 *\/$/;"	e	enum:__anon2	file:
cmap_radeon	offb.c	/^	cmap_radeon,		\/* ATI Radeon *\/$/;"	e	enum:__anon2	file:
cmap_regs	controlfb.c	/^	struct cmap_regs	__iomem *cmap_regs;$/;"	m	struct:fb_info_control	typeref:struct:fb_info_control::__iomem	file:
cmap_regs	controlfb.h	/^struct cmap_regs {$/;"	s
cmap_regs	imsttfb.c	/^	__u8 *cmap_regs;$/;"	m	struct:imstt_par	file:
cmap_regs	platinumfb.c	/^	volatile struct cmap_regs	__iomem *cmap_regs;$/;"	m	struct:fb_info_platinum	typeref:struct:fb_info_platinum::__iomem	file:
cmap_regs	platinumfb.h	/^struct cmap_regs {$/;"	s
cmap_regs	valkyriefb.c	/^	struct cmap_regs	__iomem *cmap_regs;$/;"	m	struct:fb_info_valkyrie	typeref:struct:fb_info_valkyrie::__iomem	file:
cmap_regs	valkyriefb.h	/^struct cmap_regs {$/;"	s
cmap_regs_phys	controlfb.c	/^	unsigned long		cmap_regs_phys;$/;"	m	struct:fb_info_control	file:
cmap_regs_phys	imsttfb.c	/^	unsigned long cmap_regs_phys;$/;"	m	struct:imstt_par	file:
cmap_regs_phys	platinumfb.c	/^	unsigned long			cmap_regs_phys;$/;"	m	struct:fb_info_platinum	file:
cmap_regs_phys	valkyriefb.c	/^	unsigned long		cmap_regs_phys;$/;"	m	struct:fb_info_valkyrie	file:
cmap_static	imxfb.h	/^				cmap_static:1,$/;"	m	struct:imxfb_info
cmap_static	pxafb.h	/^				cmap_static:1,$/;"	m	struct:pxafb_info
cmap_static	sa1100fb.h	/^				cmap_static:1,$/;"	m	struct:sa1100fb_info
cmap_static	sa1100fb.h	/^			cmap_static:1,$/;"	m	struct:sa1100fb_mach_info
cmap_type	offb.c	/^	int cmap_type;$/;"	m	struct:offb_par	file:
cmap_unknown	offb.c	/^	cmap_unknown,$/;"	e	enum:__anon2	file:
cmapsz	console/vgacon.c	1043;"	d	file:
cmd	9331/jz4750_lcd.h	/^	unsigned int cmd; 		\/* LCDCMDx *\/$/;"	m	struct:jz4750_lcd_dma_desc
cmd	jz4740_slcd.c	/^	unsigned int cmd;$/;"	m	struct:slcd_reg_info	file:
cmd	jz4750_lcd.h	/^	unsigned int cmd; 		\/* LCDCMDx *\/$/;"	m	struct:jz4750_lcd_dma_desc
cmd	jzlcd.h	/^	unsigned int cmd;       \/* LCDCMDx *\/$/;"	m	struct:lcd_desc
cmd	l009_bak/jz4750_lcd.h	/^	unsigned int cmd; 		\/* LCDCMDx *\/$/;"	m	struct:jz4750_lcd_dma_desc
cmdQueueSize	sis/sis.h	/^	u32		cmdQueueSize;		\/* Total size in KB *\/$/;"	m	struct:sis_video_info
cmd_conmakehash	console/Makefile	/^      cmd_conmakehash = scripts\/conmakehash $< | \\$/;"	m
cmd_logo	logo/Makefile	/^	cmd_logo = scripts\/pnmtologo \\$/;"	m
cmd_num	9331/jz4750_lcd.h	/^	unsigned int cmd_num; 		\/* Command Number(for SLCD) *\/$/;"	m	struct:jz4750_lcd_dma_desc
cmd_num	jz4750_lcd.h	/^	unsigned int cmd_num; 		\/* Command Number(for SLCD) *\/$/;"	m	struct:jz4750_lcd_dma_desc
cmd_num	l009_bak/jz4750_lcd.h	/^	unsigned int cmd_num; 		\/* Command Number(for SLCD) *\/$/;"	m	struct:jz4750_lcd_dma_desc
cmdfifo_avail	w100fb.h	/^	u32 cmdfifo_avail   : 7;$/;"	m	struct:rbbm_status_t
cmdqueuelength	sis/sis.h	/^	int		cmdqueuelength;		\/* Current (for accel) *\/$/;"	m	struct:sis_video_info
cmdstring	pnx4008/sdum.h	/^struct cmdstring {$/;"	s
cmode	controlfb.c	/^	int	vmode, cmode;$/;"	m	struct:fb_par_control	file:
cmode	platinumfb.c	/^	int				vmode, cmode;$/;"	m	struct:fb_info_platinum	file:
cmode	valkyriefb.c	/^	int	vmode, cmode;$/;"	m	struct:fb_par_valkyrie	file:
cmp	ffb.c	/^	u32	cmp;$/;"	m	struct:ffb_fbc	file:
cmt_chg	sticore.h	/^	u32 cmt_chg : 1;	\/* change current monitor type *\/$/;"	m	struct:sti_init_flags
cnt	matrox/matroxfb_base.h	/^	unsigned int		cnt;$/;"	m	struct:matrox_vsync
cntl	macfb.c	/^	unsigned char cntl; \/* a guess as to purpose *\/$/;"	m	struct:__anon92	file:
cnttst	controlfb.h	/^	struct preg cnttst;$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
co_pixfmt	cyber2000fb.c	/^	u_char	co_pixfmt;$/;"	m	struct:par_info	file:
cob_index	savage/savagefb.h	/^	int           cob_index;$/;"	m	struct:savagefb_par
cob_offset	savage/savagefb.h	/^	u32           cob_offset;$/;"	m	struct:savagefb_par
cob_size	savage/savagefb.h	/^	u32           cob_size;$/;"	m	struct:savagefb_par
coef	jz4750_ipu.h	/^   unsigned int coef;$/;"	m	struct:__anon109
col_trans	console/sticore.c	/^static const u8 col_trans[8] = {$/;"	v	file:
color	riva/riva_hw.h	/^        U032 color;         \/* source color                     0-   3*\/$/;"	m	struct:__anon74::__anon78
color	sticore.h	/^	u32 color : 1;		\/* change color during move? *\/$/;"	m	struct:sti_blkmv_flags
color0	cg14.c	/^	u32 color0;$/;"	m	struct:cg14_cursor	file:
color0	cg6.c	/^	u32	x0, y0, z0, color0;$/;"	m	struct:cg6_fbc	file:
color1	cg14.c	/^	u32 color1;$/;"	m	struct:cg14_cursor	file:
color1	cg6.c	/^	u32	x1, y1, z1, color1;$/;"	m	struct:cg6_fbc	file:
color2	cg6.c	/^	u32	x2, y2, z2, color2;$/;"	m	struct:cg6_fbc	file:
color3	cg6.c	/^	u32	x3, y3, z3, color3;$/;"	m	struct:cg6_fbc	file:
color_blit	i810/i810_accel.c	/^static inline void color_blit(int width, int height, int pitch,  int dest, $/;"	f	file:
color_caps	omap/omapfb_main.c	/^static struct caps_table_struct color_caps[] = {$/;"	v	typeref:struct:caps_table_struct	file:
color_depth	w100fb.h	/^	u32 color_depth       : 3;$/;"	m	struct:graphic_ctrl_t_w100
color_depth	w100fb.h	/^	u32 color_depth       : 3;$/;"	m	struct:graphic_ctrl_t_w32xx
color_imageblit	cfbimgblt.c	/^static inline void color_imageblit(const struct fb_image *image, $/;"	f	file:
color_imageblit	sysimgblt.c	/^static void color_imageblit(const struct fb_image *image, struct fb_info *p,$/;"	f	file:
color_key	omap/dispc.c	/^	struct omapfb_color_key	color_key;$/;"	m	struct:__anon50	typeref:struct:__anon50::omapfb_color_key	file:
color_map	bw2.c	/^	u32 color_map;$/;"	m	struct:bt_regs	file:
color_map	cg3.c	/^	u32 color_map;$/;"	m	struct:bt_regs	file:
color_map	cg6.c	/^	u32	color_map;$/;"	m	struct:bt_regs	file:
color_map	tcx.c	/^	u32 color_map;$/;"	m	struct:bt_regs	file:
color_mode	omap/blizzard.c	/^	int	color_mode;$/;"	m	struct:update_param	file:
color_mode	omap/blizzard.c	/^	int color_mode;$/;"	m	struct:plane_info	file:
color_mode	omap/hwa742.c	/^	int	color_mode;$/;"	m	struct:update_param	file:
color_mode	omap/lcdc.c	/^	enum omapfb_color_format	color_mode;$/;"	m	struct:omap_lcd_controller	typeref:enum:omap_lcd_controller::omapfb_color_format	file:
color_order	au1200fb.c	/^	unsigned int color_order;$/;"	m	struct:au1200_lcd_window_regs_t	file:
colorkey	au1200fb.c	/^	unsigned int colorkey;$/;"	m	struct:au1200_lcd_global_regs_t	file:
colorkey	au1200fb.h	/^	volatile uint32	colorkey;$/;"	m	struct:au1200_lcd
colorkey	jz4750_ipu.h	/^	unsigned int		colorkey;$/;"	m	struct:ipu_img_param_t
colorkey0	9331/jz4750_lcd.h	/^	unsigned int colorkey0;	\/* foreground0's Colorkey enable, Colorkey value *\/$/;"	m	struct:jz4750lcd_osd_t
colorkey0	jz4750_lcd.h	/^	unsigned int colorkey0;	\/* foreground0's Colorkey enable, Colorkey value *\/$/;"	m	struct:jz4750lcd_osd_t
colorkey0	l009_bak/jz4750_lcd.h	/^	unsigned int colorkey0;	\/* foreground0's Colorkey enable, Colorkey value *\/$/;"	m	struct:jz4750lcd_osd_t
colorkey1	9331/jz4750_lcd.h	/^	unsigned int colorkey1; \/* foreground1's Colorkey enable, Colorkey value *\/$/;"	m	struct:jz4750lcd_osd_t
colorkey1	jz4750_lcd.h	/^	unsigned int colorkey1; \/* foreground1's Colorkey enable, Colorkey value *\/$/;"	m	struct:jz4750lcd_osd_t
colorkey1	l009_bak/jz4750_lcd.h	/^	unsigned int colorkey1; \/* foreground1's Colorkey enable, Colorkey value *\/$/;"	m	struct:jz4750lcd_osd_t
colorkey_mode	au1200fb.c	/^	unsigned int colorkey_mode;$/;"	m	struct:au1200_lcd_window_regs_t	file:
colorkeymsk	au1200fb.h	/^	volatile uint32	colorkeymsk;$/;"	m	struct:au1200_lcd
colors	matrox/matroxfb_base.c	/^static struct { struct fb_bitfield red, green, blue, transp; int bits_per_pixel; } colors[] = {$/;"	v	typeref:struct:__anon28	file:
colourmap	console/vgacon.c	1039;"	d	file:
colreg	pnx4008/pnxrgbfb.c	/^static u32 colreg[16];$/;"	v	file:
cols	sis/sis_main.h	/^	u16 cols;$/;"	m	struct:_sisbios_mode
command	aty/mach64_accel.c	/^	u32 command;$/;"	m	struct:__anon99	file:
command_base_adr	pnx4008/dum.h	/^	u32 command_base_adr;$/;"	m	struct:dum_setup
common_calc_clock	savage/savagefb_driver.c	/^static int common_calc_clock(long freq, int min_m, int min_n1, int max_n1,$/;"	f	file:
common_regs	aty/radeon_base.c	/^static reg_val common_regs[] = {$/;"	v	file:
comp	amifb.c	/^static inline unsigned long comp(unsigned long a, unsigned long b,$/;"	f	file:
comp	c2p.c	/^static inline unsigned long comp(unsigned long a, unsigned long b,$/;"	f	file:
comp	fb_draw.h	/^comp(unsigned long a, unsigned long b, unsigned long mask)$/;"	f
comp_sync_end	bw2.c	/^	u8	comp_sync_end;$/;"	m	struct:bw2_regs	file:
comp_sync_end	cg3.c	/^	u8	comp_sync_end;$/;"	m	struct:cg3_regs	file:
compensate_wait_rd_size	w100fb.h	/^	u32 compensate_wait_rd_size  : 2;$/;"	m	struct:cif_cntl_t
complete	omap/blizzard.c	/^	void		 (*complete)(void *data);$/;"	m	struct:blizzard_request	file:
complete	omap/hwa742.c	/^	void		 (*complete)(void *data);$/;"	m	struct:hwa742_request	file:
complete_data	omap/blizzard.c	/^	void		 *complete_data;$/;"	m	struct:blizzard_request	file:
complete_data	omap/hwa742.c	/^	void		 *complete_data;$/;"	m	struct:hwa742_request	file:
compute	matrox/matroxfb_base.h	/^	int		(*compute)(void* altout_dev, struct my_timming* input);$/;"	m	struct:matrox_altout
computeRegs	matrox/matroxfb_g450.c	/^static void computeRegs(WPMINFO struct mavenregs* r, struct my_timming* mt, const struct output_desc* outd) {$/;"	f	file:
compute_gbe_timing	gbefb.c	/^static int compute_gbe_timing(struct fb_var_screeninfo *var,$/;"	f	file:
compute_hozval	atmel_lcdfb.c	/^static unsigned long compute_hozval(unsigned long xres, unsigned long lcdcon2)$/;"	f	file:
compute_imstt_regvals	imsttfb.c	/^compute_imstt_regvals (struct imstt_par *par, u_int xres, u_int yres)$/;"	f	file:
compute_imstt_regvals_ibm	imsttfb.c	/^compute_imstt_regvals_ibm(struct imstt_par *par, int xres, int yres)$/;"	f	file:
compute_imstt_regvals_tvp	imsttfb.c	/^compute_imstt_regvals_tvp(struct imstt_par *par, int xres, int yres)$/;"	f	file:
con2fb_acquire_newinfo	console/fbcon.c	/^static int con2fb_acquire_newinfo(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
con2fb_init_display	console/fbcon.c	/^static void con2fb_init_display(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
con2fb_map	console/fbcon.c	/^static signed char con2fb_map[MAX_NR_CONSOLES];$/;"	v	file:
con2fb_map_boot	console/fbcon.c	/^static signed char con2fb_map_boot[MAX_NR_CONSOLES];$/;"	v	file:
con2fb_release_oldinfo	console/fbcon.c	/^static int con2fb_release_oldinfo(struct vc_data *vc, struct fb_info *oldinfo,$/;"	f	file:
con_rotate	console/fbcon.h	/^    int con_rotate;$/;"	m	struct:display
config	nvidia/nv_type.h	/^	u32 config;$/;"	m	struct:_riva_hw_state
config	riva/riva_hw.h	/^    U032 config;$/;"	m	struct:_riva_hw_state
config_dma	bf54x-lq043fb.c	/^static int config_dma(struct bfin_bf54xfb_info *fbi)$/;"	f	file:
config_mon_type	sticore.h	/^	u8  config_mon_type;	\/* configure to monitor type *\/$/;"	m	struct:sti_init_inptr_ext
config_ppi	bf54x-lq043fb.c	/^static void config_ppi(struct bfin_bf54xfb_info *fbi)$/;"	f	file:
configure_display	geode/geodefb.h	/^	void (*configure_display)(struct fb_info *);$/;"	m	struct:geode_vid_ops
conn_DVI_D	aty/radeonfb.h	/^	conn_DVI_D,$/;"	e	enum:conn_type
conn_DVI_I	aty/radeonfb.h	/^	conn_DVI_I,$/;"	e	enum:conn_type
conn_crt	aty/radeonfb.h	/^	conn_crt,$/;"	e	enum:conn_type
conn_none	aty/radeonfb.h	/^	conn_none,$/;"	e	enum:conn_type
conn_proprietary	aty/radeonfb.h	/^	conn_proprietary,$/;"	e	enum:conn_type
conn_type	aty/radeonfb.h	/^enum conn_type {$/;"	g
constants	aty/aty128fb.c	/^	struct aty128_constants constants;  \/* PLL and others      *\/$/;"	m	struct:aty128fb_par	typeref:struct:aty128fb_par::aty128_constants	file:
consty	ffb.c	/^	u32	consty;$/;"	m	struct:ffb_fbc	file:
constz	ffb.c	/^	u32	constz;$/;"	m	struct:ffb_fbc	file:
context_handle	ps3fb.c	/^	u64 context_handle, memory_handle;$/;"	m	struct:ps3fb_priv	file:
contrast	matrox/matroxfb_base.h	/^		int brightness, contrast, saturation, hue, gamma;$/;"	m	struct:matrox_fb_info::__anon11::__anon12
control	acornfb.h	/^	u_int	control;$/;"	m	struct:vidc_timing
control	bw2.c	/^	u32 control;$/;"	m	struct:bt_regs	file:
control	bw2.c	/^	u8	control;$/;"	m	struct:bw2_regs	file:
control	cg3.c	/^	u32 control;$/;"	m	struct:bt_regs	file:
control	cg3.c	/^	u8	control;$/;"	m	struct:cg3_regs	file:
control	cg6.c	/^	u32	control;$/;"	m	struct:bt_regs	file:
control	matrox/matroxfb_g450.c	/^	size_t control;$/;"	m	struct:mctl	file:
control	matrox/matroxfb_maven.c	/^	size_t control;$/;"	m	struct:mctl	file:
control	nvidia/nv_type.h	/^	u32 control;$/;"	m	struct:_riva_hw_state
control	tcx.c	/^	u32 control;$/;"	m	struct:bt_regs	file:
control_base	au1100fb.h	/^	u32   	control_base;		\/* Mode-independent control values *\/$/;"	m	struct:au1100fb_panel
control_cleanup	controlfb.c	/^static void control_cleanup(void)$/;"	f	file:
control_fb	controlfb.c	/^static struct fb_info_control *control_fb;$/;"	v	typeref:struct:fb_info_control	file:
control_init	controlfb.c	/^module_init(control_init);$/;"	v
control_init	controlfb.c	/^static int __init control_init(void)$/;"	f	file:
control_init_info	controlfb.c	/^static void __init control_init_info(struct fb_info *info, struct fb_info_control *p)$/;"	f	file:
control_mac_modes	controlfb.h	/^static struct max_cmodes control_mac_modes[] = {$/;"	v	typeref:struct:max_cmodes
control_mask	atafb.c	/^	int control_mask;	\/* ditto, for hw.falcon.vid_control *\/$/;"	m	struct:pixel_clock	file:
control_of_init	controlfb.c	/^static int __init control_of_init(struct device_node *dp)$/;"	f	file:
control_par_to_var	controlfb.c	/^static void control_par_to_var(struct fb_par_control *par, struct fb_var_screeninfo *var)$/;"	f	file:
control_regints	controlfb.h	/^struct control_regints {$/;"	s
control_regs	controlfb.c	/^	struct control_regs	__iomem *control_regs;$/;"	m	struct:fb_info_control	typeref:struct:fb_info_control::__iomem	file:
control_regs	controlfb.h	/^struct control_regs {$/;"	s
control_regs_phys	controlfb.c	/^	unsigned long		control_regs_phys;$/;"	m	struct:fb_info_control	file:
control_regs_size	controlfb.c	/^	unsigned long		control_regs_size;$/;"	m	struct:fb_info_control	file:
control_regvals	controlfb.h	/^struct control_regvals {$/;"	s
control_set_hardware	controlfb.c	/^static void control_set_hardware(struct fb_info_control *p, struct fb_par_control *par)$/;"	f	file:
control_setup	controlfb.c	/^static void __init control_setup(char *options)$/;"	f	file:
control_use_bank2	controlfb.c	/^	int			control_use_bank2;$/;"	m	struct:fb_info_control	file:
control_var_to_par	controlfb.c	/^static int control_var_to_par(struct fb_var_screeninfo *var,$/;"	f	file:
controlfb_blank	controlfb.c	/^static int controlfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
controlfb_check_var	controlfb.c	/^static int controlfb_check_var (struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
controlfb_mmap	controlfb.c	/^static int controlfb_mmap(struct fb_info *info,$/;"	f	file:
controlfb_ops	controlfb.c	/^static struct fb_ops controlfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
controlfb_pan_display	controlfb.c	/^static int controlfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
controlfb_set_par	controlfb.c	/^static int controlfb_set_par (struct fb_info *info)$/;"	f	file:
controlfb_setcolreg	controlfb.c	/^static int controlfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
converged	riva/riva_hw.c	/^  char converged;$/;"	m	struct:__anon81	file:
convert_bgcolor_16	riva/fbdev.c	/^static inline void convert_bgcolor_16(u32 *col)$/;"	f	file:
convert_bitfield	amba-clcd.c	/^static inline u32 convert_bitfield(int val, struct fb_bitfield *bf)$/;"	f	file:
convert_bitfield	cyber2000fb.c	/^static inline u32 convert_bitfield(u_int val, struct fb_bitfield *bf)$/;"	f	file:
cop_bplcon0	amifb.c	/^	cop_wait, cop_bplcon0,$/;"	e	enum:__anon130	file:
cop_diwhigh	amifb.c	/^	cop_diwhigh,$/;"	e	enum:__anon130	file:
cop_diwstop	amifb.c	/^	cop_diwstrt, cop_diwstop,$/;"	e	enum:__anon130	file:
cop_diwstrt	amifb.c	/^	cop_diwstrt, cop_diwstop,$/;"	e	enum:__anon130	file:
cop_spr0ptrh	amifb.c	/^	cop_spr0ptrh, cop_spr0ptrl,$/;"	e	enum:__anon130	file:
cop_spr0ptrl	amifb.c	/^	cop_spr0ptrh, cop_spr0ptrl,$/;"	e	enum:__anon130	file:
cop_wait	amifb.c	/^	cop_wait, cop_bplcon0,$/;"	e	enum:__anon130	file:
copdisplay	amifb.c	/^static struct copdisplay {$/;"	s	file:
copdisplay	amifb.c	/^} copdisplay;$/;"	v	typeref:struct:copdisplay	file:
copins	amifb.c	/^} copins;$/;"	t	typeref:union:__anon127	file:
copy	leo.c	/^	u32	copy;$/;"	m	struct:leo_lc_ss0_usr	file:
copy_from_user16	epson1355fb.c	/^static inline unsigned long copy_from_user16(void *to, const void *from,$/;"	f	file:
copy_one_line	amifb.c	/^static inline void copy_one_line(int bpp, unsigned long next_plane,$/;"	f	file:
copy_one_line_rev	amifb.c	/^static inline void copy_one_line_rev(int bpp, unsigned long next_plane,$/;"	f	file:
copy_rect	tridentfb.c	/^	void (*copy_rect) (u32, u32, u32, u32, u32, u32);$/;"	m	struct:accel_switch	file:
copy_string	fbmon.c	/^static void copy_string(unsigned char *c, unsigned char *s)$/;"	f	file:
copy_to_user16	epson1355fb.c	/^static inline unsigned long copy_to_user16(void *to, const void *from,$/;"	f	file:
copyarea_backward_8bpp	tgafb.c	/^copyarea_backward_8bpp(struct fb_info *info, u32 dx, u32 dy, u32 sx, u32 sy,$/;"	f	file:
copyarea_foreward_8bpp	tgafb.c	/^copyarea_foreward_8bpp(struct fb_info *info, u32 dx, u32 dy, u32 sx, u32 sy,$/;"	f	file:
copyarea_line_32bpp	tgafb.c	/^copyarea_line_32bpp(struct fb_info *info, u32 dy, u32 sy,$/;"	f	file:
copyarea_line_8bpp	tgafb.c	/^copyarea_line_8bpp(struct fb_info *info, u32 dy, u32 sy,$/;"	f	file:
corgi_backlight_device	backlight/corgi_bl.c	/^static struct backlight_device *corgi_backlight_device;$/;"	v	typeref:struct:backlight_device	file:
corgibl_data	backlight/corgi_bl.c	/^static struct backlight_properties corgibl_data;$/;"	v	typeref:struct:backlight_properties	file:
corgibl_driver	backlight/corgi_bl.c	/^static struct platform_driver corgibl_driver = {$/;"	v	typeref:struct:platform_driver	file:
corgibl_exit	backlight/corgi_bl.c	/^module_exit(corgibl_exit);$/;"	v
corgibl_exit	backlight/corgi_bl.c	/^static void __exit corgibl_exit(void)$/;"	f	file:
corgibl_flags	backlight/corgi_bl.c	/^static unsigned long corgibl_flags;$/;"	v	file:
corgibl_get_intensity	backlight/corgi_bl.c	/^static int corgibl_get_intensity(struct backlight_device *bd)$/;"	f	file:
corgibl_init	backlight/corgi_bl.c	/^module_init(corgibl_init);$/;"	v
corgibl_init	backlight/corgi_bl.c	/^static int __init corgibl_init(void)$/;"	f	file:
corgibl_intensity	backlight/corgi_bl.c	/^static int corgibl_intensity;$/;"	v	file:
corgibl_limit_intensity	backlight/corgi_bl.c	/^EXPORT_SYMBOL(corgibl_limit_intensity);$/;"	v
corgibl_limit_intensity	backlight/corgi_bl.c	/^void corgibl_limit_intensity(int limit)$/;"	f
corgibl_ops	backlight/corgi_bl.c	/^static struct backlight_ops corgibl_ops = {$/;"	v	typeref:struct:backlight_ops	file:
corgibl_probe	backlight/corgi_bl.c	/^static int corgibl_probe(struct platform_device *pdev)$/;"	f	file:
corgibl_remove	backlight/corgi_bl.c	/^static int corgibl_remove(struct platform_device *pdev)$/;"	f	file:
corgibl_resume	backlight/corgi_bl.c	/^static int corgibl_resume(struct platform_device *pdev)$/;"	f	file:
corgibl_resume	backlight/corgi_bl.c	74;"	d	file:
corgibl_send_intensity	backlight/corgi_bl.c	/^static int corgibl_send_intensity(struct backlight_device *bd)$/;"	f	file:
corgibl_suspend	backlight/corgi_bl.c	/^static int corgibl_suspend(struct platform_device *pdev, pm_message_t state)$/;"	f	file:
corgibl_suspend	backlight/corgi_bl.c	73;"	d	file:
correct_chipset	aty/atyfb_base.c	/^static int __devinit correct_chipset(struct atyfb_par *par)$/;"	f	file:
count	aty/atyfb.h	/^	unsigned int count;$/;"	m	struct:aty_interrupt
count	intelfb/intelfb.h	/^	unsigned int count;$/;"	m	struct:intelfb_vsync
cp_cmdstrm_busy	w100fb.h	/^	u32 cp_cmdstrm_busy : 1;$/;"	m	struct:rbbm_status_t
cphase	jz4750_tve.h	/^	unsigned int cphase;$/;"	m	struct:jz4750tve_info
cphase	l009_bak/jz4750_tve.h	/^	unsigned int cphase;$/;"	m	struct:jz4750tve_info
cpl0	cg14.c	/^	u32 cpl0[32];	\/* Enable plane 0 *\/$/;"	m	struct:cg14_cursor	file:
cpl0i	cg14.c	/^	u32 cpl0i[32];	\/* Enable plane 0 autoinc *\/$/;"	m	struct:cg14_cursor	file:
cpl1	cg14.c	/^	u32 cpl1[32];  \/* Color selection plane *\/$/;"	m	struct:cg14_cursor	file:
cpl1i	cg14.c	/^	u32 cpl1i[32]; \/* Color selection autoinc *\/$/;"	m	struct:cg14_cursor	file:
cplane	tcx.c	/^	u32			__iomem *cplane;$/;"	m	struct:tcx_par	file:
cprq_in_rtbuf	w100fb.h	/^	u32 cprq_in_rtbuf   : 1;$/;"	m	struct:rbbm_status_t
cprq_on_rbb	w100fb.h	/^	u32 cprq_on_rbb     : 1;$/;"	m	struct:rbbm_status_t
cpu	gbefb.c	/^	uint16_t *cpu;$/;"	m	struct:__anon142	file:
cpu_defaults_t	w100fb.h	/^struct cpu_defaults_t {$/;"	s
cpu_defaults_u	w100fb.h	/^union cpu_defaults_u {$/;"	u
cr00	i810/i810.h	/^	u8 cr00, cr01, cr02, cr03, cr04;$/;"	m	struct:state_registers
cr00	i810/i810.h	/^	u8 cr00, cr01, cr02, cr03;$/;"	m	struct:mode_registers
cr01	i810/i810.h	/^	u8 cr00, cr01, cr02, cr03, cr04;$/;"	m	struct:state_registers
cr01	i810/i810.h	/^	u8 cr00, cr01, cr02, cr03;$/;"	m	struct:mode_registers
cr02	i810/i810.h	/^	u8 cr00, cr01, cr02, cr03, cr04;$/;"	m	struct:state_registers
cr02	i810/i810.h	/^	u8 cr00, cr01, cr02, cr03;$/;"	m	struct:mode_registers
cr03	i810/i810.h	/^	u8 cr00, cr01, cr02, cr03, cr04;$/;"	m	struct:state_registers
cr03	i810/i810.h	/^	u8 cr00, cr01, cr02, cr03;$/;"	m	struct:mode_registers
cr04	i810/i810.h	/^	u8 cr00, cr01, cr02, cr03, cr04;$/;"	m	struct:state_registers
cr04	i810/i810.h	/^	u8 cr04, cr05, cr06, cr07;$/;"	m	struct:mode_registers
cr05	i810/i810.h	/^	u8 cr04, cr05, cr06, cr07;$/;"	m	struct:mode_registers
cr05	i810/i810.h	/^	u8 cr05, cr06, cr07, cr08, cr09;$/;"	m	struct:state_registers
cr06	i810/i810.h	/^	u8 cr04, cr05, cr06, cr07;$/;"	m	struct:mode_registers
cr06	i810/i810.h	/^	u8 cr05, cr06, cr07, cr08, cr09;$/;"	m	struct:state_registers
cr07	i810/i810.h	/^	u8 cr04, cr05, cr06, cr07;$/;"	m	struct:mode_registers
cr07	i810/i810.h	/^	u8 cr05, cr06, cr07, cr08, cr09;$/;"	m	struct:state_registers
cr08	i810/i810.h	/^	u8 cr05, cr06, cr07, cr08, cr09;$/;"	m	struct:state_registers
cr09	i810/i810.h	/^	u8 cr05, cr06, cr07, cr08, cr09;$/;"	m	struct:state_registers
cr09	i810/i810.h	/^	u8 cr09, cr10, cr11, cr12;$/;"	m	struct:mode_registers
cr10	i810/i810.h	/^	u8 cr09, cr10, cr11, cr12;$/;"	m	struct:mode_registers
cr10	i810/i810.h	/^	u8 cr10, cr11, cr12, cr13, cr14;$/;"	m	struct:state_registers
cr11	i810/i810.h	/^	u8 cr09, cr10, cr11, cr12;$/;"	m	struct:mode_registers
cr11	i810/i810.h	/^	u8 cr10, cr11, cr12, cr13, cr14;$/;"	m	struct:state_registers
cr12	i810/i810.h	/^	u8 cr09, cr10, cr11, cr12;$/;"	m	struct:mode_registers
cr12	i810/i810.h	/^	u8 cr10, cr11, cr12, cr13, cr14;$/;"	m	struct:state_registers
cr13	i810/i810.h	/^	u8 cr10, cr11, cr12, cr13, cr14;$/;"	m	struct:state_registers
cr13	i810/i810.h	/^	u8 cr13, cr15, cr16, cr30;$/;"	m	struct:mode_registers
cr14	i810/i810.h	/^	u8 cr10, cr11, cr12, cr13, cr14;$/;"	m	struct:state_registers
cr15	i810/i810.h	/^	u8 cr13, cr15, cr16, cr30;$/;"	m	struct:mode_registers
cr15	i810/i810.h	/^	u8 cr15, cr16, cr17, cr80, gr10;$/;"	m	struct:state_registers
cr16	i810/i810.h	/^	u8 cr13, cr15, cr16, cr30;$/;"	m	struct:mode_registers
cr16	i810/i810.h	/^	u8 cr15, cr16, cr17, cr80, gr10;$/;"	m	struct:state_registers
cr17	i810/i810.h	/^	u8 cr15, cr16, cr17, cr80, gr10;$/;"	m	struct:state_registers
cr30	i810/i810.h	/^	u8 cr13, cr15, cr16, cr30;$/;"	m	struct:mode_registers
cr30	i810/i810.h	/^	u8 cr30, cr31, cr32, cr33, cr35;$/;"	m	struct:state_registers
cr31	i810/i810.h	/^	u8 cr30, cr31, cr32, cr33, cr35;$/;"	m	struct:state_registers
cr31	i810/i810.h	/^	u8 cr31, cr32, cr33, cr35, cr39;$/;"	m	struct:mode_registers
cr32	i810/i810.h	/^	u8 cr30, cr31, cr32, cr33, cr35;$/;"	m	struct:state_registers
cr32	i810/i810.h	/^	u8 cr31, cr32, cr33, cr35, cr39;$/;"	m	struct:mode_registers
cr33	i810/i810.h	/^	u8 cr30, cr31, cr32, cr33, cr35;$/;"	m	struct:state_registers
cr33	i810/i810.h	/^	u8 cr31, cr32, cr33, cr35, cr39;$/;"	m	struct:mode_registers
cr35	i810/i810.h	/^	u8 cr30, cr31, cr32, cr33, cr35;$/;"	m	struct:state_registers
cr35	i810/i810.h	/^	u8 cr31, cr32, cr33, cr35, cr39;$/;"	m	struct:mode_registers
cr39	i810/i810.h	/^	u8 cr31, cr32, cr33, cr35, cr39;$/;"	m	struct:mode_registers
cr39	i810/i810.h	/^	u8 cr39, cr41, cr70, sr01, msr;$/;"	m	struct:state_registers
cr41	i810/i810.h	/^	u8 cr39, cr41, cr70, sr01, msr;$/;"	m	struct:state_registers
cr70	i810/i810.h	/^	u8 cr39, cr41, cr70, sr01, msr;$/;"	m	struct:state_registers
cr80	i810/i810.h	/^	u8 cr15, cr16, cr17, cr80, gr10;$/;"	m	struct:state_registers
cr_backlight_device	backlight/cr_bllcd.c	/^	struct backlight_device *cr_backlight_device;$/;"	m	struct:cr_panel	typeref:struct:cr_panel::backlight_device	file:
cr_backlight_driver	backlight/cr_bllcd.c	/^static struct platform_driver cr_backlight_driver = {$/;"	v	typeref:struct:platform_driver	file:
cr_backlight_exit	backlight/cr_bllcd.c	/^module_exit(cr_backlight_exit);$/;"	v
cr_backlight_exit	backlight/cr_bllcd.c	/^static void __exit cr_backlight_exit(void)$/;"	f	file:
cr_backlight_get_intensity	backlight/cr_bllcd.c	/^static int cr_backlight_get_intensity(struct backlight_device *bd)$/;"	f	file:
cr_backlight_init	backlight/cr_bllcd.c	/^module_init(cr_backlight_init);$/;"	v
cr_backlight_init	backlight/cr_bllcd.c	/^static int __init cr_backlight_init(void)$/;"	f	file:
cr_backlight_ops	backlight/cr_bllcd.c	/^static struct backlight_ops cr_backlight_ops = {$/;"	v	typeref:struct:backlight_ops	file:
cr_backlight_probe	backlight/cr_bllcd.c	/^static int cr_backlight_probe(struct platform_device *pdev)$/;"	f	file:
cr_backlight_remove	backlight/cr_bllcd.c	/^static int cr_backlight_remove(struct platform_device *pdev)$/;"	f	file:
cr_backlight_set_intensity	backlight/cr_bllcd.c	/^static int cr_backlight_set_intensity(struct backlight_device *bd)$/;"	f	file:
cr_lcd_device	backlight/cr_bllcd.c	/^	struct lcd_device *cr_lcd_device;$/;"	m	struct:cr_panel	typeref:struct:cr_panel::lcd_device	file:
cr_lcd_ops	backlight/cr_bllcd.c	/^static struct lcd_ops cr_lcd_ops = {$/;"	v	typeref:struct:lcd_ops	file:
cr_lcd_set_power	backlight/cr_bllcd.c	/^static int cr_lcd_set_power(struct lcd_device *ld, int power)$/;"	f	file:
cr_panel	backlight/cr_bllcd.c	/^struct cr_panel {$/;"	s	file:
cr_panel_off	backlight/cr_bllcd.c	/^static void cr_panel_off(void)$/;"	f	file:
cr_panel_on	backlight/cr_bllcd.c	/^static void cr_panel_on(void)$/;"	f	file:
cr_pll_exit	vermilion/cr_pll.c	/^module_exit(cr_pll_exit);$/;"	v
cr_pll_exit	vermilion/cr_pll.c	/^static void __exit cr_pll_exit(void)$/;"	f	file:
cr_pll_init	vermilion/cr_pll.c	/^module_init(cr_pll_init);$/;"	v
cr_pll_init	vermilion/cr_pll.c	/^static int __init cr_pll_init(void)$/;"	f	file:
cr_pll_ops	vermilion/cr_pll.c	/^static struct vml_sys cr_pll_ops = {$/;"	v	typeref:struct:vml_sys	file:
create_req_list	omap/blizzard.c	/^static void create_req_list(int plane_idx,$/;"	f	file:
create_req_list	omap/hwa742.c	/^static void create_req_list(struct omapfb_update_window *win,$/;"	f	file:
cross4MB	matrox/matroxfb_base.c	/^static int cross4MB = -1;		\/* "matrox:cross4MB" *\/$/;"	v	file:
cross4MB	matrox/matroxfb_base.h	/^		int		cross4MB;$/;"	m	struct:matrox_fb_info::__anon18
crp	backlight/cr_bllcd.c	/^static struct platform_device *crp;$/;"	v	typeref:struct:platform_device	file:
crsr	amifb.c	/^	} crsr;$/;"	m	struct:amifb_par	typeref:struct:amifb_par::__anon128	file:
crsr	controlfb.h	/^	unsigned char crsr;	\/* cursor palette *\/$/;"	m	struct:cmap_regs
crsr_color1	amifb.c	/^	__u16 crsr_color1;		\/* colormap entry for cursor color1 *\/$/;"	m	struct:fb_fix_cursorinfo	file:
crsr_color2	amifb.c	/^	__u16 crsr_color2;		\/* colormap entry for cursor color2 *\/$/;"	m	struct:fb_fix_cursorinfo	file:
crsr_height	amifb.c	/^	__u16 crsr_height;		\/* pixels (zero if no cursor)	*\/$/;"	m	struct:fb_fix_cursorinfo	file:
crsr_width	amifb.c	/^	__u16 crsr_width;		\/* width and height of the cursor in *\/$/;"	m	struct:fb_fix_cursorinfo	file:
crsr_x	amifb.c	/^		short crsr_x;	\/* movecursor *\/$/;"	m	struct:amifb_par::__anon128	file:
crsr_xsize	amifb.c	/^	__u16 crsr_xsize;		\/* cursor size in display pixels *\/$/;"	m	struct:fb_fix_cursorinfo	file:
crsr_y	amifb.c	/^		short crsr_y;	\/* movecursor *\/$/;"	m	struct:amifb_par::__anon128	file:
crsr_ysize	amifb.c	/^	__u16 crsr_ysize;$/;"	m	struct:fb_fix_cursorinfo	file:
crt	tridentfb.c	/^static int crt;$/;"	v	file:
crt1off	sis/sis_main.c	/^static unsigned int	crt1off = 1;$/;"	v	file:
crt_config	sticore.h	/^	u32 crt_config[3];	\/* hardware specific X11\/OGL information *\/	$/;"	m	struct:sti_conf_outptr_ext
crt_enable	s1d13xxxfb.c	/^crt_enable(struct s1d13xxxfb_par *par, int enable)$/;"	f	file:
crt_hdw	sticore.h	/^	u32 crt_hdw[3];$/;"	m	struct:sti_conf_outptr_ext
crt_inb	tdfxfb.c	/^static inline u8 crt_inb(struct tdfx_par *par, u32 idx)$/;"	f	file:
crt_on	aty/aty128fb.c	/^	int crt_on, lcd_on;$/;"	m	struct:aty128fb_par	file:
crt_option	geode/gx1fb_core.c	/^static int  crt_option = 1;$/;"	v	file:
crt_outb	tdfxfb.c	/^static inline void crt_outb(struct tdfx_par *par, u32 idx, u8 val)$/;"	f	file:
crtc	aty/aty128fb.c	/^	struct aty128_crtc crtc;$/;"	m	struct:aty128fb_par	typeref:struct:aty128fb_par::aty128_crtc	file:
crtc	aty/atyfb.h	/^	struct crtc crtc;$/;"	m	struct:atyfb_par	typeref:struct:atyfb_par::crtc
crtc	aty/atyfb.h	/^struct crtc {$/;"	s
crtc	cyber2000fb.c	/^	u_char	crtc[19];$/;"	m	struct:par_info	file:
crtc	matrox/matroxfb_base.h	/^	unsigned int crtc;$/;"	m	struct:my_timming
crtc	nvidia/nv_type.h	/^	u8 crtc[NUM_CRT_REGS];$/;"	m	struct:_riva_hw_state
crtc	riva/rivafb.h	/^	u8 crtc[NUM_CRT_REGS];$/;"	m	struct:riva_regs
crtc	vga16fb.c	/^	u8 crtc[VGA_CRT_C];$/;"	m	struct:vga16fb_par	file:
crtc	vgastate.c	/^	__u8 *crtc;$/;"	m	struct:regstate	file:
crtc1	matrox/matroxfb_base.h	/^			      } crtc1;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon9
crtc2	matrox/matroxfb_base.h	/^			      } crtc2;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon10
crtc2	matrox/matroxfb_base.h	/^		int		crtc2;$/;"	m	struct:matrox_fb_info::__anon20
crtc2	matrox/matroxfb_base.h	/^	struct matrox_crtc2	crtc2;$/;"	m	struct:matrox_hw_state	typeref:struct:matrox_hw_state::matrox_crtc2
crtc2	matrox/matroxfb_crtc2.c	/^static struct matroxfb_driver crtc2 = {$/;"	v	typeref:struct:matroxfb_driver	file:
crtc2_gen_cntl	aty/radeonfb.h	/^	u32		crtc2_gen_cntl;$/;"	m	struct:radeon_regs
crtc2_h_sync_strt_wid	aty/radeonfb.h	/^	u32		crtc2_h_sync_strt_wid;$/;"	m	struct:radeon_regs
crtc2_h_total_disp	aty/radeonfb.h	/^	u32		crtc2_h_total_disp;$/;"	m	struct:radeon_regs
crtc2_offset	aty/radeonfb.h	/^	u32		crtc2_offset;$/;"	m	struct:radeon_regs
crtc2_offset_cntl	aty/radeonfb.h	/^	u32		crtc2_offset_cntl;$/;"	m	struct:radeon_regs
crtc2_pitch	aty/radeonfb.h	/^	u32		crtc2_pitch;$/;"	m	struct:radeon_regs
crtc2_v_sync_strt_wid	aty/radeonfb.h	/^	u32		crtc2_v_sync_strt_wid;$/;"	m	struct:radeon_regs
crtc2_v_total_disp	aty/radeonfb.h	/^	u32		crtc2_v_total_disp;$/;"	m	struct:radeon_regs
crtcOwner	nvidia/nv_type.h	/^	u32 crtcOwner;$/;"	m	struct:_riva_hw_state
crtcOwner	riva/riva_hw.h	/^    U032 crtcOwner;$/;"	m	struct:_riva_hw_state
crtcSync	nvidia/nv_type.h	/^	u32 crtcSync;$/;"	m	struct:_riva_hw_state
crtcSync_read	nvidia/nv_type.h	/^	u32 crtcSync_read;$/;"	m	struct:nvidia_par
crtc_ext_cntl	aty/radeonfb.h	/^	u32		crtc_ext_cntl;$/;"	m	struct:radeon_regs
crtc_gen_cntl	aty/radeonfb.h	/^	u32		crtc_gen_cntl;$/;"	m	struct:radeon_regs
crtc_h_sync_strt_wid	aty/radeonfb.h	/^	u32		crtc_h_sync_strt_wid;$/;"	m	struct:radeon_regs
crtc_h_total	w100fb.h	/^	u32 crtc_h_total : 10;$/;"	m	struct:crtc_total_t
crtc_h_total_disp	aty/radeonfb.h	/^	u32		crtc_h_total_disp;$/;"	m	struct:radeon_regs
crtc_idx	cyber2000fb.c	/^static const u_char crtc_idx[] = {$/;"	v	file:
crtc_more_cntl	aty/radeonfb.h	/^	u32		crtc_more_cntl;$/;"	m	struct:radeon_regs
crtc_offset	aty/radeonfb.h	/^	u32		crtc_offset;$/;"	m	struct:radeon_regs
crtc_offset_cntl	aty/radeonfb.h	/^	u32		crtc_offset_cntl;$/;"	m	struct:radeon_regs
crtc_ofl	cyber2000fb.c	/^	u_char	crtc_ofl;$/;"	m	struct:par_info	file:
crtc_pitch	aty/radeonfb.h	/^	u32		crtc_pitch;$/;"	m	struct:radeon_regs
crtc_ss_t	w100fb.h	/^struct crtc_ss_t {$/;"	s
crtc_ss_u	w100fb.h	/^union crtc_ss_u {$/;"	u
crtc_total_t	w100fb.h	/^struct crtc_total_t {$/;"	s
crtc_total_u	w100fb.h	/^union crtc_total_u {$/;"	u
crtc_unlock	tridentfb.c	582;"	d	file:
crtc_v_sync_strt_wid	aty/radeonfb.h	/^	u32		crtc_v_sync_strt_wid;$/;"	m	struct:radeon_regs
crtc_v_total	w100fb.h	/^	u32 crtc_v_total : 10;$/;"	m	struct:crtc_total_t
crtc_v_total_disp	aty/radeonfb.h	/^	u32		crtc_v_total_disp;$/;"	m	struct:radeon_regs
crtonly	savage/savagefb.h	/^	int crtonly;$/;"	m	struct:savagefb_par
crvml-objs	vermilion/Makefile	/^crvml-objs := cr_pll.o$/;"	m
crvml_clock_bits	vermilion/cr_pll.c	/^static const u32 crvml_clock_bits[] = {$/;"	v	file:
crvml_clocks	vermilion/cr_pll.c	/^static const unsigned crvml_clocks[] = {$/;"	v	file:
crvml_nearest_clock	vermilion/cr_pll.c	/^static int crvml_nearest_clock(const struct vml_sys *sys, int clock)$/;"	f	file:
crvml_nearest_index	vermilion/cr_pll.c	/^static int crvml_nearest_index(const struct vml_sys *sys, int clock)$/;"	f	file:
crvml_num_clocks	vermilion/cr_pll.c	/^static const unsigned crvml_num_clocks = ARRAY_SIZE(crvml_clocks);$/;"	v	file:
crvml_set_clock	vermilion/cr_pll.c	/^static int crvml_set_clock(struct vml_sys *sys, int clock)$/;"	f	file:
crvml_sys_restore	vermilion/cr_pll.c	/^static int crvml_sys_restore(struct vml_sys *sys)$/;"	f	file:
crvml_sys_save	vermilion/cr_pll.c	/^static int crvml_sys_save(struct vml_sys *sys)$/;"	f	file:
cs5530_blank_display	geode/video_cs5530.c	/^static int cs5530_blank_display(struct fb_info *info, int blank_mode)$/;"	f	file:
cs5530_configure_display	geode/video_cs5530.c	/^static void cs5530_configure_display(struct fb_info *info)$/;"	f	file:
cs5530_pll_entry	geode/video_cs5530.c	/^struct cs5530_pll_entry {$/;"	s	file:
cs5530_pll_table	geode/video_cs5530.c	/^static const struct cs5530_pll_entry cs5530_pll_table[] = {$/;"	v	typeref:struct:cs5530_pll_entry	file:
cs5530_set_dclk_frequency	geode/video_cs5530.c	/^static void cs5530_set_dclk_frequency(struct fb_info *info)$/;"	f	file:
cs5530_vid_ops	geode/video_cs5530.c	/^struct geode_vid_ops cs5530_vid_ops = {$/;"	v	typeref:struct:geode_vid_ops
csc	cg14.c	/^	u16 csc;	\/* Composite Sync Clear *\/$/;"	m	struct:cg14_regs	file:
csc	jz4750_ipu.h	/^	struct YuvCsc*		csc;$/;"	m	struct:ipu_img_param_t	typeref:struct:ipu_img_param_t::YuvCsc
csc0	jz4750_ipu.h	/^	unsigned int csc0;				\/\/	0x400			0x4A8$/;"	m	struct:YuvCsc
csc1	jz4750_ipu.h	/^	unsigned int csc1;              \/\/	0x59C   		0x662$/;"	m	struct:YuvCsc
csc2	jz4750_ipu.h	/^	unsigned int csc2;              \/\/	0x161   		0x191$/;"	m	struct:YuvCsc
csc3	jz4750_ipu.h	/^	unsigned int csc3;              \/\/	0x2DC   		0x341$/;"	m	struct:YuvCsc
csc4	jz4750_ipu.h	/^	unsigned int csc4;              \/\/	0x718   		0x811$/;"	m	struct:YuvCsc
csc_cmap_regs	macfb.c	/^} *csc_cmap_regs;$/;"	v	typeref:struct:__anon95	file:
csc_setpalette	macfb.c	/^static int csc_setpalette (unsigned int regno, unsigned int red,$/;"	f	file:
cslut	arcfb.c	/^	unsigned char cslut[9];$/;"	m	struct:arcfb_par	file:
csr	leo.c	/^	u32	csr;$/;"	m	struct:leo_lc_ss0_usr	file:
csr	leo.c	/^	u32	csr;$/;"	m	struct:leo_ld	file:
ct	aty/atyfb.h	/^	struct pll_ct ct;$/;"	m	union:aty_pll	typeref:struct:aty_pll::pll_ct
ctl	hecubafb.c	/^	unsigned char ctl;$/;"	m	struct:hecubafb_par	file:
ctl	matrox/matroxfb_base.h	/^	u_int32_t ctl;$/;"	m	struct:matrox_crtc2
ctrl	9331/jz4750_lcd.h	/^	unsigned int ctrl;	\/* lcd controll register *\/$/;"	m	struct:jz4750lcd_panel_t
ctrl	controlfb.c	/^	unsigned char ctrl;$/;"	m	struct:fb_par_control	file:
ctrl	controlfb.h	/^	struct preg ctrl;	\/* display control *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
ctrl	jz4750_lcd.h	/^	unsigned int ctrl;	\/* lcd controll register *\/$/;"	m	struct:jz4750lcd_panel_t
ctrl	jz4750_tve.h	/^	unsigned int ctrl;$/;"	m	struct:jz4750tve_info
ctrl	l009_bak/jz4750_lcd.h	/^	unsigned int ctrl;	\/* lcd controll register *\/$/;"	m	struct:jz4750lcd_panel_t
ctrl	l009_bak/jz4750_tve.h	/^	unsigned int ctrl;$/;"	m	struct:jz4750tve_info
ctrl_attr_grp	omap/omapfb_main.c	/^static struct attribute_group ctrl_attr_grp = {$/;"	v	typeref:struct:attribute_group	file:
ctrl_attrs	omap/omapfb_main.c	/^static struct attribute *ctrl_attrs[] = {$/;"	v	typeref:struct:attribute	file:
ctrl_base	riva/rivafb.h	/^	u8 __iomem *ctrl_base;	\/* virtual control register base addr *\/$/;"	m	struct:riva_par
ctrl_caps	omap/omapfb_main.c	/^static struct caps_table_struct ctrl_caps[] = {$/;"	v	typeref:struct:caps_table_struct	file:
ctrl_change_mode	omap/omapfb_main.c	/^static int ctrl_change_mode(struct fb_info *fbi)$/;"	f	file:
ctrl_cleanup	omap/omapfb_main.c	/^static void ctrl_cleanup(struct omapfb_device *fbdev)$/;"	f	file:
ctrl_init	omap/omapfb_main.c	/^static int ctrl_init(struct omapfb_device *fbdev)$/;"	f	file:
ctrlr_sem	pxafb.h	/^	struct semaphore	ctrlr_sem;$/;"	m	struct:pxafb_info	typeref:struct:pxafb_info::semaphore
ctrlr_sem	sa1100fb.h	/^	struct semaphore	ctrlr_sem;$/;"	m	struct:sa1100fb_info	typeref:struct:sa1100fb_info::semaphore
ctrlr_wait	pxafb.h	/^	wait_queue_head_t	ctrlr_wait;$/;"	m	struct:pxafb_info
ctrlr_wait	sa1100fb.h	/^	wait_queue_head_t	ctrlr_wait;$/;"	m	struct:sa1100fb_info
ctrls	omap/omapfb_main.c	/^static struct lcd_ctrl *ctrls[] = {$/;"	v	typeref:struct:lcd_ctrl	file:
cur	riva/riva_hw.c	/^  char cur;$/;"	m	struct:__anon81	file:
curDSTN	sis/sis.h	/^	u32		curFSTN, curDSTN;$/;"	m	struct:sis_video_info
curFSTN	sis/sis.h	/^	u32		curFSTN, curDSTN;$/;"	m	struct:sis_video_info
cur_blank_mode	vermilion/vermilion.h	/^	int cur_blank_mode;$/;"	m	struct:vml_info
cur_cursxy	leo.c	/^	u32	cur_cursxy;$/;"	m	struct:leo_cursor	file:
cur_data	leo.c	/^	u32	cur_data;$/;"	m	struct:leo_cursor	file:
cur_misc	leo.c	/^	u32	cur_misc;$/;"	m	struct:leo_cursor	file:
cur_rotate	console/fbcon.h	/^	int    cur_rotate;$/;"	m	struct:fbcon_ops
cur_state	i810/i810.h	/^	u32 cur_state;$/;"	m	struct:i810fb_par
cur_tail	i810/i810.h	/^	u32 cur_tail;$/;"	m	struct:i810fb_par
cur_type	leo.c	/^	u32	cur_type;$/;"	m	struct:leo_cursor	file:
curr	matrox/matroxfb_base.h	/^	struct matroxfb_par	curr;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::matroxfb_par
curr_mon	sticore.h	/^	 u8 curr_mon;			\/* current monitor configured *\/$/;"	m	struct:sti_glob_cfg_ext
curr_ydstorg	matrox/matroxfb_accel.c	84;"	d	file:
currcon	9331/jz4750_lcd.c	/^	signed int		currcon;$/;"	m	struct:lcd_cfb_info	file:
currcon	console/fbcon.h	/^        int    currcon;	                \/* Current VC. *\/$/;"	m	struct:fbcon_ops
currcon	jz4740_slcd.c	/^	signed int		currcon;$/;"	m	struct:lcd_cfb_info	file:
currcon	jz4750_lcd.c	/^	signed int		currcon;$/;"	m	struct:lcd_cfb_info	file:
currcon	jzlcd.c	/^	signed int		currcon;$/;"	m	struct:lcd_cfb_info	file:
currcon	l009_bak/jz4750_lcd.c	/^	signed int		currcon;$/;"	m	struct:lcd_cfb_info	file:
currcon	pmag-aa-fb.c	/^static int currcon = -1;$/;"	v	file:
currentRop	nvidia/nv_type.h	/^	u32 currentRop;$/;"	m	struct:nvidia_par
current_base	sis/sis.h	/^	unsigned int	current_base;$/;"	m	struct:sis_video_info
current_bpp	sis/sis.h	/^	int		current_bpp;$/;"	m	struct:sis_video_info
current_height	sis/sis.h	/^	int		current_height;$/;"	m	struct:sis_video_info
current_htotal	sis/sis.h	/^	int		current_htotal;$/;"	m	struct:sis_video_info
current_intensity	backlight/hp680_bl.c	/^static int current_intensity = 0;$/;"	v	file:
current_intensity	backlight/locomolcd.c	/^static int current_intensity;$/;"	v	file:
current_linelength	sis/sis.h	/^	int		current_linelength;$/;"	m	struct:sis_video_info
current_par	acornfb.c	/^static struct acornfb_par current_par;$/;"	v	typeref:struct:acornfb_par	file:
current_par	atafb.c	/^} current_par;$/;"	v	typeref:struct:atafb_par	file:
current_par	pmag-aa-fb.c	/^} current_par;$/;"	v	typeref:struct:aafb_par	file:
current_par	skeletonfb.c	/^static struct xxx_par __initdata current_par;$/;"	v	typeref:struct:__initdata	file:
current_par_valid	atafb.c	/^static int current_par_valid;$/;"	v	file:
current_pixclock	sis/sis.h	/^	__u32		current_pixclock;$/;"	m	struct:sis_video_info
current_refresh_rate	sis/sis.h	/^	int		current_refresh_rate;$/;"	m	struct:sis_video_info
current_state	riva/rivafb.h	/^	struct riva_regs current_state;$/;"	m	struct:riva_par	typeref:struct:riva_par::riva_regs
current_vidc	acornfb.c	/^static struct vidc_timing current_vidc;$/;"	v	typeref:struct:vidc_timing	file:
current_vtotal	sis/sis.h	/^	int		current_vtotal;$/;"	m	struct:sis_video_info
current_width	sis/sis.h	/^	int		current_width;$/;"	m	struct:sis_video_info
currentcop	amifb.c	/^static u_short currentcop = 0;$/;"	v	file:
currentmode	cirrusfb.c	/^	struct cirrusfb_regs currentmode;$/;"	m	struct:cirrusfb_info	typeref:struct:cirrusfb_info::cirrusfb_regs	file:
currentpar	amifb.c	/^} currentpar;$/;"	v	typeref:struct:amifb_par	file:
currentpar	pvr2fb.c	/^} *currentpar;$/;"	v	typeref:struct:pvr2fb_par	file:
currentvbflags	sis/sis.h	/^	u32		currentvbflags;$/;"	m	struct:sis_video_info
cursor	bw2.c	/^	u32 cursor;$/;"	m	struct:bt_regs	file:
cursor	cg14.c	/^	struct cg14_cursor	__iomem *cursor;$/;"	m	struct:cg14_par	typeref:struct:cg14_par::__iomem	file:
cursor	cg3.c	/^	u32 cursor;$/;"	m	struct:bt_regs	file:
cursor	cg6.c	/^	u32	cursor;$/;"	m	struct:bt_regs	file:
cursor	console/fbcon.h	/^	void (*cursor)(struct vc_data *vc, struct fb_info *info, int mode,$/;"	m	struct:fbcon_ops
cursor	intelfb/intelfb.h	/^	struct intelfb_heap_data cursor;$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::intelfb_heap_data
cursor	leo.c	/^	struct leo_cursor	__iomem *cursor;$/;"	m	struct:leo_par	typeref:struct:leo_par::__iomem	file:
cursor	pmag-aa-fb.c	/^	struct aafb_cursor cursor;$/;"	m	struct:aafb_info	typeref:struct:aafb_info::aafb_cursor	file:
cursor	sm501fb.c	/^	struct sm501_mem	 cursor;$/;"	m	struct:sm501fb_par	typeref:struct:sm501fb_par::sm501_mem	file:
cursor	tcx.c	/^	u32 cursor;$/;"	m	struct:bt_regs	file:
cursor0	nvidia/nv_type.h	/^	u32 cursor0;$/;"	m	struct:_riva_hw_state
cursor0	riva/riva_hw.h	/^    U032 cursor0;$/;"	m	struct:_riva_hw_state
cursor1	nvidia/nv_type.h	/^	u32 cursor1;$/;"	m	struct:_riva_hw_state
cursor1	riva/riva_hw.h	/^    U032 cursor1;$/;"	m	struct:_riva_hw_state
cursor2	nvidia/nv_type.h	/^	u32 cursor2;$/;"	m	struct:_riva_hw_state
cursor2	riva/riva_hw.h	/^    U032 cursor2;$/;"	m	struct:_riva_hw_state
cursorConfig	nvidia/nv_type.h	/^	u32 cursorConfig;$/;"	m	struct:_riva_hw_state
cursorConfig	riva/riva_hw.h	/^    U032 cursorConfig;	$/;"	m	struct:_riva_hw_state
cursor_a_base	intelfb/intelfb.h	/^	u32 cursor_a_base;$/;"	m	struct:intelfb_hwstate
cursor_a_control	intelfb/intelfb.h	/^	u32 cursor_a_control;$/;"	m	struct:intelfb_hwstate
cursor_a_palette	intelfb/intelfb.h	/^	u32 cursor_a_palette[4];$/;"	m	struct:intelfb_hwstate
cursor_b_base	intelfb/intelfb.h	/^	u32 cursor_b_base;$/;"	m	struct:intelfb_hwstate
cursor_b_control	intelfb/intelfb.h	/^	u32 cursor_b_control;$/;"	m	struct:intelfb_hwstate
cursor_b_palette	intelfb/intelfb.h	/^	u32 cursor_b_palette[4];$/;"	m	struct:intelfb_hwstate
cursor_bits_lookup	aty/mach64_cursor.c	/^static const u8 cursor_bits_lookup[16] = {$/;"	v	file:
cursor_bits_lookup	pm2fb.c	/^static const u8 cursor_bits_lookup[16] = {$/;"	v	file:
cursor_bits_lookup	pm3fb.c	/^static const u8 cursor_bits_lookup[16] = {$/;"	v	file:
cursor_blanked	intelfb/intelfb.h	/^	int cursor_blanked;$/;"	m	struct:intelfb_info
cursor_blink_rate	console/fbcon.c	/^static int cursor_blink_rate;$/;"	v	file:
cursor_data	console/fbcon.h	/^	char  *cursor_data;$/;"	m	struct:fbcon_ops
cursor_drawn	console/sticon.c	/^static int cursor_drawn;$/;"	v	file:
cursor_end	bw2.c	/^	u8	cursor_end;$/;"	m	struct:bw2_regs	file:
cursor_end	cg3.c	/^	u8	cursor_end;$/;"	m	struct:cg3_regs	file:
cursor_flash	console/fbcon.h	/^	int    cursor_flash;$/;"	m	struct:fbcon_ops
cursor_heap	i810/i810.h	/^	struct heap_data         cursor_heap;$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::heap_data
cursor_on	intelfb/intelfb.h	/^	int cursor_on;$/;"	m	struct:intelfb_info
cursor_pipeline_delay	stifb.c	/^	__s16	cursor_pipeline_delay;$/;"	m	struct:__anon112	file:
cursor_regs	sm501fb.c	/^	void __iomem		*cursor_regs;$/;"	m	struct:sm501fb_par	file:
cursor_reset	console/fbcon.h	/^	int    cursor_reset;$/;"	m	struct:fbcon_ops
cursor_reset	nvidia/nv_type.h	/^	int cursor_reset;$/;"	m	struct:nvidia_par
cursor_reset	riva/rivafb.h	/^	int cursor_reset;$/;"	m	struct:riva_par
cursor_shape	console/fbcon.h	/^    int cursor_shape;$/;"	m	struct:display
cursor_size	console/fbcon.h	/^	u32    cursor_size;$/;"	m	struct:fbcon_ops
cursor_size	intelfb/intelfb.h	/^	u32 cursor_size;$/;"	m	struct:intelfb_hwstate
cursor_size_lastfrom	console/vgacon.c	/^static int cursor_size_lastfrom;$/;"	v	file:
cursor_size_lastto	console/vgacon.c	/^static int cursor_size_lastto;$/;"	v	file:
cursor_src	console/fbcon.h	/^	u8    *cursor_src;$/;"	m	struct:fbcon_ops
cursor_src	intelfb/intelfb.h	/^	u8  cursor_src[64];$/;"	m	struct:intelfb_info
cursor_start	bw2.c	/^	u8	cursor_start;$/;"	m	struct:bw2_regs	file:
cursor_start	cg3.c	/^	u8	cursor_start;$/;"	m	struct:cg3_regs	file:
cursor_state	console/fbcon.h	/^	struct fb_cursor cursor_state;$/;"	m	struct:fbcon_ops	typeref:struct:fbcon_ops::fb_cursor
cursor_timer	console/fbcon.h	/^	struct timer_list cursor_timer; \/* Cursor timer *\/$/;"	m	struct:fbcon_ops	typeref:struct:fbcon_ops::timer_list
cursor_timer_handler	console/fbcon.c	/^static void cursor_timer_handler(unsigned long dev_addr)$/;"	f	file:
cursor_undrawn	console/sticon.c	/^static inline void cursor_undrawn(void)$/;"	f	file:
cursorcolor0	au1200fb.h	/^		volatile uint32	cursorcolor0;$/;"	m	struct:au1200_lcd::__anon132
cursorcolor0	au1200fb.h	/^		volatile uint32	cursorcolor0;$/;"	m	struct:au1200_lcd::__anon134
cursorcolor1	au1200fb.h	/^		volatile uint32	cursorcolor1;$/;"	m	struct:au1200_lcd::__anon132
cursorcolor1	au1200fb.h	/^		volatile uint32	cursorcolor1;$/;"	m	struct:au1200_lcd::__anon134
cursorcolor2	au1200fb.h	/^		volatile uint32	cursorcolor2;$/;"	m	struct:au1200_lcd::__anon132
cursorcolor2	au1200fb.h	/^		volatile uint32	cursorcolor2;$/;"	m	struct:au1200_lcd::__anon134
cursorcolor3	au1200fb.h	/^		uint32	cursorcolor3;$/;"	m	struct:au1200_lcd::__anon132
cursorcolor3	au1200fb.h	/^		uint32	cursorcolor3;$/;"	m	struct:au1200_lcd::__anon134
cursorctrl	au1200fb.h	/^		volatile uint32	cursorctrl;$/;"	m	struct:au1200_lcd::__anon132
cursorctrl	au1200fb.h	/^		volatile uint32	cursorctrl;$/;"	m	struct:au1200_lcd::__anon134
cursormode	amifb.c	/^static u_short cursormode = FB_CURSOR_OFF;$/;"	v	file:
cursorpattern	au1200fb.h	/^	volatile uint8	cursorpattern[256];$/;"	m	struct:au1200_lcd
cursorpos	au1200fb.h	/^		volatile uint32	cursorpos;$/;"	m	struct:au1200_lcd::__anon132
cursorpos	au1200fb.h	/^		volatile uint32	cursorpos;$/;"	m	struct:au1200_lcd::__anon134
cursorrate	amifb.c	/^static int cursorrate = 20;	\/* Number of frames\/flash toggle *\/$/;"	v	file:
cursorstate	amifb.c	/^static u_short cursorstate = -1;$/;"	v	file:
cursx	cg14.c	/^	u16 cursx;	\/* Cursor x,y position *\/$/;"	m	struct:cg14_cursor	file:
cursy	cg14.c	/^	u16 cursy;	\/* Cursor x,y position *\/$/;"	m	struct:cg14_cursor	file:
custom	amifb.c	591;"	d	file:
cve2_get_reg	matrox/matroxfb_g450.c	/^static int cve2_get_reg(WPMINFO int reg) {$/;"	f	file:
cve2_init_TV	matrox/matroxfb_g450.c	/^static void cve2_init_TV(WPMINFO const struct mavenregs* m) {$/;"	f	file:
cve2_init_TVdata	matrox/matroxfb_g450.c	/^static void cve2_init_TVdata(int norm, struct mavenregs* data, const struct output_desc** outd) {$/;"	f	file:
cve2_set_reg	matrox/matroxfb_g450.c	/^static void cve2_set_reg(WPMINFO int reg, int val) {$/;"	f	file:
cve2_set_reg10	matrox/matroxfb_g450.c	/^static void cve2_set_reg10(WPMINFO int reg, int val) {$/;"	f	file:
cw_bmove	console/fbcon_cw.c	/^static void cw_bmove(struct vc_data *vc, struct fb_info *info, int sy,$/;"	f	file:
cw_clear	console/fbcon_cw.c	/^static void cw_clear(struct vc_data *vc, struct fb_info *info, int sy,$/;"	f	file:
cw_clear_margins	console/fbcon_cw.c	/^static void cw_clear_margins(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
cw_cursor	console/fbcon_cw.c	/^static void cw_cursor(struct vc_data *vc, struct fb_info *info, int mode,$/;"	f	file:
cw_putcs	console/fbcon_cw.c	/^static void cw_putcs(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
cw_putcs_aligned	console/fbcon_cw.c	/^static inline void cw_putcs_aligned(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
cw_update_attr	console/fbcon_cw.c	/^static inline void cw_update_attr(u8 *dst, u8 *src, int attribute,$/;"	f	file:
cw_update_start	console/fbcon_cw.c	/^static int cw_update_start(struct fb_info *info)$/;"	f	file:
cyber2000_attrw	cyber2000fb.c	/^cyber2000_attrw(unsigned int reg, unsigned int val, struct cfb_info *cfb)$/;"	f	file:
cyber2000_crtcw	cyber2000fb.c	/^cyber2000_crtcw(unsigned int reg, unsigned int val, struct cfb_info *cfb)$/;"	f	file:
cyber2000_grphr	cyber2000fb.c	/^cyber2000_grphr(unsigned int reg, struct cfb_info *cfb)$/;"	f	file:
cyber2000_grphw	cyber2000fb.c	/^cyber2000_grphw(unsigned int reg, unsigned int val, struct cfb_info *cfb)$/;"	f	file:
cyber2000_seqw	cyber2000fb.c	/^cyber2000_seqw(unsigned int reg, unsigned int val, struct cfb_info *cfb)$/;"	f	file:
cyber2000fb_attach	cyber2000fb.c	/^EXPORT_SYMBOL(cyber2000fb_attach);$/;"	v
cyber2000fb_attach	cyber2000fb.c	/^int cyber2000fb_attach(struct cyberpro_info *info, int idx)$/;"	f
cyber2000fb_blank	cyber2000fb.c	/^static int cyber2000fb_blank(int blank, struct fb_info *info)$/;"	f	file:
cyber2000fb_check_var	cyber2000fb.c	/^cyber2000fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
cyber2000fb_copyarea	cyber2000fb.c	/^cyber2000fb_copyarea(struct fb_info *info, const struct fb_copyarea *region)$/;"	f	file:
cyber2000fb_decode_clock	cyber2000fb.c	/^cyber2000fb_decode_clock(struct par_info *hw, struct cfb_info *cfb,$/;"	f	file:
cyber2000fb_decode_crtc	cyber2000fb.c	/^cyber2000fb_decode_crtc(struct par_info *hw, struct cfb_info *cfb,$/;"	f	file:
cyber2000fb_default_mode	cyber2000fb.c	/^static struct fb_videomode __devinitdata cyber2000fb_default_mode = {$/;"	v	typeref:struct:__devinitdata	file:
cyber2000fb_detach	cyber2000fb.c	/^EXPORT_SYMBOL(cyber2000fb_detach);$/;"	v
cyber2000fb_detach	cyber2000fb.c	/^void cyber2000fb_detach(int idx)$/;"	f
cyber2000fb_disable_extregs	cyber2000fb.c	/^EXPORT_SYMBOL(cyber2000fb_disable_extregs);$/;"	v
cyber2000fb_disable_extregs	cyber2000fb.c	/^void cyber2000fb_disable_extregs(struct cfb_info *cfb)$/;"	f
cyber2000fb_enable_extregs	cyber2000fb.c	/^EXPORT_SYMBOL(cyber2000fb_enable_extregs);$/;"	v
cyber2000fb_enable_extregs	cyber2000fb.c	/^void cyber2000fb_enable_extregs(struct cfb_info *cfb)$/;"	f
cyber2000fb_fillrect	cyber2000fb.c	/^cyber2000fb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
cyber2000fb_get_fb_var	cyber2000fb.c	/^EXPORT_SYMBOL(cyber2000fb_get_fb_var);$/;"	v
cyber2000fb_get_fb_var	cyber2000fb.c	/^void cyber2000fb_get_fb_var(struct cfb_info *cfb, struct fb_var_screeninfo *var)$/;"	f
cyber2000fb_imageblit	cyber2000fb.c	/^cyber2000fb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
cyber2000fb_init	cyber2000fb.c	/^module_init(cyber2000fb_init);$/;"	v
cyber2000fb_init	cyber2000fb.c	/^static int __init cyber2000fb_init(void)$/;"	f	file:
cyber2000fb_ops	cyber2000fb.c	/^static struct fb_ops cyber2000fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
cyber2000fb_pan_display	cyber2000fb.c	/^cyber2000fb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
cyber2000fb_readb	cyber2000fb.c	104;"	d	file:
cyber2000fb_set_par	cyber2000fb.c	/^static int cyber2000fb_set_par(struct fb_info *info)$/;"	f	file:
cyber2000fb_set_timing	cyber2000fb.c	/^static void cyber2000fb_set_timing(struct cfb_info *cfb, struct par_info *hw)$/;"	f	file:
cyber2000fb_setcolreg	cyber2000fb.c	/^cyber2000fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
cyber2000fb_setup	cyber2000fb.c	/^static int cyber2000fb_setup(char *options)$/;"	f	file:
cyber2000fb_sync	cyber2000fb.c	/^static int cyber2000fb_sync(struct fb_info *info)$/;"	f	file:
cyber2000fb_update_start	cyber2000fb.c	/^cyber2000fb_update_start(struct cfb_info *cfb, struct fb_var_screeninfo *var)$/;"	f	file:
cyber2000fb_write_ramdac_ctrl	cyber2000fb.c	/^static void cyber2000fb_write_ramdac_ctrl(struct cfb_info *cfb)$/;"	f	file:
cyber2000fb_writeb	cyber2000fb.c	102;"	d	file:
cyber2000fb_writel	cyber2000fb.c	100;"	d	file:
cyber2000fb_writew	cyber2000fb.c	101;"	d	file:
cyberpro_alloc_fb_info	cyber2000fb.c	/^static struct cfb_info __devinit *cyberpro_alloc_fb_info(unsigned int id,$/;"	f	file:
cyberpro_common_probe	cyber2000fb.c	/^static int __devinit cyberpro_common_probe(struct cfb_info *cfb)$/;"	f	file:
cyberpro_common_resume	cyber2000fb.c	/^static void cyberpro_common_resume(struct cfb_info *cfb)$/;"	f	file:
cyberpro_driver	cyber2000fb.c	/^static struct pci_driver cyberpro_driver = {$/;"	v	typeref:struct:pci_driver	file:
cyberpro_exit	cyber2000fb.c	/^module_exit(cyberpro_exit);$/;"	v
cyberpro_exit	cyber2000fb.c	/^static void __exit cyberpro_exit(void)$/;"	f	file:
cyberpro_free_fb_info	cyber2000fb.c	/^static void cyberpro_free_fb_info(struct cfb_info *cfb)$/;"	f	file:
cyberpro_info	cyber2000fb.h	/^struct cyberpro_info {$/;"	s
cyberpro_init_hw	cyber2000fb.c	/^static void cyberpro_init_hw(struct cfb_info *cfb)$/;"	f	file:
cyberpro_pci_enable_mmio	cyber2000fb.c	/^static int cyberpro_pci_enable_mmio(struct cfb_info *cfb)$/;"	f	file:
cyberpro_pci_probe	cyber2000fb.c	/^cyberpro_pci_probe(struct pci_dev *dev, const struct pci_device_id *id)$/;"	f	file:
cyberpro_pci_remove	cyber2000fb.c	/^static void __devexit cyberpro_pci_remove(struct pci_dev *dev)$/;"	f	file:
cyberpro_pci_resume	cyber2000fb.c	/^static int cyberpro_pci_resume(struct pci_dev *dev)$/;"	f	file:
cyberpro_pci_suspend	cyber2000fb.c	/^static int cyberpro_pci_suspend(struct pci_dev *dev, pm_message_t state)$/;"	f	file:
cyberpro_pci_table	cyber2000fb.c	/^static struct pci_device_id cyberpro_pci_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
cyberpro_vl_probe	cyber2000fb.c	/^static int __devinit cyberpro_vl_probe(void)$/;"	f	file:
cybla_devices	cyblafb.c	/^static struct pci_device_id cybla_devices[] = {$/;"	v	typeref:struct:pci_device_id	file:
cybla_pci_probe	cyblafb.c	/^static int __devinit cybla_pci_probe(struct pci_dev *dev,$/;"	f	file:
cybla_pci_remove	cyblafb.c	/^static void __devexit cybla_pci_remove(struct pci_dev *dev)$/;"	f	file:
cyblafb_blank	cyblafb.c	/^static int cyblafb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
cyblafb_check_var	cyblafb.c	/^static int cyblafb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
cyblafb_copyarea	cyblafb.c	/^static void cyblafb_copyarea(struct fb_info *info, const struct fb_copyarea *ca)$/;"	f	file:
cyblafb_exit	cyblafb.c	/^module_exit(cyblafb_exit);$/;"	v
cyblafb_exit	cyblafb.c	/^static void __exit cyblafb_exit(void)$/;"	f	file:
cyblafb_fillrect	cyblafb.c	/^static void cyblafb_fillrect(struct fb_info *info, const struct fb_fillrect *fr)$/;"	f	file:
cyblafb_imageblit	cyblafb.c	/^static void cyblafb_imageblit(struct fb_info *info,$/;"	f	file:
cyblafb_init	cyblafb.c	/^module_init(cyblafb_init);$/;"	v
cyblafb_init	cyblafb.c	/^static int __devinit cyblafb_init(void)$/;"	f	file:
cyblafb_pan_display	cyblafb.c	/^static int cyblafb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
cyblafb_par	cyblafb.c	/^struct cyblafb_par {$/;"	s	file:
cyblafb_pci_driver	cyblafb.c	/^static struct pci_driver cyblafb_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
cyblafb_restore_state	cyblafb.c	/^static void cyblafb_restore_state(struct fb_info *info)$/;"	f	file:
cyblafb_save_state	cyblafb.c	/^static void cyblafb_save_state(struct fb_info *info)$/;"	f	file:
cyblafb_set_par	cyblafb.c	/^static int cyblafb_set_par(struct fb_info *info)$/;"	f	file:
cyblafb_setcolreg	cyblafb.c	/^static int cyblafb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
cyblafb_setup_GE	cyblafb.c	/^static void cyblafb_setup_GE(int pitch, int bpp)$/;"	f	file:
cyblafb_sync	cyblafb.c	/^static int cyblafb_sync(struct fb_info *info)$/;"	f	file:
d	sis/sis_main.h	/^	u32 d;$/;"	m	struct:_sisfbddcfmodes
d	sis/sis_main.h	/^	u32 d;$/;"	m	struct:_sisfbddcsmodes
d1	platinumfb.h	/^	unsigned char d1;$/;"	m	struct:cmap_regs
d2	platinumfb.h	/^	unsigned char d2;$/;"	m	struct:cmap_regs
dac	arkfb.c	/^	struct dac_info *dac;$/;"	m	struct:arkfb_info	typeref:struct:arkfb_info::dac_info	file:
dac	arkfb.c	/^	struct dac_info dac;$/;"	m	struct:ics5342_info	typeref:struct:ics5342_info::dac_info	file:
dac	ffb.c	/^	struct ffb_dac __iomem	*dac;$/;"	m	struct:ffb_par	typeref:struct:ffb_par::__iomem	file:
dac	pmag-ba-fb.c	/^	volatile u32 __iomem *dac;$/;"	m	struct:pmagbafb_par	file:
dac	pmagb-b-fb.c	/^	volatile u32 __iomem *dac;$/;"	m	struct:pmagbbfb_par	file:
dac2_cntl	aty/radeonfb.h	/^	u32		dac2_cntl;$/;"	m	struct:radeon_regs
dacSpeedBpp	savage/savagefb.h	/^	int dacSpeedBpp;$/;"	m	struct:savagefb_par
dac_cntl	aty/radeonfb.h	/^	u32		dac_cntl;$/;"	m	struct:radeon_regs
dac_get_freq	arkfb.c	/^	int (*dac_get_freq)(struct dac_info *info, int channel);$/;"	m	struct:dac_ops	file:
dac_get_mode	arkfb.c	/^	int (*dac_get_mode)(struct dac_info *info);$/;"	m	struct:dac_ops	file:
dac_i_read	sstfb.c	179;"	d	file:
dac_i_write	sstfb.c	180;"	d	file:
dac_info	arkfb.c	/^struct dac_info$/;"	s	file:
dac_ops	arkfb.c	/^struct dac_ops {$/;"	s	file:
dac_ops	aty/atyfb.h	/^	const struct aty_dac_ops *dac_ops;$/;"	m	struct:atyfb_par	typeref:struct:atyfb_par::aty_dac_ops
dac_read	pmag-ba-fb.c	/^static inline u8 dac_read(struct pmagbafb_par *par, unsigned int reg)$/;"	f	file:
dac_read	pmagb-b-fb.c	/^static inline u8 dac_read(struct pmagbbfb_par *par, unsigned int reg)$/;"	f	file:
dac_read_reg	arkfb.c	/^static inline u8 dac_read_reg(struct dac_info *info, u8 reg)$/;"	f	file:
dac_read_regs	arkfb.c	/^	dac_read_regs_t dac_read_regs;$/;"	m	struct:dac_info	file:
dac_read_regs	arkfb.c	/^static inline void dac_read_regs(struct dac_info *info, u8 *code, int count)$/;"	f	file:
dac_read_regs_t	arkfb.c	/^typedef void (*dac_read_regs_t)(void *data, u8 *code, int count);$/;"	t	file:
dac_reg	vesafb.c	28;"	d	file:
dac_reg	vga16fb.c	38;"	d	file:
dac_regs	arkfb.c	/^static unsigned short dac_regs[4] = {0x3c8, 0x3c9, 0x3c6, 0x3c7};$/;"	v	file:
dac_release	arkfb.c	/^	void (*dac_release)(struct dac_info *info);$/;"	m	struct:dac_ops	file:
dac_release	arkfb.c	/^static inline void dac_release(struct dac_info *info)$/;"	f	file:
dac_set_freq	arkfb.c	/^	int (*dac_set_freq)(struct dac_info *info, int channel, u32 freq);$/;"	m	struct:dac_ops	file:
dac_set_freq	arkfb.c	/^static inline int dac_set_freq(struct dac_info *info, int channel, u32 freq)$/;"	f	file:
dac_set_mode	arkfb.c	/^	int (*dac_set_mode)(struct dac_info *info, int mode);$/;"	m	struct:dac_ops	file:
dac_set_mode	arkfb.c	/^static inline int dac_set_mode(struct dac_info *info, int mode)$/;"	f	file:
dac_val	vesafb.c	29;"	d	file:
dac_val	vga16fb.c	39;"	d	file:
dac_write	pmag-ba-fb.c	/^static inline void dac_write(struct pmagbafb_par *par, unsigned int reg, u8 v)$/;"	f	file:
dac_write	pmagb-b-fb.c	/^static inline void dac_write(struct pmagbbfb_par *par, unsigned int reg, u8 v)$/;"	f	file:
dac_write_reg	arkfb.c	/^static inline void dac_write_reg(struct dac_info *info, u8 reg, u8 val)$/;"	f	file:
dac_write_regs	arkfb.c	/^	dac_write_regs_t dac_write_regs;$/;"	m	struct:dac_info	file:
dac_write_regs	arkfb.c	/^static inline void dac_write_regs(struct dac_info *info, u8 *code, int count)$/;"	f	file:
dac_write_regs_t	arkfb.c	/^typedef void (*dac_write_regs_t)(void *data, u8 *code, int count);$/;"	t	file:
dacops	arkfb.c	/^	struct dac_ops *dacops;$/;"	m	struct:dac_info	typeref:struct:dac_info::dac_ops	file:
dactype	platinumfb.c	/^	int				dactype;$/;"	m	struct:fb_info_platinum	file:
dacula_ctrl	platinumfb.h	/^	unsigned char dacula_ctrl[3];$/;"	m	struct:platinum_regvals
dafb_cmap_regs	macfb.c	/^} *dafb_cmap_regs;$/;"	v	typeref:struct:__anon93	file:
dafb_setpalette	macfb.c	/^static int dafb_setpalette (unsigned int regno, unsigned int red,$/;"	f	file:
dat	controlfb.h	/^	unsigned char dat;	\/* RADACAL misc register data *\/$/;"	m	struct:cmap_regs
data	amifb.c	/^	__u8 data[1];			\/* field with [height][width]        *\/$/;"	m	struct:fb_var_cursorinfo	file:
data	arkfb.c	/^	void *data;$/;"	m	struct:dac_info	file:
data	asiliantfb.c	/^	unsigned char data;$/;"	m	struct:chips_init_reg	file:
data	chipsfb.c	/^	unsigned char data;$/;"	m	struct:chips_init_reg	file:
data	jz4740_slcd.c	/^	unsigned int data;$/;"	m	struct:slcd_reg_info	file:
data	matrox/matroxfb_base.h	/^		      } data[4];$/;"	m	struct:matrox_pll_cache	typeref:struct:matrox_pll_cache::__anon5
data	matrox/matroxfb_base.h	/^	void*			data;$/;"	m	struct:matrox_fb_info::__anon13
data	matrox/matroxfb_maven.h	/^		unsigned int		data;$/;"	m	struct:i2c_bit_adapter::__anon27
databuf	9331/jz4750_lcd.h	/^	unsigned int databuf;   	\/* LCDSAx *\/$/;"	m	struct:jz4750_lcd_dma_desc
databuf	jz4750_lcd.h	/^	unsigned int databuf;   	\/* LCDSAx *\/$/;"	m	struct:jz4750_lcd_dma_desc
databuf	jzlcd.h	/^	unsigned int databuf;   \/* LCDSAx *\/$/;"	m	struct:lcd_desc
databuf	l009_bak/jz4750_lcd.h	/^	unsigned int databuf;   	\/* LCDSAx *\/$/;"	m	struct:jz4750_lcd_dma_desc
datavalid	sis/sis.h	/^		bool datavalid;$/;"	m	struct:sis_video_info::sisfb_monitor
db_buf_cntl	w100fb.h	/^	u32 db_buf_cntl         : 6;$/;"	m	struct:disp_db_buf_cntl_rd_t
db_buf_cntl	w100fb.h	/^	u32 db_buf_cntl    : 6;$/;"	m	struct:disp_db_buf_cntl_wr_t
dbar1	imxfb.h	/^	dma_addr_t		dbar1;$/;"	m	struct:imxfb_info
dbar1	sa1100fb.h	/^	dma_addr_t		dbar1;$/;"	m	struct:sa1100fb_info
dbar2	imxfb.h	/^	dma_addr_t		dbar2;$/;"	m	struct:imxfb_info
dbar2	sa1100fb.h	/^	dma_addr_t		dbar2;$/;"	m	struct:sa1100fb_info
dbe_TurnOffDma	sgivwfb.c	/^static void dbe_TurnOffDma(struct sgivw_par *par)$/;"	f	file:
dbg	s1d13xxxfb.c	50;"	d	file:
dblscan	matrox/matroxfb_base.h	/^	int	     dblscan;$/;"	m	struct:my_timming
dblscan	savage/savagefb.h	/^	int	       dblscan;$/;"	m	struct:xtimings
dc_ops	geode/geodefb.h	/^	struct geode_dc_ops  *dc_ops;$/;"	m	struct:geodefb_par	typeref:struct:geodefb_par::geode_dc_ops
dc_regs	geode/geodefb.h	/^	void __iomem *dc_regs;$/;"	m	struct:geodefb_par
dc_regs	geode/lxfb.h	/^	void __iomem *dc_regs;$/;"	m	struct:lxfb_par
dc_regs	imsttfb.c	/^	__u32 __iomem *dc_regs;$/;"	m	struct:imstt_par	file:
dcd2	ffb.c	/^	u32	dcd2;$/;"	m	struct:ffb_fbc	file:
dcd3	ffb.c	/^	u32	dcd3;$/;"	m	struct:ffb_fbc	file:
dcd4	ffb.c	/^	u32	dcd4;$/;"	m	struct:ffb_fbc	file:
dcfc	leo.c	/^	u32	dcfc;		\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
dclk	fbmon.c	/^	u32 dclk;$/;"	m	struct:__fb_timings	file:
dclk_0ds	i810/i810.h	/^	u32 dclk_1d, dclk_2d, dclk_0ds;$/;"	m	struct:state_registers
dclk_1d	i810/i810.h	/^	u32 dclk_1d, dclk_2d, dclk_0ds;$/;"	m	struct:state_registers
dclk_2d	i810/i810.h	/^	u32 dclk_1d, dclk_2d, dclk_0ds;$/;"	m	struct:state_registers
dclk_max	riva/rivafb.h	/^	unsigned dclk_max;	\/* max DCLK *\/$/;"	m	struct:riva_par
dclockmax	sis/sis.h	/^		u32 dclockmax;$/;"	m	struct:sis_video_info::sisfb_monitor
dcs	leo.c	/^	u32	dcs;		\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
dcs2	ffb.c	/^	u32	dcs2;$/;"	m	struct:ffb_fbc	file:
dcs3	ffb.c	/^	u32	dcs3;$/;"	m	struct:ffb_fbc	file:
dcs4	ffb.c	/^	u32	dcs4;$/;"	m	struct:ffb_fbc	file:
dcsb	ffb.c	/^	u32	dcsb;$/;"	m	struct:ffb_fbc	file:
dcsf	ffb.c	/^	u32	dcsf;$/;"	m	struct:ffb_fbc	file:
dcss	ffb.c	/^	u32	dcss;$/;"	m	struct:ffb_fbc	file:
dcss1	ffb.c	/^	u32	dcss1;$/;"	m	struct:ffb_fbc	file:
dcss2	ffb.c	/^	u32	dcss2;$/;"	m	struct:ffb_fbc	file:
dcss3	ffb.c	/^	u32	dcss3;$/;"	m	struct:ffb_fbc	file:
dczb	ffb.c	/^	u32	dczb;$/;"	m	struct:ffb_fbc	file:
dczb	leo.c	/^	u32	dczb;		\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
dczf	ffb.c	/^	u32	dczf;$/;"	m	struct:ffb_fbc	file:
dczf	leo.c	/^	u32	dczf;		\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
dczs	leo.c	/^	u32	dczs;		\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
dda_config	aty/aty128fb.c	/^	u32 dda_config;$/;"	m	struct:aty128_ddafifo	file:
dda_on_off	aty/aty128fb.c	/^	u32 dda_on_off;$/;"	m	struct:aty128_ddafifo	file:
ddc1	matrox/i2c-matroxfb.c	/^	struct i2c_bit_adapter	ddc1;$/;"	m	struct:matroxfb_dh_maven_info	typeref:struct:matroxfb_dh_maven_info::i2c_bit_adapter	file:
ddc2	matrox/i2c-matroxfb.c	/^	struct i2c_bit_adapter	ddc2;$/;"	m	struct:matroxfb_dh_maven_info	typeref:struct:matroxfb_dh_maven_info::i2c_bit_adapter	file:
ddc_base	i810/i810.h	/^	unsigned long ddc_base;$/;"	m	struct:i810fb_i2c_chan
ddc_base	nvidia/nv_type.h	/^	unsigned long ddc_base;$/;"	m	struct:nvidia_i2c_chan
ddc_base	riva/rivafb.h	/^	unsigned long   ddc_base;$/;"	m	struct:riva_i2c_chan
ddc_bus	intelfb/intelfb.h	/^    struct intelfb_i2c_chan ddc_bus;$/;"	m	struct:intelfb_output_rec	typeref:struct:intelfb_output_rec::intelfb_i2c_chan
ddc_crt2	aty/radeonfb.h	/^	ddc_crt2,$/;"	e	enum:ddc_type
ddc_dvi	aty/radeonfb.h	/^	ddc_dvi,$/;"	e	enum:ddc_type
ddc_monid	aty/radeonfb.h	/^	ddc_monid,$/;"	e	enum:ddc_type
ddc_none	aty/radeonfb.h	/^	ddc_none,$/;"	e	enum:ddc_type
ddc_num	i810/i810.h	/^	u32 ddc_num;$/;"	m	struct:i810fb_par
ddc_reg	aty/radeonfb.h	/^	u32		 		ddc_reg;$/;"	m	struct:radeon_i2c_chan
ddc_type	aty/radeonfb.h	/^enum ddc_type {$/;"	g
ddc_vga	aty/radeonfb.h	/^	ddc_vga,$/;"	e	enum:ddc_type
ddfstop	amifb.c	/^	u_short ddfstop;$/;"	m	struct:amifb_par	file:
ddfstop2hw	amifb.c	1012;"	d	file:
ddfstrt	amifb.c	/^	u_short ddfstrt;$/;"	m	struct:amifb_par	file:
ddfstrt2hw	amifb.c	1011;"	d	file:
ddr	matrox/matroxfb_base.h	/^			unsigned int	ddr:1,$/;"	m	struct:matrox_fb_info::__anon23::__anon26
ddr_sgram	aty/aty128fb.c	/^static const struct aty128_meminfo ddr_sgram =$/;"	v	typeref:struct:aty128_meminfo	file:
dead	matrox/matroxfb_base.h	/^	int			dead;$/;"	m	struct:matrox_fb_info
debug	s3c2410fb.c	/^static int debug	= 0;$/;"	v	file:
debug	s3c2410fb.c	/^static int debug	= 1;$/;"	v	file:
debug_on	stifb.c	/^  static int debug_on = 1;$/;"	v	file:
debug_printf	cyber2000fb.h	/^static void debug_printf(char *fmt, ...)$/;"	f
debug_printf	cyber2000fb.h	35;"	d
debugfs_data	mbx/mbxfb.c	/^	void *debugfs_data;$/;"	m	struct:mbxfb_info	file:
decode_var	atafb.c	/^	int (*decode_var)(struct fb_var_screeninfo *var,$/;"	m	struct:fb_hwswitch	file:
decode_var	i810/i810_main.c	/^static void decode_var(const struct fb_var_screeninfo *var, $/;"	f	file:
defCFGREG_BASE	w100fb.h	218;"	d
defCIF_IO	w100fb.h	219;"	d
defCPU_DEFAULTS	w100fb.h	221;"	d
defHW_INT	w100fb.h	222;"	d
defINTF_CNTL	w100fb.h	220;"	d
defMC_EXT_MEM_LOCATION	w100fb.h	223;"	d
defTC_MISMATCH	w100fb.h	224;"	d
defWRAP_START_DIR	w100fb.h	217;"	d
defWRAP_TOP_DIR	w100fb.h	216;"	d
def_accel	omap/omapfb_main.c	/^static unsigned int	def_accel;$/;"	v	file:
def_mirror	omap/omapfb_main.c	/^static unsigned int	def_mirror;$/;"	v	file:
def_rgb_16	imxfb.c	/^static struct imxfb_rgb def_rgb_16 = {$/;"	v	typeref:struct:imxfb_rgb	file:
def_rgb_16	sa1100fb.c	/^static struct sa1100fb_rgb def_rgb_16 = {$/;"	v	typeref:struct:sa1100fb_rgb	file:
def_rgb_8	imxfb.c	/^static struct imxfb_rgb def_rgb_8 = {$/;"	v	typeref:struct:imxfb_rgb	file:
def_rotate	omap/omapfb_main.c	/^static unsigned int	def_rotate;$/;"	v	file:
def_vram	omap/omapfb_main.c	/^static unsigned long	def_vram[OMAPFB_PLANE_NUM];$/;"	v	file:
def_vram_cnt	omap/omapfb_main.c	/^static int		def_vram_cnt;$/;"	v	file:
def_vxres	omap/omapfb_main.c	/^static unsigned long	def_vxres;$/;"	v	file:
def_vyres	omap/omapfb_main.c	/^static unsigned long	def_vyres;$/;"	v	file:
default_16_colors	fbcmap.c	/^static const struct fb_cmap default_16_colors = {$/;"	v	typeref:struct:fb_cmap	file:
default_2_colors	fbcmap.c	/^static const struct fb_cmap default_2_colors = {$/;"	v	typeref:struct:fb_cmap	file:
default_4_colors	fbcmap.c	/^static const struct fb_cmap default_4_colors = {$/;"	v	typeref:struct:fb_cmap	file:
default_8_colors	fbcmap.c	/^static const struct fb_cmap default_8_colors = {$/;"	v	typeref:struct:fb_cmap	file:
default_blkmv_flags	console/sticore.c	/^static const struct sti_blkmv_flags default_blkmv_flags = {$/;"	v	typeref:struct:sti_blkmv_flags	file:
default_cmode	matrox/matroxfb_base.c	/^static int default_cmode = CMODE_NVRAM;$/;"	v	file:
default_cmode	platinumfb.c	/^static int default_cmode = CMODE_NVRAM;$/;"	v	file:
default_cmode	valkyriefb.c	/^static int default_cmode = CMODE_8;$/;"	v	file:
default_cmode	valkyriefb.c	/^static int default_cmode = CMODE_NVRAM;$/;"	v	file:
default_conf_flags	console/sticore.c	/^static const struct sti_conf_flags default_conf_flags = {$/;"	v	typeref:struct:sti_conf_flags	file:
default_dynclk	aty/radeon_base.c	/^static int default_dynclk = -2;$/;"	v	file:
default_font	cyber2000fb.c	/^static char *default_font = "Acorn8x8";$/;"	v	file:
default_font_flags	console/sticore.c	/^static const struct sti_font_flags default_font_flags = {$/;"	v	typeref:struct:sti_font_flags	file:
default_init_flags	console/sticore.c	/^static const struct sti_init_flags default_init_flags = {$/;"	v	typeref:struct:sti_init_flags	file:
default_mem_req	atafb.c	/^static unsigned long default_mem_req;$/;"	v	file:
default_mode_idx	sis/sis_main.h	/^	u8  default_mode_idx;$/;"	m	struct:_sis_lcd_data
default_par	atafb.c	/^static int default_par;		\/* default resolution (0=none) *\/$/;"	v	file:
default_par	offb.c	/^struct offb_par default_par;$/;"	v	typeref:struct:offb_par
default_par	tridentfb.c	/^static struct tridentfb_par default_par;$/;"	v	typeref:struct:tridentfb_par	file:
default_pins1	matrox/matroxfb_misc.c	/^static void default_pins1(WPMINFO2) {$/;"	f	file:
default_pins2	matrox/matroxfb_misc.c	/^static void default_pins2(WPMINFO2) {$/;"	f	file:
default_pins3	matrox/matroxfb_misc.c	/^static void default_pins3(WPMINFO2) {$/;"	f	file:
default_pins4	matrox/matroxfb_misc.c	/^static void default_pins4(WPMINFO2) {$/;"	f	file:
default_pins5	matrox/matroxfb_misc.c	/^static void default_pins5(WPMINFO2) {$/;"	f	file:
default_src	matrox/matroxfb_base.h	/^	unsigned int		default_src;$/;"	m	struct:matrox_fb_info::__anon13
default_var	aty/aty128fb.c	/^static struct fb_var_screeninfo default_var = {$/;"	v	typeref:struct:fb_var_screeninfo	file:
default_var	aty/atyfb_base.c	/^static struct fb_var_screeninfo default_var = {$/;"	v	typeref:struct:fb_var_screeninfo	file:
default_var	igafb.c	/^struct fb_var_screeninfo default_var = {$/;"	v	typeref:struct:fb_var_screeninfo
default_var	sis/sis.h	/^	struct fb_var_screeninfo default_var;$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::fb_var_screeninfo
default_var	tridentfb.c	/^static struct fb_var_screeninfo default_var;$/;"	v	typeref:struct:fb_var_screeninfo	file:
default_vmode	matrox/matroxfb_base.c	/^static int default_vmode = VMODE_NVRAM;$/;"	v	file:
default_vmode	platinumfb.c	/^static int default_vmode = VMODE_NVRAM;$/;"	v	file:
default_vmode	valkyriefb.c	/^static int default_vmode = VMODE_640_480_67;$/;"	v	file:
default_vmode	valkyriefb.c	/^static int default_vmode = VMODE_NVRAM;$/;"	v	file:
defaultaccel	tridentfb.c	/^static int defaultaccel;$/;"	v	file:
defaultmode	matrox/matroxfb_base.c	/^static struct fb_videomode defaultmode = {$/;"	v	typeref:struct:fb_videomode	file:
defaultmode	vermilion/vermilion.c	/^static struct fb_videomode defaultmode = {$/;"	v	typeref:struct:fb_videomode	file:
deflicker	matrox/matroxfb_base.h	/^		int testout, deflicker;$/;"	m	struct:matrox_fb_info::__anon11::__anon12
defmode	aty/atyfb_base.c	/^static struct fb_videomode defmode = {$/;"	v	typeref:struct:fb_videomode	file:
defmode	pvr2fb.c	/^static int defmode = DEFMODE_NTSC;$/;"	v	file:
defmodeidx	sis/sis.h	/^	int		lcddefmodeidx, tvdefmodeidx, defmodeidx;$/;"	m	struct:sis_video_info
delay	9331/jz4750_lcd.h	/^static inline void delay(long delay_time)$/;"	f
delay	jz4750_lcd.h	/^static inline void delay(long delay_time)$/;"	f
delay	l009_bak/jz4750_lcd.h	/^static inline void delay(long delay_time)$/;"	f
delay	matrox/matroxfb_base.h	/^	unsigned int delay;	\/* CRTC delay *\/$/;"	m	struct:my_timming
den	cirrusfb.c	/^	long den;$/;"	m	struct:cirrusfb_regs	file:
den	matrox/matroxfb_maven.c	/^	unsigned int	den;$/;"	m	struct:matrox_pll_ctl	file:
depth	aty/aty128fb.c	/^	u32 depth, bpp;$/;"	m	struct:aty128_crtc	file:
depth	aty/radeonfb.h	/^	int			pitch, bpp, depth;$/;"	m	struct:radeonfb_info
depth	fbmem.c	/^	int depth;$/;"	m	struct:logo_data	file:
depth	ffb.c	/^	u32	depth;$/;"	m	struct:ffb_fbc	file:
depth	i810/i810.h	/^	u32 depth;$/;"	m	struct:i810fb_par
depth	intelfb/intelfb.h	/^	int bpp, depth;$/;"	m	struct:intelfb_info
depth	matrox/matroxfb_base.c	/^static int depth = -1;			\/* "matrox:depth:xxxxx" *\/$/;"	v	file:
depth	nvidia/nv_type.h	/^	int depth;$/;"	m	struct:__anon33
depth	savage/savagefb.h	/^	int depth;$/;"	m	struct:savagefb_par
depth	sunxvr2500.c	/^	unsigned int		depth;$/;"	m	struct:s3d_info	file:
depth	sunxvr500.c	/^	unsigned int		depth;$/;"	m	struct:e3d_info	file:
depth	valkyriefb.h	/^	struct vpreg depth;$/;"	m	struct:valkyrie_regs	typeref:struct:valkyrie_regs::vpreg
depth_to_dst	aty/aty128fb.c	/^static u32 depth_to_dst(u32 depth)$/;"	f	file:
desc	matrox/matroxfb_g450.c	/^	struct v4l2_queryctrl desc;$/;"	m	struct:mctl	typeref:struct:mctl::v4l2_queryctrl	file:
desc	matrox/matroxfb_maven.c	/^	struct v4l2_queryctrl desc;$/;"	m	struct:mctl	typeref:struct:mctl::v4l2_queryctrl	file:
desc_size	9331/jz4750_lcd.h	/^	unsigned int desc_size; 	\/* Foreground Size *\/$/;"	m	struct:jz4750_lcd_dma_desc
desc_size	jz4750_lcd.h	/^	unsigned int desc_size; 	\/* Foreground Size *\/$/;"	m	struct:jz4750_lcd_dma_desc
desc_size	l009_bak/jz4750_lcd.h	/^	unsigned int desc_size; 	\/* Foreground Size *\/$/;"	m	struct:jz4750_lcd_dma_desc
dest_x	sticore.h	/^	s16 dest_x;		\/* X location of character upper left *\/$/;"	m	struct:sti_font_inptr
dest_x	sticore.h	/^	s16 dest_x;		\/* dest upper left pixel x location *\/$/;"	m	struct:sti_blkmv_inptr
dest_y	sticore.h	/^	s16 dest_y;		\/* Y location of character upper left *\/$/;"	m	struct:sti_font_inptr
dest_y	sticore.h	/^	s16 dest_y;		\/* dest upper left pixel y location *\/$/;"	m	struct:sti_blkmv_inptr
detect	atafb.c	/^	int (*detect)(void);$/;"	m	struct:fb_hwswitch	file:
detectedlcda	sis/sis.h	/^	u8		detectedlcda;$/;"	m	struct:sis_video_info
detectedpdc	sis/sis.h	/^	u8		detectedpdc;$/;"	m	struct:sis_video_info
detectedpdca	sis/sis.h	/^	u8		detectedpdca;$/;"	m	struct:sis_video_info
dev	acornfb.h	/^	struct device	*dev;$/;"	m	struct:acornfb_par	typeref:struct:acornfb_par::device
dev	bf54x-lq043fb.c	/^	struct device *dev;$/;"	m	struct:bfin_bf54xfb_info	typeref:struct:bfin_bf54xfb_info::device	file:
dev	cyber2000fb.c	/^	struct pci_dev		*dev;$/;"	m	struct:cfb_info	typeref:struct:cfb_info::pci_dev	file:
dev	cyber2000fb.h	/^	struct pci_dev	*dev;$/;"	m	struct:cyberpro_info	typeref:struct:cyberpro_info::pci_dev
dev	i810/i810.h	/^	struct pci_dev           *dev;$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::pci_dev
dev	imxfb.h	/^	struct device		*dev;$/;"	m	struct:imxfb_info	typeref:struct:imxfb_info::device
dev	matrox/matroxfb_base.c	/^static int dev = -1;			\/* "matrox:dev:xxxxx" *\/$/;"	v	file:
dev	mbx/mbxfb.c	/^	struct device *dev;$/;"	m	struct:mbxfb_info	typeref:struct:mbxfb_info::device	file:
dev	pxafb.h	/^	struct device		*dev;$/;"	m	struct:pxafb_info	typeref:struct:pxafb_info::device
dev	s3c2410fb.h	/^	struct device		*dev;$/;"	m	struct:s3c2410fb_info	typeref:struct:s3c2410fb_info::device
dev	sa1100fb.h	/^	struct device		*dev;$/;"	m	struct:sa1100fb_info	typeref:struct:sa1100fb_info::device
dev	sm501fb.c	/^	struct device		*dev;$/;"	m	struct:sm501fb_info	typeref:struct:sm501fb_info::device	file:
dev_attr_ctrl_name	omap/omapfb_main.c	/^static struct device_attribute dev_attr_ctrl_name =$/;"	v	typeref:struct:device_attribute	file:
dev_attr_panel_name	omap/omapfb_main.c	/^static struct device_attribute dev_attr_panel_name =$/;"	v	typeref:struct:device_attribute	file:
dev_flags	i810/i810.h	/^	u32 dev_flags;$/;"	m	struct:i810fb_par
dev_list	matrox/matroxfb_base.c	/^		} dev_list[] = {$/;"	v	typeref:struct:board	file:
dev_name	cyber2000fb.h	/^	char		dev_name[32];$/;"	m	struct:cyberpro_info
dev_name	sticore.h	/^	 u8 dev_name[STI_DEV_NAME_LENGTH]; \/* null terminated product name *\/$/;"	m	struct:sti_conf_outptr
devflags	matrox/matroxfb_base.h	/^			      } devflags;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon20
device	matrox/matroxfb_base.c	/^	unsigned short vendor, device, rev, svid, sid;$/;"	m	struct:board	file:
deviceInfo	kyro/fbdev.c	/^static device_info_t deviceInfo;$/;"	v	file:
deviceSpecificConfig	stifb.c	/^	int deviceSpecificConfig;$/;"	m	struct:stifb_info	file:
device_attrs	console/fbcon.c	/^static struct device_attribute device_attrs[] = {$/;"	v	typeref:struct:device_attribute	file:
device_attrs	fbsysfs.c	/^static struct device_attribute device_attrs[] = {$/;"	v	typeref:struct:device_attribute	file:
device_attrs	sstfb.c	/^static struct device_attribute device_attrs[] = {$/;"	v	typeref:struct:device_attribute	file:
device_info_t	kyro/fbdev.c	/^} device_info_t;$/;"	t	typeref:struct:__anon137	file:
device_init	au1200fb.c	/^	int (*device_init)(void);$/;"	m	struct:panel_settings	file:
device_shutdown	au1200fb.c	/^	int (*device_shutdown)(void);$/;"	m	struct:panel_settings	file:
devid	ffb.c	/^	u32	devid;$/;"	m	struct:ffb_fbc	file:
df_regs	geode/lxfb.h	/^	void __iomem *df_regs;$/;"	m	struct:lxfb_par
dfp	matrox/matroxfb_base.c	/^static int dfp;				\/* "matrox:dfp *\/$/;"	v	file:
dfp_type	matrox/matroxfb_base.c	/^static int dfp_type = -1;		\/* "matrox:dfp:xxx *\/$/;"	v	file:
dfp_type	matrox/matroxfb_base.h	/^		int		dfp_type;$/;"	m	struct:matrox_fb_info::__anon20
dinfo	intelfb/intelfb.h	/^    struct intelfb_info *dinfo;$/;"	m	struct:intelfb_i2c_chan	typeref:struct:intelfb_i2c_chan::intelfb_info
dinfo	ps3fb.c	/^	struct gpu_driver_info *dinfo;$/;"	m	struct:ps3fb_priv	typeref:struct:ps3fb_priv::gpu_driver_info	file:
dio_addr	arcfb.c	/^	unsigned long dio_addr;$/;"	m	struct:arcfb_par	file:
dio_addr	arcfb.c	/^static unsigned long dio_addr;$/;"	v	file:
dio_addr	hecubafb.c	/^	unsigned long dio_addr;$/;"	m	struct:hecubafb_par	file:
dio_addr	hecubafb.c	/^static unsigned long dio_addr;$/;"	v	file:
dir	mbx/mbxdebugfs.c	/^	struct dentry *dir;$/;"	m	struct:mbxfb_debugfs_data	typeref:struct:mbxfb_debugfs_data::dentry	file:
dirty	pnx4008/sdum.h	/^	u32 *dirty;$/;"	m	struct:dumchannel_uf
dirty_base_adr	pnx4008/dum.h	/^	u32 dirty_base_adr;$/;"	m	struct:dum_setup
dirty_flag_int	pnx4008/dum.h	/^	int dirty_flag_int;$/;"	m	struct:dum_setup
dirtybuffer	pnx4008/dum.h	/^	u32 dirtybuffer;$/;"	m	struct:dum_ch_setup
dis_addr_comp_cond	w100fb.h	/^	u32 dis_addr_comp_cond            : 1;$/;"	m	struct:cif_write_dbg_t
dis_addr_comp_in_16bit	w100fb.h	/^	u32 dis_addr_comp_in_16bit       : 1;$/;"	m	struct:cif_read_dbg_t
dis_be_during_rd	w100fb.h	/^	u32 dis_be_during_rd             : 1;$/;"	m	struct:cif_read_dbg_t
dis_chnl_priority	w100fb.h	/^	u32 dis_chnl_priority            : 1;$/;"	m	struct:cif_read_dbg_t
dis_dir_wrap	w100fb.h	/^	u32 dis_dir_wrap                 : 1;$/;"	m	struct:cif_read_dbg_t
dis_engine_triggers	w100fb.h	/^	u32 dis_engine_triggers      : 1;$/;"	m	struct:eng_cntl_t
dis_invalidate_by_ops_chnl	w100fb.h	/^	u32 dis_invalidate_by_ops_chnl    : 1;$/;"	m	struct:cif_write_dbg_t
dis_limit	w100fb.h	/^	u32 dis_limit        : 1;$/;"	m	struct:video_ctrl_t
dis_load_same_byte_addr_cond	w100fb.h	/^	u32 dis_load_same_byte_addr_cond  : 1;$/;"	m	struct:cif_write_dbg_t
dis_mc_clean_cond	w100fb.h	/^	u32 dis_mc_clean_cond             : 1;$/;"	m	struct:cif_write_dbg_t
dis_mr	w100fb.h	/^	u32 dis_mr                   : 1;$/;"	m	struct:cif_cntl_t
dis_packer_ful_cond	w100fb.h	/^	u32 dis_packer_ful_cond           : 1;$/;"	m	struct:cif_write_dbg_t
dis_packer_ful_during_rbbm_timeout	w100fb.h	/^	u32 dis_packer_ful_during_rbbm_timeout : 1;$/;"	m	struct:cif_write_dbg_t
dis_pre_fetch_cntl_sm	w100fb.h	/^	u32 dis_pre_fetch_cntl_sm        : 1;$/;"	m	struct:cif_read_dbg_t
dis_rd_burst_id	w100fb.h	/^	u32 dis_rd_burst_id              : 1;$/;"	m	struct:cif_read_dbg_t
dis_rd_fetch_trig_from_ind_addr	w100fb.h	/^	u32 dis_rd_fetch_trig_from_ind_addr : 1;$/;"	m	struct:cif_read_dbg_t
dis_rd_flush_wr	w100fb.h	/^	u32 dis_rd_flush_wr               : 1;$/;"	m	struct:cif_write_dbg_t
dis_rd_same_byte_to_trig_fetch	w100fb.h	/^	u32 dis_rd_same_byte_to_trig_fetch : 1;$/;"	m	struct:cif_read_dbg_t
dis_reg_rd_fetch_trig	w100fb.h	/^	u32 dis_reg_rd_fetch_trig        : 1;$/;"	m	struct:cif_read_dbg_t
dis_ring_buf_to_force_dec	w100fb.h	/^	u32 dis_ring_buf_to_force_dec    : 1;$/;"	m	struct:cif_read_dbg_t
dis_rop_src_uses_dst_w_h	w100fb.h	/^	u32 dis_rop_src_uses_dst_w_h : 1;$/;"	m	struct:eng_cntl_t
dis_src_uses_dst_dirmaj	w100fb.h	/^	u32 dis_src_uses_dst_dirmaj  : 1;$/;"	m	struct:eng_cntl_t
dis_system_bits	w100fb.h	/^	u32 dis_system_bits          : 1;$/;"	m	struct:cif_cntl_t
dis_timeout_cond	w100fb.h	/^	u32 dis_timeout_cond              : 1;$/;"	m	struct:cif_write_dbg_t
dis_timeout_during_rbbm	w100fb.h	/^	u32 dis_timeout_during_rbbm       : 1;$/;"	m	struct:cif_write_dbg_t
disable_controller	omap/lcdc.c	/^static void disable_controller(void)$/;"	f	file:
disable_controller_async	omap/lcdc.c	/^static void disable_controller_async(void)$/;"	f	file:
disable_extregs	cyber2000fb.h	/^	void (*disable_extregs)(struct cfb_info *);$/;"	m	struct:cyberpro_info
disable_ipu_addrsel	jz4750_ipu.h	147;"	d
disable_ipu_direct	jz4750_ipu.h	153;"	d
disable_irq	jz4750_ipu.h	207;"	d
disable_irqs	omap/lcdc.c	/^static void inline disable_irqs(int mask)$/;"	f	file:
disable_overlay	omap/blizzard.c	/^static void disable_overlay(void)$/;"	f	file:
disable_rsize	jz4750_ipu.h	210;"	d
disable_tearsync	omap/blizzard.c	/^static void disable_tearsync(void)$/;"	f	file:
disable_tearsync	omap/hwa742.c	/^static void disable_tearsync(void)$/;"	f	file:
disabled	cyblafb.c	/^static int disabled;$/;"	v	file:
disabled	matrox/matroxfb_base.c	/^static int disabled;			\/* "matrox:disabled" *\/$/;"	v	file:
disp	pmag-aa-fb.c	/^	struct display disp;$/;"	m	struct:aafb_info	typeref:struct:aafb_info::display	file:
disp2_merge_cntl	aty/radeonfb.h	/^	u32		disp2_merge_cntl;$/;"	m	struct:radeon_regs
disp_a_base	intelfb/intelfb.h	/^	u32 disp_a_base;$/;"	m	struct:intelfb_hwstate
disp_a_ctrl	intelfb/intelfb.h	/^	u32 disp_a_ctrl;$/;"	m	struct:intelfb_hwstate
disp_a_stride	intelfb/intelfb.h	/^	u32 disp_a_stride;$/;"	m	struct:intelfb_hwstate
disp_arb	intelfb/intelfb.h	/^	u32 disp_arb;$/;"	m	struct:intelfb_hwstate
disp_b_base	intelfb/intelfb.h	/^	u32 disp_b_base;$/;"	m	struct:intelfb_hwstate
disp_b_ctrl	intelfb/intelfb.h	/^	u32 disp_b_ctrl;$/;"	m	struct:intelfb_hwstate
disp_b_stride	intelfb/intelfb.h	/^	u32 disp_b_stride;$/;"	m	struct:intelfb_hwstate
disp_cg_ok2switch_en	w100fb.h	/^	u32 disp_cg_ok2switch_en : 1;$/;"	m	struct:sclk_cntl_t
disp_db_buf_cntl_rd_t	w100fb.h	/^struct disp_db_buf_cntl_rd_t {$/;"	s
disp_db_buf_cntl_rd_u	w100fb.h	/^union disp_db_buf_cntl_rd_u {$/;"	u
disp_db_buf_cntl_wr_t	w100fb.h	/^struct disp_db_buf_cntl_wr_t {$/;"	s
disp_db_buf_cntl_wr_u	w100fb.h	/^union disp_db_buf_cntl_wr_u {$/;"	u
disp_hw_debug	aty/radeonfb.h	/^	u32		disp_hw_debug;$/;"	m	struct:radeon_regs
disp_merge_cntl	aty/radeonfb.h	/^	u32		disp_merge_cntl;$/;"	m	struct:radeon_regs
disp_no	pnx4008/dum.h	/^	int disp_no;$/;"	m	struct:dum_ch_setup
disp_output_cntl	aty/radeonfb.h	/^	u32		disp_output_cntl;$/;"	m	struct:radeon_regs
disp_start	pvr2fb.c	/^	unsigned long disp_start;	\/* Address of image within VRAM *\/$/;"	m	struct:pvr2fb_par	file:
disp_window	pnx4008/dum.h	/^struct disp_window {$/;"	s
dispc	omap/dispc.c	/^} dispc;$/;"	v	typeref:struct:__anon50	file:
dispc_read_reg	omap/dispc.c	/^static u32 inline dispc_read_reg(int idx)$/;"	f	file:
dispc_write_reg	omap/dispc.c	/^static void inline dispc_write_reg(int idx, u32 val)$/;"	f	file:
display	console/fbcon.h	/^struct display {$/;"	s
display	cyber2000fb.c	/^	struct display		*display;$/;"	m	struct:cfb_info	typeref:struct:cfb_info::display	file:
display	mbx/mbxdebugfs.c	/^	struct dentry *display;$/;"	m	struct:mbxfb_debugfs_data	typeref:struct:mbxfb_debugfs_data::dentry	file:
display-objs	display/Makefile	/^display-objs				:= display-sysfs.o$/;"	m
displayV	nvidia/nv_type.h	/^	u32 displayV;$/;"	m	struct:_riva_hw_state
displayWidth	nvidia/nv_type.h	/^	int displayWidth;$/;"	m	struct:__anon33
display_attrs	display/display-sysfs.c	/^static struct device_attribute display_attrs[] = {$/;"	v	typeref:struct:device_attribute	file:
display_class	display/display-sysfs.c	/^static struct class *display_class;$/;"	v	typeref:struct:class	file:
display_class_exit	display/display-sysfs.c	/^module_exit(display_class_exit);$/;"	v
display_class_exit	display/display-sysfs.c	/^static void __exit display_class_exit(void)$/;"	f	file:
display_class_init	display/display-sysfs.c	/^module_init(display_class_init);$/;"	v
display_class_init	display/display-sysfs.c	/^static int __init display_class_init(void)$/;"	f	file:
display_device_register	display/display-sysfs.c	/^EXPORT_SYMBOL(display_device_register);$/;"	v
display_device_register	display/display-sysfs.c	/^struct display_device *display_device_register(struct display_driver *driver,$/;"	f
display_device_unregister	display/display-sysfs.c	/^EXPORT_SYMBOL(display_device_unregister);$/;"	v
display_device_unregister	display/display-sysfs.c	/^void display_device_unregister(struct display_device *ddev)$/;"	f
display_fops	mbx/mbxdebugfs.c	/^static const struct file_operations display_fops = {$/;"	v	typeref:struct:file_operations	file:
display_h_color_bar	9331/jz4750_lcd.c	/^static void display_h_color_bar(int w, int h, int bpp) {$/;"	f	file:
display_h_color_bar	jz4750_lcd.c	/^static void display_h_color_bar(int w, int h, int bpp) {$/;"	f	file:
display_h_color_bar	l009_bak/jz4750_lcd.c	/^static void display_h_color_bar(int w, int h, int bpp) {$/;"	f	file:
display_head	ps3fb.c	/^	struct display_head display_head[8];$/;"	m	struct:gpu_driver_info	typeref:struct:gpu_driver_info::display_head	file:
display_head	ps3fb.c	/^struct display_head {$/;"	s	file:
display_init	omap/lcd_sx1.c	/^static void display_init(void)$/;"	f	file:
display_open	pnx4008/sdum.c	/^static u32 display_open(int ch_no, int auto_update, u32 * dirty_buffer,$/;"	f	file:
display_read_file	mbx/mbxdebugfs.c	/^static ssize_t display_read_file(struct file *file, char __user *userbuf,$/;"	f	file:
display_resume	display/display-sysfs.c	/^static int display_resume(struct device *dev)$/;"	f	file:
display_show_contrast	display/display-sysfs.c	/^static ssize_t display_show_contrast(struct device *dev,$/;"	f	file:
display_show_max_contrast	display/display-sysfs.c	/^static ssize_t display_show_max_contrast(struct device *dev,$/;"	f	file:
display_show_name	display/display-sysfs.c	/^static ssize_t display_show_name(struct device *dev,$/;"	f	file:
display_show_type	display/display-sysfs.c	/^static ssize_t display_show_type(struct device *dev,$/;"	f	file:
display_store_contrast	display/display-sysfs.c	/^static ssize_t display_store_contrast(struct device *dev,$/;"	f	file:
display_suspend	display/display-sysfs.c	/^static int display_suspend(struct device *dev, pm_message_t state)$/;"	f	file:
display_to_var	console/fbcon.c	/^static void display_to_var(struct fb_var_screeninfo *var,$/;"	f	file:
display_type	savage/savagefb.h	/^	int display_type;$/;"	m	struct:savagefb_par
display_v_color_bar	9331/jz4750_lcd.c	/^static void display_v_color_bar(int w, int h, int bpp) {$/;"	f	file:
display_v_color_bar	jz4750_lcd.c	/^static void display_v_color_bar(int w, int h, int bpp) {$/;"	f	file:
display_v_color_bar	l009_bak/jz4750_lcd.c	/^static void display_v_color_bar(int w, int h, int bpp) {$/;"	f	file:
displaytype	cyblafb.c	/^static int displaytype;$/;"	v	file:
displaytype	tridentfb.c	/^static int displaytype;$/;"	v	file:
dispsw	9331/jz4750_lcd.c	/^	struct display_switch	*dispsw;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::display_switch	file:
dispsw	cyber2000fb.c	/^	struct display_switch	*dispsw;$/;"	m	struct:cfb_info	typeref:struct:cfb_info::display_switch	file:
dispsw	jz4740_slcd.c	/^	struct display_switch	*dispsw;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::display_switch	file:
dispsw	jz4750_lcd.c	/^	struct display_switch	*dispsw;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::display_switch	file:
dispsw	jzlcd.c	/^	struct display_switch	*dispsw;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::display_switch	file:
dispsw	l009_bak/jz4750_lcd.c	/^	struct display_switch	*dispsw;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::display_switch	file:
dither	nvidia/nv_type.h	/^	u32 dither;$/;"	m	struct:_riva_hw_state
dither	riva/riva_hw.h	/^    U032 dither;$/;"	m	struct:_riva_hw_state
div	cirrusfb.c	/^	long div;$/;"	m	struct:cirrusfb_regs	file:
div16	amifb.c	561;"	d	file:
div2	amifb.c	545;"	d	file:
div32	amifb.c	566;"	d	file:
div4	amifb.c	551;"	d	file:
div64	amifb.c	571;"	d	file:
div8	amifb.c	556;"	d	file:
divMCLK	cirrusfb.c	/^	long divMCLK;$/;"	m	struct:cirrusfb_regs	file:
divides	console/fbcon.c	171;"	d	file:
divisors	cyber2000fb.c	/^	u_int			divisors[4];$/;"	m	struct:cfb_info	file:
diwhigh2hw	amifb.c	1004;"	d	file:
diwstart_h	pvr2fb.c	/^	unsigned int diwstart_h;	\/* Horizontal offset of the display field *\/$/;"	m	struct:pvr2fb_par	file:
diwstart_v	pvr2fb.c	/^	unsigned int diwstart_v;	\/* Vertical offset of the display field, for$/;"	m	struct:pvr2fb_par	file:
diwstop2hw	amifb.c	1002;"	d	file:
diwstop_h	amifb.c	/^	u_short diwstop_h;	\/* vmode *\/$/;"	m	struct:amifb_par	file:
diwstop_v	amifb.c	/^	u_short diwstop_v;	\/* vmode *\/$/;"	m	struct:amifb_par	file:
diwstrt2hw	amifb.c	1000;"	d	file:
diwstrt_h	amifb.c	/^	u_short diwstrt_h;	\/* vmode *\/$/;"	m	struct:amifb_par	file:
diwstrt_v	amifb.c	/^	u_short diwstrt_v;	\/* vmode *\/$/;"	m	struct:amifb_par	file:
dll	matrox/matroxfb_base.h	/^					dll:1;$/;"	m	struct:matrox_fb_info::__anon23::__anon26
dly_second_rd_fetch_trig	w100fb.h	/^	u32 dly_second_rd_fetch_trig     : 1;$/;"	m	struct:cif_read_dbg_t
dma	gbefb.c	/^	dma_addr_t dma;$/;"	m	struct:__anon142	file:
dma0_desc0	9331/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dma0_desc0	jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dma0_desc0	l009_bak/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dma0_desc1	9331/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dma0_desc1	jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dma0_desc1	l009_bak/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dma0_desc_cmd	9331/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_cmd0, *dma0_desc_cmd;$/;"	v	typeref:struct:	file:
dma0_desc_cmd	jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_cmd0, *dma0_desc_cmd;$/;"	v	typeref:struct:	file:
dma0_desc_cmd	l009_bak/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_cmd0, *dma0_desc_cmd;$/;"	v	typeref:struct:	file:
dma0_desc_cmd0	9331/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_cmd0, *dma0_desc_cmd;$/;"	v	typeref:struct:jz4750_lcd_dma_desc	file:
dma0_desc_cmd0	jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_cmd0, *dma0_desc_cmd;$/;"	v	typeref:struct:jz4750_lcd_dma_desc	file:
dma0_desc_cmd0	l009_bak/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_cmd0, *dma0_desc_cmd;$/;"	v	typeref:struct:jz4750_lcd_dma_desc	file:
dma0_desc_palette	9331/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:jz4750_lcd_dma_desc	file:
dma0_desc_palette	jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:jz4750_lcd_dma_desc	file:
dma0_desc_palette	l009_bak/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:jz4750_lcd_dma_desc	file:
dma1_desc0	9331/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dma1_desc0	jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dma1_desc0	l009_bak/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dma1_desc1	9331/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dma1_desc1	jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dma1_desc1	l009_bak/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma0_desc_palette, *dma0_desc0, *dma0_desc1, *dma1_desc0, *dma1_desc1;$/;"	v	typeref:struct:	file:
dmaBase	nvidia/nv_type.h	/^	u32 __iomem *dmaBase;$/;"	m	struct:nvidia_par
dmaCurrent	nvidia/nv_type.h	/^	u32 dmaCurrent;$/;"	m	struct:nvidia_par
dmaFree	nvidia/nv_type.h	/^	u32 dmaFree;$/;"	m	struct:nvidia_par
dmaMax	nvidia/nv_type.h	/^	u32 dmaMax;$/;"	m	struct:nvidia_par
dmaPut	nvidia/nv_type.h	/^	u32 dmaPut;$/;"	m	struct:nvidia_par
dma_callback	omap/lcdc.c	/^	void			(*dma_callback)(void *data);$/;"	m	struct:omap_lcd_controller	file:
dma_callback_data	omap/lcdc.c	/^	void			*dma_callback_data;$/;"	m	struct:omap_lcd_controller	file:
dma_chan	jz4740_slcd.c	/^static int dma_chan;$/;"	v	file:
dma_ctrl	sticore.h	/^	u32 dma_ctrl;$/;"	m	struct:sti_rom
dma_desc_base	9331/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma_desc_base;$/;"	v	typeref:struct:jz4750_lcd_dma_desc	file:
dma_desc_base	jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma_desc_base;$/;"	v	typeref:struct:jz4750_lcd_dma_desc	file:
dma_desc_base	l009_bak/jz4750_lcd.c	/^static struct jz4750_lcd_dma_desc *dma_desc_base;$/;"	v	typeref:struct:jz4750_lcd_dma_desc	file:
dma_elem_type	omap/omapfb_main.c	/^static const int dma_elem_type[] = {$/;"	v	file:
dma_handle	bf54x-lq043fb.c	/^	dma_addr_t dma_handle;$/;"	m	struct:bfin_bf54xfb_info	file:
dmacr	imxfb.h	/^	u_int			dmacr;$/;"	m	struct:imxfb_info
dmadesc_fbhigh_cpu	pxafb.h	/^	struct pxafb_dma_descriptor * 	dmadesc_fbhigh_cpu;$/;"	m	struct:pxafb_info	typeref:struct:pxafb_info::pxafb_dma_descriptor
dmadesc_fbhigh_dma	pxafb.h	/^	dma_addr_t		dmadesc_fbhigh_dma;$/;"	m	struct:pxafb_info
dmadesc_fblow_cpu	pxafb.h	/^	struct pxafb_dma_descriptor * 	dmadesc_fblow_cpu;$/;"	m	struct:pxafb_info	typeref:struct:pxafb_info::pxafb_dma_descriptor
dmadesc_fblow_dma	pxafb.h	/^	dma_addr_t		dmadesc_fblow_dma;$/;"	m	struct:pxafb_info
dmadesc_palette_cpu	pxafb.h	/^	struct pxafb_dma_descriptor *	dmadesc_palette_cpu;$/;"	m	struct:pxafb_info	typeref:struct:pxafb_info::pxafb_dma_descriptor
dmadesc_palette_dma	pxafb.h	/^	dma_addr_t		dmadesc_palette_dma;$/;"	m	struct:pxafb_info
dmi_system_table	imacfb.c	/^static struct dmi_system_id __initdata dmi_system_table[] = {$/;"	v	typeref:struct:__initdata	file:
dmxf	ffb.c	/^	u32	dmxf;$/;"	m	struct:ffb_fbc	file:
dmyf	ffb.c	/^	u32	dmyf;$/;"	m	struct:ffb_fbc	file:
dn_fb_ops	dnfb.c	/^static struct fb_ops dn_fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
dnfb_blank	dnfb.c	/^static int dnfb_blank(int blank, struct fb_info *info)$/;"	f	file:
dnfb_copyarea	dnfb.c	/^void dnfb_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f	file:
dnfb_device	dnfb.c	/^static struct platform_device dnfb_device = {$/;"	v	typeref:struct:platform_device	file:
dnfb_driver	dnfb.c	/^static struct platform_driver dnfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
dnfb_init	dnfb.c	/^int __init dnfb_init(void)$/;"	f
dnfb_init	dnfb.c	/^module_init(dnfb_init);$/;"	v
dnfb_probe	dnfb.c	/^static int __devinit dnfb_probe(struct platform_device *dev)$/;"	f	file:
do_blank	amifb.c	/^static short do_blank = 0;		\/* (Un)Blank the Screen (1) *\/$/;"	v	file:
do_blank	pvr2fb.c	/^static short do_blank = 0;		\/* (Un)Blank the screen *\/$/;"	v	file:
do_calc_pll	tdfxfb.c	/^static u32 do_calc_pll(int freq, int *freq_out)$/;"	f	file:
do_cursor	amifb.c	/^static u_short do_cursor = 0;		\/* Move the Cursor *\/$/;"	v	file:
do_fb_set_var	atafb.c	/^static int do_fb_set_var(struct fb_var_screeninfo *var, int isactive)$/;"	f	file:
do_flush	intelfb/intelfbhw.c	/^static void do_flush(struct intelfb_info *dinfo)$/;"	f	file:
do_fscreeninfo_to_user	fbmem.c	/^static int do_fscreeninfo_to_user(struct fb_fix_screeninfo *fix,$/;"	f	file:
do_full_screen_update	omap/blizzard.c	/^static int do_full_screen_update(struct blizzard_request *req)$/;"	f	file:
do_lfb_size	tdfxfb.c	/^static unsigned long do_lfb_size(struct tdfx_par *par, unsigned short dev_id)$/;"	f	file:
do_partial_update	omap/blizzard.c	/^static int do_partial_update(struct blizzard_request *req, int plane,$/;"	f	file:
do_setpalentry	tdfxfb.c	/^static inline void do_setpalentry(struct tdfx_par *par, unsigned regno, u32 c)$/;"	f	file:
do_vmode_full	amifb.c	/^static u_short do_vmode_full = 0;	\/* Change the Video Mode *\/$/;"	v	file:
do_vmode_full	pvr2fb.c	/^static unsigned int do_vmode_full = 0;	\/* Change the video mode *\/$/;"	v	file:
do_vmode_pan	amifb.c	/^static u_short do_vmode_pan = 0;	\/* Update the Video Mode *\/$/;"	v	file:
do_vmode_pan	pvr2fb.c	/^static unsigned int do_vmode_pan = 0;	\/* Update the video mode *\/$/;"	v	file:
do_wait_for_fifo	aty/aty128fb.c	/^static void do_wait_for_fifo(u16 entries, struct aty128fb_par *par)$/;"	f	file:
do_write_regs	tdfxfb.c	/^static void do_write_regs(struct fb_info *info, struct banshee_reg *reg)$/;"	f	file:
dont_use_xtalin	w100fb.h	/^	u32 dont_use_xtalin  : 1;$/;"	m	struct:clk_pin_cntl_t
door	leo.c	/^	u32	door[8];	\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
dot_clock_freq	aty/radeonfb.h	/^	u32		dot_clock_freq;$/;"	m	struct:radeon_regs
dot_clock_freq_2	aty/radeonfb.h	/^	u32		dot_clock_freq_2;$/;"	m	struct:radeon_regs
dotpll_value	geode/video_gx.c	/^	u32 dotpll_value;$/;"	m	struct:gx_pll_entry	file:
double_buffer_mode	au1200fb.c	/^	unsigned int double_buffer_mode;$/;"	m	struct:au1200_lcd_window_regs_t	file:
down16	amifb.c	560;"	d	file:
down2	amifb.c	544;"	d	file:
down32	amifb.c	565;"	d	file:
down4	amifb.c	549;"	d	file:
down64	amifb.c	570;"	d	file:
down8	amifb.c	555;"	d	file:
downx	amifb.c	575;"	d	file:
dp_brush_datatype	w100fb.h	/^	u32 dp_brush_datatype : 4;$/;"	m	struct:dp_datatype_t
dp_byte_pix_order	w100fb.h	/^	u32 dp_byte_pix_order : 1;$/;"	m	struct:dp_datatype_t
dp_chain_mask	aty/atyfb.h	/^	u32 dp_chain_mask;	\/* acceleration *\/$/;"	m	struct:crtc
dp_cntl_dst_dir_t	w100fb.h	/^struct dp_cntl_dst_dir_t {$/;"	s
dp_cntl_dst_dir_u	w100fb.h	/^union dp_cntl_dst_dir_u {$/;"	u
dp_cntl_t	w100fb.h	/^struct dp_cntl_t {$/;"	s
dp_cntl_u	w100fb.h	/^union dp_cntl_u {$/;"	u
dp_datatype	aty/radeonfb.h	/^	u32		dp_datatype;$/;"	m	struct:radeon_regs
dp_datatype_t	w100fb.h	/^struct dp_datatype_t {$/;"	s
dp_datatype_u	w100fb.h	/^union dp_datatype_u {$/;"	u
dp_dst_datatype	w100fb.h	/^	u32 dp_dst_datatype   : 4;$/;"	m	struct:dp_datatype_t
dp_gui_master_cntl	aty/radeonfb.h	/^	u32			dp_gui_master_cntl;$/;"	m	struct:radeonfb_info
dp_gui_master_cntl_t	w100fb.h	/^struct dp_gui_master_cntl_t {$/;"	s
dp_gui_master_cntl_u	w100fb.h	/^union dp_gui_master_cntl_u {$/;"	u
dp_mix_t	w100fb.h	/^struct dp_mix_t {$/;"	s
dp_mix_u	w100fb.h	/^union dp_mix_u {$/;"	u
dp_op	w100fb.h	/^	u32 dp_op          : 1;$/;"	m	struct:dp_mix_t
dp_pix_width	aty/atyfb.h	/^	u32 dp_pix_width;	\/* acceleration *\/$/;"	m	struct:crtc
dp_rop3	w100fb.h	/^	u32 dp_rop3        : 8;$/;"	m	struct:dp_mix_t
dp_src2_datatype	w100fb.h	/^	u32 dp_src2_datatype  : 3;$/;"	m	struct:dp_datatype_t
dp_src2_source	w100fb.h	/^	u32 dp_src2_source : 3;$/;"	m	struct:dp_mix_t
dp_src2_type	w100fb.h	/^	u32 dp_src2_type      : 1;$/;"	m	struct:dp_datatype_t
dp_src_datatype	w100fb.h	/^	u32 dp_src_datatype   : 3;$/;"	m	struct:dp_datatype_t
dp_src_source	w100fb.h	/^	u32 dp_src_source  : 3;$/;"	m	struct:dp_mix_t
dpll_a	intelfb/intelfb.h	/^	u32 dpll_a;$/;"	m	struct:intelfb_hwstate
dpll_b	intelfb/intelfb.h	/^	u32 dpll_b;$/;"	m	struct:intelfb_hwstate
dplystas	i810/i810.h	/^	u32 fence0, hws_pga, dplystas;$/;"	m	struct:state_registers
dpms	acornfb.h	/^	unsigned int	dpms		: 1;$/;"	m	struct:acornfb_par
dprintk	9331/jz4750_lcd.c	77;"	d	file:
dprintk	9331/jz4750_lcd.c	80;"	d	file:
dprintk	jz4740_slcd.c	41;"	d	file:
dprintk	jz4740_slcd.c	43;"	d	file:
dprintk	jz4750_lcd.c	78;"	d	file:
dprintk	jz4750_lcd.c	81;"	d	file:
dprintk	jzlcd.c	42;"	d	file:
dprintk	jzlcd.c	44;"	d	file:
dprintk	l009_bak/jz4750_lcd.c	78;"	d	file:
dprintk	l009_bak/jz4750_lcd.c	81;"	d	file:
dprintk	matrox/matroxfb_base.h	93;"	d
dprintk	matrox/matroxfb_base.h	95;"	d
dprintk	s3c2410fb.c	109;"	d	file:
dq_sn	w100fb.h	/^	u32 dq_sn      : 4;$/;"	m	struct:cif_io_t
dq_sp	w100fb.h	/^	u32 dq_sp      : 4;$/;"	m	struct:cif_io_t
dq_srn	w100fb.h	/^	u32 dq_srn     : 1;$/;"	m	struct:cif_io_t
dq_srp	w100fb.h	/^	u32 dq_srp     : 1;$/;"	m	struct:cif_io_t
dram_size	acornfb.h	/^	unsigned int	dram_size;$/;"	m	struct:acornfb_par
draw	cg6.c	/^	u32	draw;$/;"	m	struct:cg6_fbc	file:
draw_rect	aty/mach64_accel.c	/^static inline void draw_rect(s16 x, s16 y, u16 width, u16 height,$/;"	f	file:
drawop	ffb.c	/^	u32	drawop;$/;"	m	struct:ffb_fbc	file:
driver_name	bf54x-lq043fb.c	/^static char driver_name[] = DRIVER_NAME;$/;"	v	file:
driver_name	s3c2410fb.c	/^static char driver_name[] = "s3c2410fb";$/;"	v	file:
driver_name_crt	sm501fb.c	/^static char driver_name_crt[] = "sm501fb-crt";$/;"	v	file:
driver_name_pnl	sm501fb.c	/^static char driver_name_pnl[] = "sm501fb-panel";$/;"	v	file:
drivers	matrox/matroxfb_base.h	/^	struct matroxfb_driver* (drivers[MATROXFB_MAX_FB_DRIVERS]);$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::matroxfb_driver
drivers_count	matrox/matroxfb_base.h	/^	unsigned int		drivers_count;$/;"	m	struct:matrox_fb_info
drivers_data	matrox/matroxfb_base.h	/^	void*			(drivers_data[MATROXFB_MAX_FB_DRIVERS]);$/;"	m	struct:matrox_fb_info
drv_info	au1100fb.c	/^static struct au1100fb_drv_info drv_info;$/;"	v	typeref:struct:au1100fb_drv_info	file:
dsp_config	aty/atyfb.h	/^	u32 dsp_config; \/* Mach64 GTB DSP *\/$/;"	m	struct:pll_ct
dsp_loop_latency	aty/atyfb.h	/^	u32 dsp_loop_latency;$/;"	m	struct:pll_ct
dsp_loop_latency	aty/atyfb_base.c	/^	u32 dsp_loop_latency;	\/* 0-15 *\/$/;"	m	struct:atyclk	file:
dsp_off	aty/atyfb_base.c	/^	u32 dsp_off;		\/* 0-2047 *\/$/;"	m	struct:atyclk	file:
dsp_on	aty/atyfb_base.c	/^	u32 dsp_on;		\/* 0-2047 *\/$/;"	m	struct:atyclk	file:
dsp_on_off	aty/atyfb.h	/^	u32 dsp_on_off; \/* Mach64 GTB DSP *\/$/;"	m	struct:pll_ct
dsp_precision	aty/atyfb_base.c	/^	u32 dsp_precision;	\/* 0-7 *\/$/;"	m	struct:atyclk	file:
dsp_xclks_per_row	aty/atyfb_base.c	/^	u32 dsp_xclks_per_row;	\/* 0-16383 *\/$/;"	m	struct:atyclk	file:
dss1_fck	omap/dispc.c	/^	struct clk	*dss_ick, *dss1_fck;$/;"	m	struct:__anon50	typeref:struct:__anon50::	file:
dss1_fck	omap/rfbi.c	/^	struct clk	*dss1_fck;$/;"	m	struct:__anon52	typeref:struct:__anon52::clk	file:
dss_54m_fck	omap/dispc.c	/^	struct clk	*dss_54m_fck;$/;"	m	struct:__anon50	typeref:struct:__anon50::clk	file:
dss_ick	omap/dispc.c	/^	struct clk	*dss_ick, *dss1_fck;$/;"	m	struct:__anon50	typeref:struct:__anon50::clk	file:
dss_ick	omap/rfbi.c	/^	struct clk	*dss_ick;$/;"	m	struct:__anon52	typeref:struct:__anon52::clk	file:
dst	leo.c	/^	u32		dst;$/;"	m	struct:leo_lc_ss0_usr	file:
dst	leo.c	/^	u32	dst;		\/* Copy\/Scroll\/Fill (SS0 only) *\/$/;"	m	struct:leo_ld	file:
dst_major_x	w100fb.h	/^	u32 dst_major_x : 1;$/;"	m	struct:dp_cntl_t
dst_x_dir	w100fb.h	/^	u32 dst_x_dir   : 1;$/;"	m	struct:dp_cntl_t
dst_x_dir	w100fb.h	/^	u32 dst_x_dir : 1;$/;"	m	struct:dp_cntl_dst_dir_t
dst_y_dir	w100fb.h	/^	u32 dst_y_dir   : 1;$/;"	m	struct:dp_cntl_t
dst_y_dir	w100fb.h	/^	u32 dst_y_dir : 1;$/;"	m	struct:dp_cntl_dst_dir_t
dualhead	matrox/matroxfb_base.h	/^		int		dualhead;$/;"	m	struct:matrox_fb_info::__anon20
dum_ch_conf	pnx4008/sdum.h	/^	int dum_ch_conf;$/;"	m	struct:dumchannel
dum_ch_ctrl	pnx4008/sdum.h	/^	int dum_ch_ctrl;$/;"	m	struct:dumchannel
dum_ch_max	pnx4008/sdum.h	/^	int dum_ch_max;$/;"	m	struct:dumchannel
dum_ch_min	pnx4008/sdum.h	/^	int dum_ch_min;$/;"	m	struct:dumchannel
dum_ch_setup	pnx4008/dum.h	/^struct dum_ch_setup {$/;"	s
dum_ch_setup	pnx4008/sdum.c	/^static u32 dum_ch_setup(int ch_no, struct dum_ch_setup * ch_setup)$/;"	f	file:
dum_ch_stat	pnx4008/sdum.h	/^	int dum_ch_stat;$/;"	m	struct:dumchannel
dum_chan_init	pnx4008/sdum.c	/^static void dum_chan_init(void)$/;"	f	file:
dum_data	pnx4008/sdum.c	/^static struct dum_data {$/;"	s	file:
dum_data	pnx4008/sdum.c	/^} dum_data;$/;"	v	typeref:struct:dum_data	file:
dum_init	pnx4008/sdum.c	/^static int dum_init(struct platform_device *pdev)$/;"	f	file:
dum_setup	pnx4008/dum.h	/^struct dum_setup {$/;"	s
dumchannel	pnx4008/sdum.h	/^struct dumchannel {$/;"	s
dumchannel_uf	pnx4008/sdum.h	/^struct dumchannel_uf {$/;"	s
dummy	aty/mach64_ct.c	/^static int dummy(void)$/;"	f	file:
dummy	aty/mach64_gx.c	/^static int dummy(void)$/;"	f	file:
dummy_con	console/dummycon.c	/^const struct consw dummy_con = {$/;"	v	typeref:struct:consw
dummy_val_sel	w100fb.h	/^	u32 dummy_val_sel                 : 1;$/;"	m	struct:cif_write_dbg_t
dummycon_dummy	console/dummycon.c	/^static int dummycon_dummy(void)$/;"	f	file:
dummycon_init	console/dummycon.c	/^static void dummycon_init(struct vc_data *vc, int init)$/;"	f	file:
dummycon_startup	console/dummycon.c	/^static const char *dummycon_startup(void)$/;"	f	file:
dummysprite	amifb.c	/^static u_short *lofsprite, *shfsprite, *dummysprite;$/;"	v	file:
dvi	savage/savagefb.h	/^	int dvi;$/;"	m	struct:savagefb_par
dvoa	intelfb/intelfb.h	/^	u32 dvoa;$/;"	m	struct:intelfb_hwstate
dvoa_srcdim	intelfb/intelfb.h	/^	u32 dvoa_srcdim;$/;"	m	struct:intelfb_hwstate
dvob	intelfb/intelfb.h	/^	u32 dvob;$/;"	m	struct:intelfb_hwstate
dvob_srcdim	intelfb/intelfb.h	/^	u32 dvob_srcdim;$/;"	m	struct:intelfb_hwstate
dvoc	intelfb/intelfb.h	/^	u32 dvoc;$/;"	m	struct:intelfb_hwstate
dvoc_srcdim	intelfb/intelfb.h	/^	u32 dvoc_srcdim;$/;"	m	struct:intelfb_hwstate
dwFill_1	kyro/STG4000Reg.h	/^	volatile unsigned long dwFill_1;	\/* GAP 0x0128 *\/$/;"	m	struct:__anon136
dwFill_2	kyro/STG4000Reg.h	/^	volatile unsigned long dwFill_2;$/;"	m	struct:__anon136
dx	ffb.c	/^	u32	dx;$/;"	m	struct:ffb_fbc	file:
dy	ffb.c	/^	u32	dy;$/;"	m	struct:ffb_fbc	file:
dynclk	aty/radeonfb.h	/^	int			dynclk;$/;"	m	struct:radeonfb_info
e2_busy	w100fb.h	/^	u32 e2_busy         : 1;$/;"	m	struct:rbbm_status_t
e3d_clut_write	sunxvr500.c	/^static void e3d_clut_write(struct e3d_info *ep, int index, u32 val)$/;"	f	file:
e3d_copyarea	sunxvr500.c	/^static void e3d_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f	file:
e3d_driver	sunxvr500.c	/^static struct pci_driver e3d_driver = {$/;"	v	typeref:struct:pci_driver	file:
e3d_exit	sunxvr500.c	/^module_exit(e3d_exit);$/;"	v
e3d_exit	sunxvr500.c	/^static void __exit e3d_exit(void)$/;"	f	file:
e3d_fillrect	sunxvr500.c	/^static void e3d_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
e3d_get_props	sunxvr500.c	/^static int __devinit e3d_get_props(struct e3d_info *ep)$/;"	f	file:
e3d_imageblit	sunxvr500.c	/^static void e3d_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
e3d_info	sunxvr500.c	/^struct e3d_info {$/;"	s	file:
e3d_init	sunxvr500.c	/^module_init(e3d_init);$/;"	v
e3d_init	sunxvr500.c	/^static int __init e3d_init(void)$/;"	f	file:
e3d_ops	sunxvr500.c	/^static struct fb_ops e3d_ops = {$/;"	v	typeref:struct:fb_ops	file:
e3d_pci_register	sunxvr500.c	/^static int __devinit e3d_pci_register(struct pci_dev *pdev,$/;"	f	file:
e3d_pci_table	sunxvr500.c	/^static struct pci_device_id e3d_pci_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
e3d_pci_unregister	sunxvr500.c	/^static void __devexit e3d_pci_unregister(struct pci_dev *pdev)$/;"	f	file:
e3d_set_fbinfo	sunxvr500.c	/^static int __devinit e3d_set_fbinfo(struct e3d_info *ep)$/;"	f	file:
e3d_setcolreg	sunxvr500.c	/^static int e3d_setcolreg(unsigned regno,$/;"	f	file:
ebxi	ffb.c	/^	u32	ebxi;$/;"	m	struct:ffb_fbc	file:
ebyi	ffb.c	/^	u32	ebyi;$/;"	m	struct:ffb_fbc	file:
ecp_max	aty/atyfb.h	/^	int ecp_max;$/;"	m	struct:pll_info
ecp_max	aty/atyfb_base.c	/^	int pll, mclk, xclk, ecp_max;$/;"	m	struct:__anon97	file:
ecs_palette	amifb.c	/^static u_short ecs_palette[32];$/;"	v	file:
edid	i810/i810.h	/^	u8 *edid;$/;"	m	struct:i810fb_par
edid	savage/savagefb.h	/^	unsigned char   *edid;$/;"	m	struct:savagefb_par
edid1_attr	aty/radeon_base.c	/^static struct bin_attribute edid1_attr = {$/;"	v	typeref:struct:bin_attribute	file:
edid2_attr	aty/radeon_base.c	/^static struct bin_attribute edid2_attr = {$/;"	v	typeref:struct:bin_attribute	file:
edid_check_header	fbmon.c	/^static int edid_check_header(unsigned char *edid)$/;"	f	file:
edid_checksum	fbmon.c	/^static int edid_checksum(unsigned char *edid)$/;"	f	file:
edid_is_ascii_block	fbmon.c	/^static int edid_is_ascii_block(unsigned char *block)$/;"	f	file:
edid_is_limits_block	fbmon.c	/^static int edid_is_limits_block(unsigned char *block)$/;"	f	file:
edid_is_monitor_block	fbmon.c	/^static int edid_is_monitor_block(unsigned char *block)$/;"	f	file:
edid_is_serial_block	fbmon.c	/^static int edid_is_serial_block(unsigned char *block)$/;"	f	file:
edid_is_timing_block	fbmon.c	/^static int edid_is_timing_block(unsigned char *block)$/;"	f	file:
edid_v1_header	fbmon.c	/^static const unsigned char edid_v1_header[] = { 0x00, 0xff, 0xff, 0xff,$/;"	v	file:
efifb_device	efifb.c	/^static struct platform_device efifb_device = {$/;"	v	typeref:struct:platform_device	file:
efifb_driver	efifb.c	/^static struct platform_driver efifb_driver = {$/;"	v	typeref:struct:platform_driver	file:
efifb_init	efifb.c	/^module_init(efifb_init);$/;"	v
efifb_init	efifb.c	/^static int __init efifb_init(void)$/;"	f	file:
efifb_ops	efifb.c	/^static struct fb_ops efifb_ops = {$/;"	v	typeref:struct:fb_ops	file:
efifb_probe	efifb.c	/^static int __init efifb_probe(struct platform_device *dev)$/;"	f	file:
efifb_setcolreg	efifb.c	/^static int efifb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
efw	9331/jz4750_lcd.h	/^	unsigned int efw;	\/* end of frame, in line count *\/$/;"	m	struct:jz4750lcd_panel_t
efw	jz4750_lcd.h	/^	unsigned int efw;	\/* end of frame, in line count *\/$/;"	m	struct:jz4750lcd_panel_t
efw	jzlcd.c	/^	unsigned int efw;	\/* end of frame, in line count *\/$/;"	m	struct:jzfb_info	file:
efw	l009_bak/jz4750_lcd.h	/^	unsigned int efw;	\/* end of frame, in line count *\/$/;"	m	struct:jz4750lcd_panel_t
ega16_setpalette	vga16fb.c	/^static void ega16_setpalette(int regno, unsigned red, unsigned green, unsigned blue)$/;"	f	file:
eieio	imsttfb.c	42;"	d	file:
eightbits	gxt4500.c	/^static const struct fb_bitfield eightbits = {0, 8};$/;"	v	typeref:struct:fb_bitfield	file:
elkSetupPlanes	stifb.c	/^elkSetupPlanes(struct stifb_info *fb)$/;"	f	file:
elw	9331/jz4750_lcd.h	/^	unsigned int elw;	\/* end of line, in pclk *\/$/;"	m	struct:jz4750lcd_panel_t
elw	jz4750_lcd.h	/^	unsigned int elw;	\/* end of line, in pclk *\/$/;"	m	struct:jz4750lcd_panel_t
elw	jzlcd.c	/^	unsigned int elw;	\/* end of line, in pclk *\/$/;"	m	struct:jzfb_info	file:
elw	l009_bak/jz4750_lcd.h	/^	unsigned int elw;	\/* end of line, in pclk *\/$/;"	m	struct:jz4750lcd_panel_t
emrswen	matrox/matroxfb_base.h	/^			                emrswen:1,$/;"	m	struct:matrox_fb_info::__anon23::__anon26
en_block_rd_when_packer_is_not_emp	w100fb.h	/^	u32 en_block_rd_when_packer_is_not_emp : 1;$/;"	m	struct:cif_read_dbg_t
en_chnl_change_cond	w100fb.h	/^	u32 en_chnl_change_cond           : 1;$/;"	m	struct:cif_write_dbg_t
en_crtc	w100fb.h	/^	u32 en_crtc           : 1;$/;"	m	struct:graphic_ctrl_t_w100
en_crtc	w100fb.h	/^	u32 en_crtc           : 1;$/;"	m	struct:graphic_ctrl_t_w32xx
en_db_buf	w100fb.h	/^	u32 en_db_buf           : 1;$/;"	m	struct:disp_db_buf_cntl_rd_t
en_db_buf	w100fb.h	/^	u32 en_db_buf      : 1;$/;"	m	struct:disp_db_buf_cntl_wr_t
en_dummy_val	w100fb.h	/^	u32 en_dummy_val                  : 1;$/;"	m	struct:cif_write_dbg_t
en_dword_split_to_rbbm	w100fb.h	/^	u32 en_dword_split_to_rbbm        : 1;$/;"	m	struct:cif_write_dbg_t
en_graphic_crtc	w100fb.h	/^	u32 en_graphic_crtc   : 1;$/;"	m	struct:graphic_ctrl_t_w100
en_graphic_crtc	w100fb.h	/^	u32 en_graphic_crtc   : 1;$/;"	m	struct:graphic_ctrl_t_w32xx
en_graphic_req	w100fb.h	/^	u32 en_graphic_req    : 1;$/;"	m	struct:graphic_ctrl_t_w100
en_graphic_req	w100fb.h	/^	u32 en_graphic_req    : 1;$/;"	m	struct:graphic_ctrl_t_w32xx
en_graphic_req_video	w100fb.h	/^	u32 en_graphic_req_video  : 1;$/;"	m	struct:video_ctrl_t
en_halt_when_reqi_err	w100fb.h	/^	u32 en_halt_when_reqi_err         : 1;$/;"	m	struct:cif_write_dbg_t
en_one_clk_setup_before_wait	w100fb.h	/^	u32 en_one_clk_setup_before_wait  : 1;$/;"	m	struct:cif_cntl_t
en_overwrite_straps	w100fb.h	/^	u32 en_overwrite_straps      : 1;$/;"	m	struct:cif_cntl_t
en_read_buf_mode	w100fb.h	/^	unsigned char en_read_buf_mode   : 1;$/;"	m	struct:cpu_defaults_t
en_upper_load_cond	w100fb.h	/^	u32 en_upper_load_cond            : 1;$/;"	m	struct:cif_write_dbg_t
en_uv_hblend	w100fb.h	/^	u32 en_uv_hblend     : 1;$/;"	m	struct:video_ctrl_t
en_video_crtc	w100fb.h	/^	u32 en_video_crtc    : 1;$/;"	m	struct:video_ctrl_t
en_video_req	w100fb.h	/^	u32 en_video_req     : 1;$/;"	m	struct:video_ctrl_t
en_wait_timeout	w100fb.h	/^	u32 en_wait_timeout          : 1;$/;"	m	struct:cif_cntl_t
en_wait_to_compensate_dq_prop_dly	w100fb.h	/^	u32 en_wait_to_compensate_dq_prop_dly  : 1;$/;"	m	struct:cif_cntl_t
en_wr_buf_dbg_load	w100fb.h	/^	u32 en_wr_buf_dbg_load            : 1;$/;"	m	struct:cif_write_dbg_t
en_wr_buf_dbg_path	w100fb.h	/^	u32 en_wr_buf_dbg_path            : 1;$/;"	m	struct:cif_write_dbg_t
enable	au1200fb.c	/^	unsigned int enable;$/;"	m	struct:au1200_lcd_window_regs_t	file:
enable	pmag-aa-fb.c	/^	int enable;$/;"	m	struct:aafb_cursor	file:
enable	stifb.c	/^		unsigned enable              :  1;$/;"	m	struct:__anon113::__anon114	file:
enable_be_int	sticore.h	/^	u32 enable_be_int : 1;	\/* enable bus error timer interrupt *\/$/;"	m	struct:sti_init_flags
enable_be_timer	sticore.h	/^	u32 enable_be_timer : 1; \/* enable bus error timer *\/$/;"	m	struct:sti_init_flags
enable_clocks	mbx/mbxfb.c	/^static void enable_clocks(struct fb_info *fbi)$/;"	f	file:
enable_controller	mbx/mbxfb.c	/^static void __devinit enable_controller(struct fb_info *fbi)$/;"	f	file:
enable_controller	omap/lcdc.c	/^static void enable_controller(void)$/;"	f	file:
enable_crt	geode/geodefb.h	/^	int enable_crt;$/;"	m	struct:geodefb_par
enable_digit_clocks	omap/dispc.c	/^static void enable_digit_clocks(int enable)$/;"	f	file:
enable_extregs	cyber2000fb.h	/^	void (*enable_extregs)(struct cfb_info *);$/;"	m	struct:cyberpro_info
enable_hrsize	jz4750_ipu.h	213;"	d
enable_interface_clocks	omap/dispc.c	/^static void enable_interface_clocks(int enable)$/;"	f	file:
enable_ipu	jz4750_ipu.h	156;"	d
enable_ipu_addrsel	jz4750_ipu.h	141;"	d
enable_ipu_direct	jz4750_ipu.h	150;"	d
enable_irq	jz4750_ipu.h	204;"	d
enable_irqs	omap/lcdc.c	/^static void inline enable_irqs(int mask)$/;"	f	file:
enable_lcd_clocks	omap/dispc.c	/^static void enable_lcd_clocks(int enable)$/;"	f	file:
enable_mmio	cyblafb.c	/^static void enable_mmio(void)$/;"	f	file:
enable_mmio	tridentfb.c	/^static inline void enable_mmio(void)$/;"	f	file:
enable_mp	nvidia/nv_hw.c	/^	char enable_mp;$/;"	m	struct:__anon36	file:
enable_mp	nvidia/nv_hw.c	/^	char enable_mp;$/;"	m	struct:__anon38	file:
enable_mp	riva/riva_hw.c	/^  char enable_mp;$/;"	m	struct:__anon83	file:
enable_mp	riva/riva_hw.c	/^  char enable_mp;$/;"	m	struct:__anon85	file:
enable_mp	riva/riva_hw.c	/^  char enable_mp;$/;"	m	struct:__anon87	file:
enable_rfbi_mode	omap/dispc.c	/^static void enable_rfbi_mode(int enable)$/;"	f	file:
enable_tearsync	omap/blizzard.c	/^static void enable_tearsync(int y, int width, int height, int screen_height,$/;"	f	file:
enable_tearsync	omap/hwa742.c	/^static void enable_tearsync(int y, int width, int height, int screen_height,$/;"	f	file:
enable_video	nvidia/nv_hw.c	/^	char enable_video;$/;"	m	struct:__anon36	file:
enable_video	nvidia/nv_hw.c	/^	char enable_video;$/;"	m	struct:__anon38	file:
enable_video	riva/riva_hw.c	/^  char enable_video;$/;"	m	struct:__anon83	file:
enable_video	riva/riva_hw.c	/^  char enable_video;$/;"	m	struct:__anon85	file:
enable_video	riva/riva_hw.c	/^  char enable_video;$/;"	m	struct:__anon87	file:
enable_vrsize	jz4750_ipu.h	216;"	d
enable_yuv_ready	jz4750_ipu.h	144;"	d
enabled_irqs	omap/dispc.c	/^	unsigned long	enabled_irqs;$/;"	m	struct:__anon50	file:
enabled_planes	omap/blizzard.c	/^	int			enabled_planes;$/;"	m	struct:blizzard_struct	file:
encode_fix	atafb.c	/^	int (*encode_fix)(struct fb_fix_screeninfo *fix,$/;"	m	struct:fb_hwswitch	file:
encode_fix	i810/i810_main.c	/^static int encode_fix(struct fb_fix_screeninfo *fix, struct fb_info *info)$/;"	f	file:
encode_var	atafb.c	/^	int (*encode_var)(struct fb_var_screeninfo *var,$/;"	m	struct:fb_hwswitch	file:
end	omap/blizzard.c	/^	int	end;$/;"	m	struct:blizzard_reg_list	file:
end_iring	i810/i810_accel.c	/^static inline void end_iring(struct i810fb_par *par)$/;"	f	file:
eng_cntl_t	w100fb.h	/^struct eng_cntl_t {$/;"	s
eng_cntl_u	w100fb.h	/^union eng_cntl_u {$/;"	u
eng_ev_busy	w100fb.h	/^	u32 eng_ev_busy     : 1;$/;"	m	struct:rbbm_status_t
eng_oper	tridentfb.c	/^static unsigned char eng_oper;	\/* engine operation... *\/$/;"	v	file:
engine_en	riva/riva_hw.c	/^  char engine_en;$/;"	m	struct:__anon81	file:
engineok	sis/sis.h	/^	int		engineok;$/;"	m	struct:sis_video_info
entry	omap/blizzard.c	/^	struct list_head entry;$/;"	m	struct:blizzard_request	typeref:struct:blizzard_request::list_head	file:
entry	omap/hwa742.c	/^	struct list_head entry;$/;"	m	struct:hwa742_request	typeref:struct:hwa742_request::list_head	file:
epson1355_par	epson1355fb.c	/^struct epson1355_par {$/;"	s	file:
epson1355_read_reg	epson1355fb.c	/^static inline u8 epson1355_read_reg(struct epson1355_par *par, int index)$/;"	f	file:
epson1355_read_reg16	epson1355fb.c	/^static inline u16 epson1355_read_reg16(struct epson1355_par *par, int index)$/;"	f	file:
epson1355_read_reg20	epson1355fb.c	/^static inline u32 epson1355_read_reg20(struct epson1355_par *par, int index)$/;"	f	file:
epson1355_write_reg	epson1355fb.c	/^static inline void epson1355_write_reg(struct epson1355_par *par, u8 data, int index)$/;"	f	file:
epson1355_write_reg16	epson1355fb.c	/^static inline void epson1355_write_reg16(struct epson1355_par *par, u16 data, int index)$/;"	f	file:
epson1355_write_reg20	epson1355fb.c	/^static inline void epson1355_write_reg20(struct epson1355_par *par, u32 data, int index)$/;"	f	file:
epson1355fb_blank	epson1355fb.c	/^static int epson1355fb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
epson1355fb_device	epson1355fb.c	/^static struct platform_device *epson1355fb_device;$/;"	v	typeref:struct:platform_device	file:
epson1355fb_driver	epson1355fb.c	/^static struct platform_driver epson1355fb_driver = {$/;"	v	typeref:struct:platform_driver	file:
epson1355fb_exit	epson1355fb.c	/^module_exit(epson1355fb_exit);$/;"	v
epson1355fb_exit	epson1355fb.c	/^static void __exit epson1355fb_exit(void)$/;"	f	file:
epson1355fb_fb_readl	epson1355fb.c	/^static inline unsigned long epson1355fb_fb_readl(const unsigned long *a)$/;"	f	file:
epson1355fb_fb_writel	epson1355fb.c	/^static inline void epson1355fb_fb_writel(unsigned long v, unsigned long *a)$/;"	f	file:
epson1355fb_fbops	epson1355fb.c	/^static struct fb_ops epson1355fb_fbops = {$/;"	v	typeref:struct:fb_ops	file:
epson1355fb_init	epson1355fb.c	/^int __init epson1355fb_init(void)$/;"	f
epson1355fb_init	epson1355fb.c	/^module_init(epson1355fb_init);$/;"	v
epson1355fb_pan_display	epson1355fb.c	/^static int epson1355fb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
epson1355fb_probe	epson1355fb.c	/^int __init epson1355fb_probe(struct platform_device *dev)$/;"	f
epson1355fb_read	epson1355fb.c	/^epson1355fb_read(struct fb_info *info, char *buf, size_t count, loff_t * ppos)$/;"	f	file:
epson1355fb_remove	epson1355fb.c	/^static int epson1355fb_remove(struct platform_device *dev)$/;"	f	file:
epson1355fb_setcolreg	epson1355fb.c	/^static int epson1355fb_setcolreg(unsigned regno, unsigned r, unsigned g,$/;"	f	file:
epson1355fb_write	epson1355fb.c	/^epson1355fb_write(struct fb_info *info, const char *buf,$/;"	f	file:
epson_sendbyte	omap/lcd_sx1.c	/^static void epson_sendbyte(int flag, unsigned char byte)$/;"	f	file:
erc_idle_reg_wr	w100fb.h	/^	u32 erc_idle_reg_wr          : 1;$/;"	m	struct:eng_cntl_t
erc_reg_rd_ws	w100fb.h	/^	u32 erc_reg_rd_ws            : 1;$/;"	m	struct:eng_cntl_t
erc_reg_wr_ws	w100fb.h	/^	u32 erc_reg_wr_ws            : 1;$/;"	m	struct:eng_cntl_t
err_global	w100fb.h	/^	u32 err_global                    : 1;$/;"	m	struct:cif_write_dbg_t
err_load_when_ful_a	w100fb.h	/^	u32 err_load_when_ful_a          : 1;$/;"	m	struct:cif_read_dbg_t
err_load_when_ful_b	w100fb.h	/^	u32 err_load_when_ful_b          : 1;$/;"	m	struct:cif_read_dbg_t
err_rd_tag_is_3	w100fb.h	/^	u32 err_rd_tag_is_3              : 1;$/;"	m	struct:cif_read_dbg_t
err_reqi_during_idle_clk	w100fb.h	/^	u32 err_reqi_during_idle_clk      : 1;$/;"	m	struct:cif_write_dbg_t
err_two_reqi_during_ful	w100fb.h	/^	u32 err_two_reqi_during_ful       : 1;$/;"	m	struct:cif_write_dbg_t
errata	aty/radeonfb.h	/^	unsigned int		errata;$/;"	m	struct:radeonfb_info
errno	sticore.h	/^	s32 errno;		\/* error number on failure *\/$/;"	m	struct:sti_blkmv_outptr
errno	sticore.h	/^	s32 errno;		\/* error number on failure *\/$/;"	m	struct:sti_conf_outptr
errno	sticore.h	/^	s32 errno;		\/* error number on failure *\/$/;"	m	struct:sti_font_outptr
errno	sticore.h	/^	s32 errno;		\/* error number on failure *\/$/;"	m	struct:sti_init_outptr
error_int	pnx4008/dum.h	/^	int error_int;$/;"	m	struct:dum_setup
excep_hdlr	sticore.h	/^	u32 excep_hdlr;$/;"	m	struct:sti_rom
excep_hdlr_addr	sticore.h	/^	u32 excep_hdlr_addr;$/;"	m	struct:sti_rom
exit	pvr2fb.c	/^	void (*exit)(void);$/;"	m	struct:pvr2_board	file:
exit_one	pmag-aa-fb.c	/^static int __exit exit_one(int slot)$/;"	f	file:
expand16_2col2mask	atafb_utils.h	/^static inline void expand16_2col2mask(u8 fg, u8 bg, u32 fgm[], u32 bgm[])$/;"	f
expand16_col2mask	atafb_utils.h	/^static inline void expand16_col2mask(u8 c, u32 m[])$/;"	f
expand8_2col2mask	atafb_utils.h	/^static inline void expand8_2col2mask(u8 fg, u8 bg, u32 fgm[], u32 bgm[])$/;"	f
expand8_col2mask	atafb_utils.h	/^static inline void expand8_col2mask(u8 c, u32 m[])$/;"	f
expand_color	arkfb.c	/^static inline u32 expand_color(u32 c)$/;"	f	file:
expand_color	s3fb.c	/^static inline u32 expand_color(u32 c)$/;"	f	file:
expand_color	vt8623fb.c	/^static inline u32 expand_color(u32 c)$/;"	f	file:
expand_one_line	amifb.c	/^static inline void expand_one_line(int bpp, unsigned long next_plane,$/;"	f	file:
expand_pixel	arkfb.c	/^static inline u32 expand_pixel(u32 c)$/;"	f	file:
expand_pixel	s3fb.c	/^static inline u32 expand_pixel(u32 c)$/;"	f	file:
expand_pixel	vt8623fb.c	/^static inline u32 expand_pixel(u32 c)$/;"	f	file:
ext	acornfb.h	/^	u_int ext:4;$/;"	m	struct:vidc20_palette
ext	nvidia/nv_type.h	/^	RIVA_HW_STATE ext;$/;"	m	struct:riva_regs
ext	riva/rivafb.h	/^	RIVA_HW_STATE ext;$/;"	m	struct:riva_regs
ext_bus_support	sticore.h	/^	 u8 ext_bus_support;$/;"	m	struct:sti_rom
ext_dd_struct	sticore.h	/^	 u8 ext_dd_struct[3];$/;"	m	struct:sti_rom
ext_decode_var	atafb.c	/^static int ext_decode_var(struct fb_var_screeninfo *var, struct atafb_par *par)$/;"	f	file:
ext_detect	atafb.c	/^static int ext_detect(void)$/;"	f	file:
ext_encode_fix	atafb.c	/^static int ext_encode_fix(struct fb_fix_screeninfo *fix, struct atafb_par *par)$/;"	f	file:
ext_encode_var	atafb.c	/^static int ext_encode_var(struct fb_var_screeninfo *var, struct atafb_par *par)$/;"	f	file:
ext_flip	ps3fb.c	/^	atomic_t ext_flip;	\/* on\/off flip with vsync *\/$/;"	m	struct:ps3fb_priv	file:
ext_get_par	atafb.c	/^static void ext_get_par(struct atafb_par *par)$/;"	f	file:
ext_mode	omap/dispc.c	/^	int		ext_mode;$/;"	m	struct:__anon50	file:
ext_mode	omap/lcdc.c	/^	int			ext_mode;$/;"	m	struct:omap_lcd_controller	file:
ext_ptr	sticore.h	/^	u32 ext_ptr;			\/* pointer to extended glob_cfg data structure *\/$/;"	m	struct:sti_glob_cfg
ext_ptr	sticore.h	/^	u32 ext_ptr;		\/* pointer to extended init_graph inptr data structure*\/$/;"	m	struct:sti_init_inptr
ext_ptr	sticore.h	/^	u32 ext_ptr;		\/* pointer to future data *\/$/;"	m	struct:sti_conf_outptr
ext_set_par	atafb.c	/^static void ext_set_par(struct atafb_par *par)$/;"	f	file:
ext_setcolreg	atafb.c	/^static int ext_setcolreg(unsigned int regno, unsigned int red,$/;"	f	file:
ext_switch	atafb.c	/^static struct fb_hwswitch ext_switch = {$/;"	v	typeref:struct:fb_hwswitch	file:
ext_vert_stretch	aty/atyfb.h	/^	u32 ext_vert_stretch;$/;"	m	struct:crtc
ext_vpll_cntl	aty/atyfb.h	/^	u8 ext_vpll_cntl;$/;"	m	struct:pll_ct
extent	leo.c	/^	u32			extent;$/;"	m	struct:leo_par	file:
extent	leo.c	/^	u32	extent;		\/* Copy\/Scroll\/Fill size (SS0 only) *\/$/;"	m	struct:leo_ld	file:
extent	leo.c	/^	u32	extent;$/;"	m	struct:leo_lc_ss0_usr	file:
external	neofb.c	/^static int external;$/;"	v	file:
external_addr	atafb.c	/^static void *external_addr;$/;"	v	file:
external_bitspercol	atafb.c	/^static unsigned int external_bitspercol = 6;$/;"	v	file:
external_card_type	atafb.c	/^static enum cardtype external_card_type = IS_VGA;$/;"	v	typeref:enum:cardtype	file:
external_depth	atafb.c	/^static unsigned int external_depth;$/;"	v	file:
external_len	atafb.c	/^static unsigned long external_len;$/;"	v	file:
external_pmode	atafb.c	/^static int external_pmode;$/;"	v	file:
external_vgaiobase	atafb.c	/^static unsigned long external_vgaiobase;$/;"	v	file:
external_xres	atafb.c	/^static unsigned int external_xres;$/;"	v	file:
external_xres_virtual	atafb.c	/^static unsigned int external_xres_virtual;$/;"	v	file:
external_yres	atafb.c	/^static unsigned int external_yres;$/;"	v	file:
extif	omap/blizzard.c	/^	struct lcd_ctrl_extif	*extif;$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::lcd_ctrl_extif	file:
extif	omap/hwa742.c	/^	struct lcd_ctrl_extif	*extif;$/;"	m	struct:__anon49	typeref:struct:__anon49::lcd_ctrl_extif	file:
extif_clk_div	omap/blizzard.c	/^	int			extif_clk_div;$/;"	m	struct:blizzard_struct	file:
extif_clk_period	omap/blizzard.c	/^	u32			extif_clk_period;$/;"	m	struct:blizzard_struct	file:
extif_clk_period	omap/hwa742.c	/^	u32			extif_clk_period;$/;"	m	struct:__anon49	file:
extra	nvidia/nv_type.h	/^	u32 extra;$/;"	m	struct:_riva_hw_state
extra	riva/riva_hw.h	/^    U032 extra;$/;"	m	struct:_riva_hw_state
extseqmisc	cyber2000fb.c	/^	u_char	extseqmisc;$/;"	m	struct:par_info	file:
f	atafb.c	/^	unsigned long f;	\/* f\/[Hz] *\/$/;"	m	struct:pixel_clock	file:
f	w100fb.h	/^	struct active_h_disp_t f;$/;"	m	union:active_h_disp_u	typeref:struct:active_h_disp_u::active_h_disp_t
f	w100fb.h	/^	struct active_v_disp_t f;$/;"	m	union:active_v_disp_u	typeref:struct:active_v_disp_u::active_v_disp_t
f	w100fb.h	/^	struct cfgreg_base_t f;$/;"	m	union:cfgreg_base_u	typeref:struct:cfgreg_base_u::cfgreg_base_t
f	w100fb.h	/^	struct cif_cntl_t f;$/;"	m	union:cif_cntl_u	typeref:struct:cif_cntl_u::cif_cntl_t
f	w100fb.h	/^	struct cif_io_t f;$/;"	m	union:cif_io_u	typeref:struct:cif_io_u::cif_io_t
f	w100fb.h	/^	struct cif_read_dbg_t f;$/;"	m	union:cif_read_dbg_u	typeref:struct:cif_read_dbg_u::cif_read_dbg_t
f	w100fb.h	/^	struct cif_write_dbg_t f;$/;"	m	union:cif_write_dbg_u	typeref:struct:cif_write_dbg_u::cif_write_dbg_t
f	w100fb.h	/^	struct clk_pin_cntl_t f;$/;"	m	union:clk_pin_cntl_u	typeref:struct:clk_pin_cntl_u::clk_pin_cntl_t
f	w100fb.h	/^	struct clk_test_cntl_t f;$/;"	m	union:clk_test_cntl_u	typeref:struct:clk_test_cntl_u::clk_test_cntl_t
f	w100fb.h	/^	struct cpu_defaults_t f;$/;"	m	union:cpu_defaults_u	typeref:struct:cpu_defaults_u::cpu_defaults_t
f	w100fb.h	/^	struct crtc_ss_t f;$/;"	m	union:crtc_ss_u	typeref:struct:crtc_ss_u::crtc_ss_t
f	w100fb.h	/^	struct crtc_total_t f;$/;"	m	union:crtc_total_u	typeref:struct:crtc_total_u::crtc_total_t
f	w100fb.h	/^	struct disp_db_buf_cntl_rd_t f;$/;"	m	union:disp_db_buf_cntl_rd_u	typeref:struct:disp_db_buf_cntl_rd_u::disp_db_buf_cntl_rd_t
f	w100fb.h	/^	struct disp_db_buf_cntl_wr_t f;$/;"	m	union:disp_db_buf_cntl_wr_u	typeref:struct:disp_db_buf_cntl_wr_u::disp_db_buf_cntl_wr_t
f	w100fb.h	/^	struct dp_cntl_dst_dir_t f;$/;"	m	union:dp_cntl_dst_dir_u	typeref:struct:dp_cntl_dst_dir_u::dp_cntl_dst_dir_t
f	w100fb.h	/^	struct dp_cntl_t f;$/;"	m	union:dp_cntl_u	typeref:struct:dp_cntl_u::dp_cntl_t
f	w100fb.h	/^	struct dp_datatype_t f;$/;"	m	union:dp_datatype_u	typeref:struct:dp_datatype_u::dp_datatype_t
f	w100fb.h	/^	struct dp_gui_master_cntl_t f;$/;"	m	union:dp_gui_master_cntl_u	typeref:struct:dp_gui_master_cntl_u::dp_gui_master_cntl_t
f	w100fb.h	/^	struct dp_mix_t f;$/;"	m	union:dp_mix_u	typeref:struct:dp_mix_u::dp_mix_t
f	w100fb.h	/^	struct eng_cntl_t f;$/;"	m	union:eng_cntl_u	typeref:struct:eng_cntl_u::eng_cntl_t
f	w100fb.h	/^	struct gamma_slope_t f;$/;"	m	union:gamma_slope_u	typeref:struct:gamma_slope_u::gamma_slope_t
f	w100fb.h	/^	struct gamma_value1_t f;$/;"	m	union:gamma_value1_u	typeref:struct:gamma_value1_u::gamma_value1_t
f	w100fb.h	/^	struct gamma_value2_t f;$/;"	m	union:gamma_value2_u	typeref:struct:gamma_value2_u::gamma_value2_t
f	w100fb.h	/^	struct graphic_h_disp_t f;$/;"	m	union:graphic_h_disp_u	typeref:struct:graphic_h_disp_u::graphic_h_disp_t
f	w100fb.h	/^	struct graphic_v_disp_t f;$/;"	m	union:graphic_v_disp_u	typeref:struct:graphic_v_disp_u::graphic_v_disp_t
f	w100fb.h	/^	struct intf_cntl_t f;$/;"	m	union:intf_cntl_u	typeref:struct:intf_cntl_u::intf_cntl_t
f	w100fb.h	/^	struct mc_ext_mem_location_t f;$/;"	m	union:mc_ext_mem_location_u	typeref:struct:mc_ext_mem_location_u::mc_ext_mem_location_t
f	w100fb.h	/^	struct mc_fb_location_t f;$/;"	m	union:mc_fb_location_u	typeref:struct:mc_fb_location_u::mc_fb_location_t
f	w100fb.h	/^	struct pclk_cntl_t f;$/;"	m	union:pclk_cntl_u	typeref:struct:pclk_cntl_u::pclk_cntl_t
f	w100fb.h	/^	struct pll_cntl_t f;$/;"	m	union:pll_cntl_u	typeref:struct:pll_cntl_u::pll_cntl_t
f	w100fb.h	/^	struct pll_ref_fb_div_t f;$/;"	m	union:pll_ref_fb_div_u	typeref:struct:pll_ref_fb_div_u::pll_ref_fb_div_t
f	w100fb.h	/^	struct pwrmgt_cntl_t f;$/;"	m	union:pwrmgt_cntl_u	typeref:struct:pwrmgt_cntl_u::pwrmgt_cntl_t
f	w100fb.h	/^	struct rbbm_status_t f;$/;"	m	union:rbbm_status_u	typeref:struct:rbbm_status_u::rbbm_status_t
f	w100fb.h	/^	struct sclk_cntl_t f;$/;"	m	union:sclk_cntl_u	typeref:struct:sclk_cntl_u::sclk_cntl_t
f	w100fb.h	/^	struct video_ctrl_t f;$/;"	m	union:video_ctrl_u	typeref:struct:video_ctrl_u::video_ctrl_t
f	w100fb.h	/^	struct wrap_start_dir_t f;$/;"	m	union:wrap_start_dir_u	typeref:struct:wrap_start_dir_u::wrap_start_dir_t
f	w100fb.h	/^	struct wrap_top_dir_t f;$/;"	m	union:wrap_top_dir_u	typeref:struct:wrap_top_dir_u::wrap_top_dir_t
f030_bus_width	atafb.c	/^static int f030_bus_width;	\/* Falcon ram bus width (for vid_control) *\/$/;"	v	file:
f25	atafb.c	/^} f25 = {$/;"	v	typeref:struct:pixel_clock	file:
f32	atafb.c	/^}, f32 = {$/;"	v	typeref:struct:pixel_clock	file:
f_change_mode	atafb.c	/^static int f_change_mode;$/;"	v	file:
f_count	ps3fb.c	/^	atomic_t f_count;	\/* fb_open count *\/$/;"	m	struct:ps3fb_priv	file:
f_new_mode	atafb.c	/^static struct falcon_hw f_new_mode;$/;"	v	typeref:struct:falcon_hw	file:
f_pan_display	atafb.c	/^static int f_pan_display;$/;"	v	file:
f_refresh	fbcvt.c	/^	u32 f_refresh;$/;"	m	struct:fb_cvt_data	file:
f_shift	atafb.c	/^			short f_shift;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
f_w100	w100fb.h	/^	struct graphic_ctrl_t_w100 f_w100;$/;"	m	union:graphic_ctrl_u	typeref:struct:graphic_ctrl_u::graphic_ctrl_t_w100
f_w32xx	w100fb.h	/^	struct graphic_ctrl_t_w32xx f_w32xx;$/;"	m	union:graphic_ctrl_u	typeref:struct:graphic_ctrl_u::graphic_ctrl_t_w32xx
falcon	atafb.c	/^		} falcon;$/;"	m	union:atafb_par::__anon115	typeref:struct:atafb_par::__anon115::falcon_hw	file:
falcon_blank	atafb.c	/^static int falcon_blank(int blank_mode)$/;"	f	file:
falcon_decode_var	atafb.c	/^static int falcon_decode_var(struct fb_var_screeninfo *var,$/;"	f	file:
falcon_detect	atafb.c	/^static int falcon_detect(void)$/;"	f	file:
falcon_encode_fix	atafb.c	/^static int falcon_encode_fix(struct fb_fix_screeninfo *fix,$/;"	f	file:
falcon_encode_var	atafb.c	/^static int falcon_encode_var(struct fb_var_screeninfo *var,$/;"	f	file:
falcon_get_par	atafb.c	/^static void falcon_get_par(struct atafb_par *par)$/;"	f	file:
falcon_hw	atafb.c	/^		struct falcon_hw {$/;"	s	union:atafb_par::__anon115	file:
falcon_pan_display	atafb.c	/^static int falcon_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
falcon_set_par	atafb.c	/^static void falcon_set_par(struct atafb_par *par)$/;"	f	file:
falcon_setcolreg	atafb.c	/^static int falcon_setcolreg(unsigned int regno, unsigned int red,$/;"	f	file:
falcon_switch	atafb.c	/^static struct fb_hwswitch falcon_switch = {$/;"	v	typeref:struct:fb_hwswitch	file:
falcon_vbl_switcher	atafb.c	/^static irqreturn_t falcon_vbl_switcher(int irq, void *dummy)$/;"	f	file:
falh16_names	atafb.c	/^static char *falh16_names[] = { "falh16", NULL };$/;"	v	file:
falh2_names	atafb.c	/^static char *falh2_names[] = { "falh2", NULL };$/;"	v	file:
family	aty/radeonfb.h	/^	u8			family;$/;"	m	struct:radeonfb_info
fast_imageblit	cfbimgblt.c	/^static inline void fast_imageblit(const struct fb_image *image, struct fb_info *p, $/;"	f	file:
fast_imageblit	sysimgblt.c	/^static void fast_imageblit(const struct fb_image *image, struct fb_info *p,$/;"	f	file:
fast_memmove	atafb_utils.h	/^static inline void fast_memmove(char *dst, const char *src, size_t size)$/;"	f
fastpllclk_show	w100fb.c	/^static ssize_t fastpllclk_show(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
fastpllclk_store	w100fb.c	/^static ssize_t fastpllclk_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
fasttext	s3fb.c	/^static int fasttext = 1;$/;"	v	file:
fb	9331/jz4750_lcd.c	/^	struct fb_info		fb;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::fb_info	file:
fb	bf54x-lq043fb.c	/^	struct fb_info *fb;$/;"	m	struct:bfin_bf54xfb_info	typeref:struct:bfin_bf54xfb_info::fb_info	file:
fb	cyber2000fb.c	/^	struct fb_info		fb;$/;"	m	struct:cfb_info	typeref:struct:cfb_info::fb_info	file:
fb	cyber2000fb.h	/^	char		__iomem *fb;$/;"	m	struct:cyberpro_info
fb	i810/i810.h	/^	struct heap_data         fb;$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::heap_data
fb	intelfb/intelfb.h	/^	struct intelfb_heap_data fb;$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::intelfb_heap_data
fb	jz4740_slcd.c	/^	struct fb_info		fb;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::fb_info	file:
fb	jz4750_lcd.c	/^	struct fb_info		fb;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::fb_info	file:
fb	jzlcd.c	/^	struct fb_info		fb;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::fb_info	file:
fb	l009_bak/jz4750_lcd.c	/^	struct fb_info		fb;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::fb_info	file:
fb	pxafb.h	/^	struct fb_info		fb;$/;"	m	struct:pxafb_info	typeref:struct:pxafb_info::fb_info
fb	sa1100fb.h	/^	struct fb_info		fb;$/;"	m	struct:sa1100fb_info	typeref:struct:sa1100fb_info::fb_info
fb	sm501fb.c	/^	struct fb_info		*fb[2];		\/* fb info for both heads *\/$/;"	m	struct:sm501fb_info	typeref:struct:sm501fb_info::fb_info	file:
fb-objs	Makefile	/^fb-objs                           := $(fb-y)$/;"	m
fb-y	Makefile	/^fb-y                              := fbmem.o fbmon.o fbcmap.o fbsysfs.o \\$/;"	m
fb8_0_off	sunxvr500.c	/^	u32			fb8_0_off;$/;"	m	struct:e3d_info	file:
fb8_1_off	sunxvr500.c	/^	u32			fb8_1_off;$/;"	m	struct:e3d_info	file:
fb8_buf_diff	sunxvr500.c	/^	unsigned long		fb8_buf_diff;$/;"	m	struct:e3d_info	file:
fbResource	matrox/matroxfb_base.h	/^		unsigned int	fbResource;$/;"	m	struct:matrox_fb_info::__anon20
fb_add_videomode	modedb.c	/^EXPORT_SYMBOL(fb_add_videomode);$/;"	v
fb_add_videomode	modedb.c	/^int fb_add_videomode(const struct fb_videomode *mode, struct list_head *head)$/;"	f
fb_addr	pnx4008/sdum.c	/^} fb_addr[] = {$/;"	v	typeref:struct:pnx4008_fb_addr	file:
fb_alloc_cmap	fbcmap.c	/^EXPORT_SYMBOL(fb_alloc_cmap);$/;"	v
fb_alloc_cmap	fbcmap.c	/^int fb_alloc_cmap(struct fb_cmap *cmap, int len, int transp)$/;"	f
fb_alloced	xilinxfb.c	/^	int		fb_alloced;	\/* Flag, was the fb memory alloced? *\/$/;"	m	struct:xilinxfb_drvdata	file:
fb_append_extra_logo	fbmem.c	/^void fb_append_extra_logo(const struct linux_logo *logo, unsigned int n)$/;"	f
fb_base	aty/radeonfb.h	/^	void __iomem		*fb_base;$/;"	m	struct:radeonfb_info
fb_base	sunxvr2500.c	/^	char __iomem		*fb_base;$/;"	m	struct:s3d_info	file:
fb_base	sunxvr500.c	/^	char __iomem		*fb_base;$/;"	m	struct:e3d_info	file:
fb_base_phys	aty/radeonfb.h	/^	unsigned long		fb_base_phys;$/;"	m	struct:radeonfb_info
fb_base_phys	sunxvr2500.c	/^	unsigned long		fb_base_phys;$/;"	m	struct:s3d_info	file:
fb_base_phys	sunxvr500.c	/^	unsigned long		fb_base_phys;$/;"	m	struct:e3d_info	file:
fb_base_reg	sunxvr500.c	/^	u32			fb_base_reg;$/;"	m	struct:e3d_info	file:
fb_bitmask	hpfb.c	/^static unsigned char fb_bitmask;$/;"	v	file:
fb_bl_default_curve	fbsysfs.c	/^EXPORT_SYMBOL_GPL(fb_bl_default_curve);$/;"	v
fb_bl_default_curve	fbsysfs.c	/^void fb_bl_default_curve(struct fb_info *fb_info, u8 off, u8 min, u8 max)$/;"	f
fb_blank	fbmem.c	/^EXPORT_SYMBOL(fb_blank);$/;"	v
fb_blank	fbmem.c	/^fb_blank(struct fb_info *info, int blank)$/;"	f
fb_buffer	bf54x-lq043fb.c	/^	unsigned char *fb_buffer;	\/* RGB Buffer *\/$/;"	m	struct:bfin_bf54xfb_info	file:
fb_check_caps	fbmem.c	/^static int fb_check_caps(struct fb_info *info, struct fb_var_screeninfo *var,$/;"	f	file:
fb_class	fbmem.c	/^EXPORT_SYMBOL(fb_class);$/;"	v
fb_class	fbmem.c	/^struct class *fb_class;$/;"	v	typeref:struct:class
fb_cleanup_device	fbsysfs.c	/^void fb_cleanup_device(struct fb_info *fb_info)$/;"	f
fb_cmap32	fbmem.c	/^struct fb_cmap32 {$/;"	s	file:
fb_cmap_to_user	fbcmap.c	/^int fb_cmap_to_user(const struct fb_cmap *from, struct fb_cmap_user *to)$/;"	f
fb_compat_ioctl	fbmem.c	/^fb_compat_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
fb_compute_bswapmask	fb_draw.h	/^static inline u32 fb_compute_bswapmask(struct fb_info *info)$/;"	f
fb_compute_bswapmask	fb_draw.h	162;"	d
fb_con	console/fbcon.c	/^static const struct consw fb_con = {$/;"	v	typeref:struct:consw	file:
fb_con	console/fbcon.c	/^static const struct consw fb_con;$/;"	v	typeref:struct:consw	file:
fb_console_exit	console/fbcon.c	/^module_exit(fb_console_exit);$/;"	v
fb_console_exit	console/fbcon.c	/^static void __exit fb_console_exit(void)$/;"	f	file:
fb_console_init	console/fbcon.c	/^module_init(fb_console_init);$/;"	v
fb_console_init	console/fbcon.c	/^static int __init fb_console_init(void)$/;"	f	file:
fb_console_setup	console/fbcon.c	/^static int __init fb_console_setup(char *this_opt)$/;"	f	file:
fb_copy_cmap	fbcmap.c	/^EXPORT_SYMBOL(fb_copy_cmap);$/;"	v
fb_copy_cmap	fbcmap.c	/^int fb_copy_cmap(const struct fb_cmap *from, struct fb_cmap *to)$/;"	f
fb_create_modedb	fbmon.c	/^static struct fb_videomode *fb_create_modedb(unsigned char *edid, int *dbsize)$/;"	f	file:
fb_cursorstate	amifb.c	/^struct fb_cursorstate {$/;"	s	file:
fb_cvt_aspect_ratio	fbcvt.c	/^static u32 fb_cvt_aspect_ratio(struct fb_cvt_data *cvt)$/;"	f	file:
fb_cvt_convert_to_mode	fbcvt.c	/^static void fb_cvt_convert_to_mode(struct fb_cvt_data *cvt,$/;"	f	file:
fb_cvt_data	fbcvt.c	/^struct fb_cvt_data {$/;"	s	file:
fb_cvt_hblank	fbcvt.c	/^static u32 fb_cvt_hblank(struct fb_cvt_data *cvt)$/;"	f	file:
fb_cvt_hperiod	fbcvt.c	/^static u32 fb_cvt_hperiod(struct fb_cvt_data *cvt)$/;"	f	file:
fb_cvt_hsync	fbcvt.c	/^static u32 fb_cvt_hsync(struct fb_cvt_data *cvt)$/;"	f	file:
fb_cvt_ideal_duty_cycle	fbcvt.c	/^static u32 fb_cvt_ideal_duty_cycle(struct fb_cvt_data *cvt)$/;"	f	file:
fb_cvt_pixclock	fbcvt.c	/^static u32 fb_cvt_pixclock(struct fb_cvt_data *cvt)$/;"	f	file:
fb_cvt_print_name	fbcvt.c	/^static void fb_cvt_print_name(struct fb_cvt_data *cvt)$/;"	f	file:
fb_cvt_vbi_lines	fbcvt.c	/^static u32 fb_cvt_vbi_lines(struct fb_cvt_data *cvt)$/;"	f	file:
fb_cvt_vbi_tab	fbcvt.c	/^static const unsigned char fb_cvt_vbi_tab[] = {$/;"	v	file:
fb_cvt_vtotal	fbcvt.c	/^static u32 fb_cvt_vtotal(struct fb_cvt_data *cvt)$/;"	f	file:
fb_ddc_read	fb_ddc.c	/^EXPORT_SYMBOL_GPL(fb_ddc_read);$/;"	v
fb_ddc_read	fb_ddc.c	/^unsigned char *fb_ddc_read(struct i2c_adapter *adapter)$/;"	f
fb_dealloc_cmap	fbcmap.c	/^EXPORT_SYMBOL(fb_dealloc_cmap);$/;"	v
fb_dealloc_cmap	fbcmap.c	/^void fb_dealloc_cmap(struct fb_cmap *cmap)$/;"	f
fb_default_cmap	fbcmap.c	/^EXPORT_SYMBOL(fb_default_cmap);$/;"	v
fb_default_cmap	fbcmap.c	/^const struct fb_cmap *fb_default_cmap(int len)$/;"	f
fb_deferred_io_cleanup	fb_defio.c	/^EXPORT_SYMBOL_GPL(fb_deferred_io_cleanup);$/;"	v
fb_deferred_io_cleanup	fb_defio.c	/^void fb_deferred_io_cleanup(struct fb_info *info)$/;"	f
fb_deferred_io_fsync	fb_defio.c	/^EXPORT_SYMBOL_GPL(fb_deferred_io_fsync);$/;"	v
fb_deferred_io_fsync	fb_defio.c	/^int fb_deferred_io_fsync(struct file *file, struct dentry *dentry, int datasync)$/;"	f
fb_deferred_io_init	fb_defio.c	/^EXPORT_SYMBOL_GPL(fb_deferred_io_init);$/;"	v
fb_deferred_io_init	fb_defio.c	/^void fb_deferred_io_init(struct fb_info *info)$/;"	f
fb_deferred_io_mkwrite	fb_defio.c	/^static int fb_deferred_io_mkwrite(struct vm_area_struct *vma,$/;"	f	file:
fb_deferred_io_mmap	fb_defio.c	/^static int fb_deferred_io_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
fb_deferred_io_nopage	fb_defio.c	/^static struct page* fb_deferred_io_nopage(struct vm_area_struct *vma,$/;"	f	file:
fb_deferred_io_vm_ops	fb_defio.c	/^static struct vm_operations_struct fb_deferred_io_vm_ops = {$/;"	v	typeref:struct:vm_operations_struct	file:
fb_deferred_io_work	fb_defio.c	/^static void fb_deferred_io_work(struct work_struct *work)$/;"	f	file:
fb_delete_videomode	modedb.c	/^void fb_delete_videomode(const struct fb_videomode *mode,$/;"	f
fb_destroy_modedb	fbmon.c	/^EXPORT_SYMBOL(fb_destroy_modedb);$/;"	v
fb_destroy_modedb	fbmon.c	/^void fb_destroy_modedb(struct fb_videomode *modedb)$/;"	f
fb_destroy_modelist	modedb.c	/^EXPORT_SYMBOL_GPL(fb_destroy_modelist);$/;"	v
fb_destroy_modelist	modedb.c	/^void fb_destroy_modelist(struct list_head *head)$/;"	f
fb_display	console/fbcon.c	/^static struct display fb_display[MAX_NR_CONSOLES];$/;"	v	typeref:struct:display	file:
fb_do_probe_ddc_edid	fb_ddc.c	/^static unsigned char *fb_do_probe_ddc_edid(struct i2c_adapter *adapter)$/;"	f	file:
fb_do_show_logo	fbmem.c	/^static void fb_do_show_logo(struct fb_info *info, struct fb_image *image,$/;"	f	file:
fb_edid_to_monspecs	fbmon.c	/^EXPORT_SYMBOL(fb_edid_to_monspecs);$/;"	v
fb_edid_to_monspecs	fbmon.c	/^void fb_edid_to_monspecs(unsigned char *edid, struct fb_monspecs *specs)$/;"	f
fb_find_best_display	modedb.c	/^EXPORT_SYMBOL(fb_find_best_display);$/;"	v
fb_find_best_display	modedb.c	/^const struct fb_videomode *fb_find_best_display(const struct fb_monspecs *specs,$/;"	f
fb_find_best_mode	modedb.c	/^EXPORT_SYMBOL(fb_find_best_mode);$/;"	v
fb_find_best_mode	modedb.c	/^const struct fb_videomode *fb_find_best_mode(const struct fb_var_screeninfo *var,$/;"	f
fb_find_logo	logo/logo.c	/^EXPORT_SYMBOL_GPL(fb_find_logo);$/;"	v
fb_find_logo	logo/logo.c	/^const struct linux_logo * __init_refok fb_find_logo(int depth)$/;"	f
fb_find_mode	modedb.c	/^EXPORT_SYMBOL(fb_find_mode);$/;"	v
fb_find_mode	modedb.c	/^int fb_find_mode(struct fb_var_screeninfo *var,$/;"	f
fb_find_mode_cvt	fbcvt.c	/^int fb_find_mode_cvt(struct fb_videomode *mode, int margins, int rb)$/;"	f
fb_find_nearest_mode	modedb.c	/^EXPORT_SYMBOL(fb_find_nearest_mode);$/;"	v
fb_find_nearest_mode	modedb.c	/^const struct fb_videomode *fb_find_nearest_mode(const struct fb_videomode *mode,$/;"	f
fb_firmware_edid	fbmon.c	/^EXPORT_SYMBOL(fb_firmware_edid);$/;"	v
fb_firmware_edid	fbmon.c	/^const unsigned char *fb_firmware_edid(struct device *device)$/;"	f
fb_fix_cursorinfo	amifb.c	/^struct fb_fix_cursorinfo {$/;"	s	file:
fb_fix_screeninfo32	fbmem.c	/^struct fb_fix_screeninfo32 {$/;"	s	file:
fb_flashcursor	console/fbcon.c	/^static void fb_flashcursor(struct work_struct *work)$/;"	f	file:
fb_fops	fbmem.c	/^static const struct file_operations fb_fops = {$/;"	v	typeref:struct:file_operations	file:
fb_get_buffer_offset	fbmem.c	/^EXPORT_SYMBOL(fb_get_buffer_offset);$/;"	v
fb_get_buffer_offset	fbmem.c	/^char* fb_get_buffer_offset(struct fb_info *info, struct fb_pixmap *buf, u32 size)$/;"	f
fb_get_color_depth	fbmem.c	/^EXPORT_SYMBOL(fb_get_color_depth);$/;"	v
fb_get_color_depth	fbmem.c	/^int fb_get_color_depth(struct fb_var_screeninfo *var,$/;"	f
fb_get_fscreeninfo	fbmem.c	/^static int fb_get_fscreeninfo(struct inode *inode, struct file *file,$/;"	f	file:
fb_get_hblank_by_dclk	fbmon.c	/^static u32 fb_get_hblank_by_dclk(u32 dclk, u32 xres)$/;"	f	file:
fb_get_hblank_by_hfreq	fbmon.c	/^static u32 fb_get_hblank_by_hfreq(u32 hfreq, u32 xres)$/;"	f	file:
fb_get_hfreq	fbmon.c	/^static u32 fb_get_hfreq(u32 vfreq, u32 yres)$/;"	f	file:
fb_get_mode	fbmon.c	/^EXPORT_SYMBOL(fb_get_mode);$/;"	v
fb_get_mode	fbmon.c	/^int fb_get_mode(int flags, u32 val, struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f
fb_get_mode	fbmon.c	/^int fb_get_mode(int flags, u32 val, struct fb_var_screeninfo *var,$/;"	f
fb_get_monitor_limits	fbmon.c	/^static int fb_get_monitor_limits(unsigned char *edid, struct fb_monspecs *specs)$/;"	f	file:
fb_get_options	fbmem.c	/^EXPORT_SYMBOL(fb_get_options);$/;"	v
fb_get_options	fbmem.c	/^int fb_get_options(char *name, char **option)$/;"	f
fb_get_vblank	fbmon.c	/^static u32 fb_get_vblank(u32 hfreq)$/;"	f	file:
fb_getput_cmap	fbmem.c	/^static int fb_getput_cmap(struct inode *inode, struct file *file,$/;"	f	file:
fb_h	jz4750_ipu.h	/^	unsigned int fb_h;$/;"	m	struct:ipu_driver_priv
fb_hwswitch	atafb.c	/^static struct fb_hwswitch {$/;"	s	file:
fb_info	68328fb.c	/^static struct fb_info fb_info;$/;"	v	typeref:struct:fb_info	file:
fb_info	acornfb.c	/^static struct fb_info fb_info;$/;"	v	typeref:struct:fb_info	file:
fb_info	amifb.c	/^static struct fb_info fb_info = {$/;"	v	typeref:struct:fb_info	file:
fb_info	atafb.c	/^static struct fb_info fb_info = {$/;"	v	typeref:struct:fb_info	file:
fb_info	au1200fb.c	/^	struct fb_info fb_info;			\/* FB driver info record *\/$/;"	m	struct:au1200fb_device	typeref:struct:au1200fb_device::fb_info	file:
fb_info	g364fb.c	/^static struct fb_info fb_info;$/;"	v	typeref:struct:fb_info	file:
fb_info	hitfb.c	/^static struct fb_info fb_info;$/;"	v	typeref:struct:fb_info	file:
fb_info	hpfb.c	/^static struct fb_info fb_info = {$/;"	v	typeref:struct:fb_info	file:
fb_info	igafb.c	/^struct fb_info fb_info;$/;"	v	typeref:struct:fb_info
fb_info	macfb.c	/^static struct fb_info fb_info;$/;"	v	typeref:struct:fb_info	file:
fb_info	maxinefb.c	/^static struct fb_info fb_info;$/;"	v	typeref:struct:fb_info	file:
fb_info	pvr2fb.c	/^static struct fb_info *fb_info;$/;"	v	typeref:struct:fb_info	file:
fb_info	tridentfb.c	/^static struct fb_info fb_info;$/;"	v	typeref:struct:fb_info	file:
fb_info_control	controlfb.c	/^struct fb_info_control {$/;"	s	file:
fb_info_platinum	platinumfb.c	/^struct fb_info_platinum {$/;"	s	file:
fb_info_valkyrie	valkyriefb.c	/^struct fb_info_valkyrie {$/;"	s	file:
fb_init_device	fbsysfs.c	/^int fb_init_device(struct fb_info *fb_info)$/;"	f
fb_invert_cmaps	fbcmap.c	/^EXPORT_SYMBOL(fb_invert_cmaps);$/;"	v
fb_invert_cmaps	fbcmap.c	/^void fb_invert_cmaps(void)$/;"	f
fb_ioctl	fbmem.c	/^fb_ioctl(struct inode *inode, struct file *file, unsigned int cmd,$/;"	f	file:
fb_ioctl_returntype	pnx4008/fbcommon.h	/^enum fb_ioctl_returntype {$/;"	g
fb_len	au1100fb.h	/^	size_t	      		fb_len;$/;"	m	struct:au1100fb_device
fb_len	au1200fb.c	/^	unsigned int		fb_len;$/;"	m	struct:au1200fb_device	file:
fb_length	pnx4008/sdum.c	/^	long fb_length;$/;"	m	struct:pnx4008_fb_addr	file:
fb_line_length	pmag-aa-fb.c	/^	unsigned long fb_line_length;$/;"	m	struct:aafb_info	file:
fb_list	aty/atyfb_base.c	/^static struct fb_info *fb_list = NULL;$/;"	v	typeref:struct:fb_info	file:
fb_local_base	aty/radeonfb.h	/^	unsigned long		fb_local_base;$/;"	m	struct:radeonfb_info
fb_logo_ex	fbmem.c	/^} fb_logo_ex[FB_LOGO_EX_NUM_MAX];$/;"	v	typeref:struct:logo_data_extra	file:
fb_logo_ex_num	fbmem.c	/^static unsigned int fb_logo_ex_num;$/;"	v	file:
fb_match_mode	modedb.c	/^EXPORT_SYMBOL(fb_match_mode);$/;"	v
fb_match_mode	modedb.c	/^const struct fb_videomode *fb_match_mode(const struct fb_var_screeninfo *var,$/;"	f
fb_mem	au1100fb.h	/^	unsigned char* 		fb_mem;		\/* FrameBuffer memory map *\/$/;"	m	struct:au1100fb_device
fb_mem	au1200fb.c	/^	unsigned char* 		fb_mem;		\/* FrameBuffer memory map *\/$/;"	m	struct:au1200fb_device	file:
fb_memclear	atafb_utils.h	/^static inline void *fb_memclear(void *s, size_t count)$/;"	f
fb_memclear_small	atafb_utils.h	/^static inline void *fb_memclear_small(void *s, size_t count)$/;"	f
fb_memmove	atafb_utils.h	/^static inline void *fb_memmove(void *d, const void *s, size_t count)$/;"	f
fb_memset255	atafb_utils.h	/^static inline void *fb_memset255(void *s, size_t count)$/;"	f
fb_mmap	fbmem.c	/^fb_mmap(struct file *file, struct vm_area_struct * vma)$/;"	f	file:
fb_mode_is_equal	modedb.c	/^EXPORT_SYMBOL(fb_mode_is_equal);$/;"	v
fb_mode_is_equal	modedb.c	/^int fb_mode_is_equal(const struct fb_videomode *mode1,$/;"	f
fb_mode_option	modedb.c	/^const char *fb_mode_option;$/;"	v
fb_new_modelist	fbmem.c	/^int fb_new_modelist(struct fb_info *info)$/;"	f
fb_notifier_call_chain	fb_notify.c	/^EXPORT_SYMBOL_GPL(fb_notifier_call_chain);$/;"	v
fb_notifier_call_chain	fb_notify.c	/^int fb_notifier_call_chain(unsigned long val, void *v)$/;"	f
fb_notifier_callback	backlight/backlight.c	/^static int fb_notifier_callback(struct notifier_block *self,$/;"	f	file:
fb_notifier_callback	backlight/lcd.c	/^static int fb_notifier_callback(struct notifier_block *self,$/;"	f	file:
fb_num	jzlcd.h	/^	int fb_num;$/;"	m	struct:jz_lcd_buffer_addrs_t
fb_offset	platinumfb.h	/^	int	fb_offset;$/;"	m	struct:platinum_regvals
fb_offset	ps3fb.c	/^	unsigned long fb_offset;	\/* start of actual DDR fb *\/$/;"	m	struct:ps3fb_par	file:
fb_open	fbmem.c	/^fb_open(struct inode *inode, struct file *file)$/;"	f	file:
fb_orig_base	controlfb.c	/^	unsigned long		fb_orig_base;$/;"	m	struct:fb_info_control	file:
fb_orig_size	controlfb.c	/^	unsigned long		fb_orig_size;$/;"	m	struct:fb_info_control	file:
fb_owning_channel	pnx4008/sdum.c	/^	int fb_owning_channel[MAX_DUM_CHANNELS];$/;"	m	struct:dum_data	file:
fb_pad_aligned_buffer	fbmem.c	/^EXPORT_SYMBOL(fb_pad_aligned_buffer);$/;"	v
fb_pad_aligned_buffer	fbmem.c	/^void fb_pad_aligned_buffer(u8 *dst, u32 d_pitch, u8 *src, u32 s_pitch, u32 height)$/;"	f
fb_pad_unaligned_buffer	fbmem.c	/^EXPORT_SYMBOL(fb_pad_unaligned_buffer);$/;"	v
fb_pad_unaligned_buffer	fbmem.c	/^void fb_pad_unaligned_buffer(u8 *dst, u32 d_pitch, u8 *src, u32 idx, u32 height,$/;"	f
fb_pan_display	fbmem.c	/^EXPORT_SYMBOL(fb_pan_display);$/;"	v
fb_pan_display	fbmem.c	/^fb_pan_display(struct fb_info *info, struct fb_var_screeninfo *var)$/;"	f
fb_par_control	controlfb.c	/^struct fb_par_control {$/;"	s	file:
fb_par_valkyrie	valkyriefb.c	/^struct fb_par_valkyrie {$/;"	s	file:
fb_parse_edid	fbmon.c	/^EXPORT_SYMBOL(fb_parse_edid);$/;"	v
fb_parse_edid	fbmon.c	/^int fb_parse_edid(unsigned char *edid, struct fb_var_screeninfo *var)$/;"	f
fb_phys	au1100fb.h	/^	dma_addr_t    		fb_phys;$/;"	m	struct:au1100fb_device
fb_phys	au1200fb.c	/^	dma_addr_t    		fb_phys;$/;"	m	struct:au1200fb_device	file:
fb_phys	xilinxfb.c	/^	dma_addr_t	fb_phys;	\/* phys. address of the frame buffer *\/$/;"	m	struct:xilinxfb_drvdata	file:
fb_phys_addr	jzlcd.h	/^	unsigned int fb_phys_addr[CONFIG_JZLCD_FRAMEBUFFER_MAX];$/;"	m	struct:jz_lcd_buffer_addrs_t
fb_phys_addr	mbx/mbxfb.c	/^	unsigned long fb_phys_addr;$/;"	m	struct:mbxfb_info	file:
fb_prepare_extra_logos	fbmem.c	/^static inline int fb_prepare_extra_logos(struct fb_info *info,$/;"	f	file:
fb_prepare_extra_logos	fbmem.c	/^static int fb_prepare_extra_logos(struct fb_info *info, unsigned int height,$/;"	f	file:
fb_prepare_logo	fbmem.c	/^int fb_prepare_logo(struct fb_info *info, int rotate) { return 0; }$/;"	f
fb_prepare_logo	fbmem.c	/^int fb_prepare_logo(struct fb_info *info, int rotate)$/;"	f
fb_read	fbmem.c	/^fb_read(struct file *file, char __user *buf, size_t count, loff_t *ppos)$/;"	f	file:
fb_register_client	fb_notify.c	/^EXPORT_SYMBOL(fb_register_client);$/;"	v
fb_register_client	fb_notify.c	/^int fb_register_client(struct notifier_block *nb)$/;"	f
fb_regs	hpfb.c	/^static unsigned long fb_regs;$/;"	v	file:
fb_release	fbmem.c	/^fb_release(struct inode *inode, struct file *file)$/;"	f	file:
fb_req	mbx/mbxfb.c	/^	struct resource *fb_req;$/;"	m	struct:mbxfb_info	typeref:struct:mbxfb_info::resource	file:
fb_res	mbx/mbxfb.c	/^	struct resource *fb_res;$/;"	m	struct:mbxfb_info	typeref:struct:mbxfb_info::resource	file:
fb_rev_pixels_in_long	fb_draw.h	/^static inline unsigned long fb_rev_pixels_in_long(unsigned long val,$/;"	f
fb_rotate_logo	fbmem.c	/^static void fb_rotate_logo(struct fb_info *info, u8 *dst,$/;"	f	file:
fb_rotate_logo_ccw	fbmem.c	/^static void fb_rotate_logo_ccw(const u8 *in, u8 *out, u32 width, u32 height)$/;"	f	file:
fb_rotate_logo_cw	fbmem.c	/^static void fb_rotate_logo_cw(const u8 *in, u8 *out, u32 width, u32 height)$/;"	f	file:
fb_rotate_logo_ud	fbmem.c	/^static void fb_rotate_logo_ud(const u8 *in, u8 *out, u32 width, u32 height)$/;"	f	file:
fb_set_cmap	fbcmap.c	/^EXPORT_SYMBOL(fb_set_cmap);$/;"	v
fb_set_cmap	fbcmap.c	/^int fb_set_cmap(struct fb_cmap *cmap, struct fb_info *info)$/;"	f
fb_set_logo	fbmem.c	/^static void fb_set_logo(struct fb_info *info,$/;"	f	file:
fb_set_logo_directpalette	fbmem.c	/^static void fb_set_logo_directpalette(struct fb_info *info,$/;"	f	file:
fb_set_logo_truepalette	fbmem.c	/^static void  fb_set_logo_truepalette(struct fb_info *info,$/;"	f	file:
fb_set_logocmap	fbmem.c	/^static void fb_set_logocmap(struct fb_info *info,$/;"	f	file:
fb_set_suspend	fbmem.c	/^EXPORT_SYMBOL(fb_set_suspend);$/;"	v
fb_set_suspend	fbmem.c	/^void fb_set_suspend(struct fb_info *info, int state)$/;"	f
fb_set_user_cmap	fbcmap.c	/^int fb_set_user_cmap(struct fb_cmap_user *cmap, struct fb_info *info)$/;"	f
fb_set_var	fbmem.c	/^EXPORT_SYMBOL(fb_set_var);$/;"	v
fb_set_var	fbmem.c	/^fb_set_var(struct fb_info *info, struct fb_var_screeninfo *var)$/;"	f
fb_shifted_pixels_mask_long	fb_draw.h	/^static inline unsigned long fb_shifted_pixels_mask_long(u32 index, u32 bswapmask)$/;"	f
fb_shifted_pixels_mask_long	fb_draw.h	161;"	d
fb_shifted_pixels_mask_u32	fb_draw.h	/^static inline u32 fb_shifted_pixels_mask_u32(u32 index, u32 bswapmask)$/;"	f
fb_shifted_pixels_mask_u32	fb_draw.h	160;"	d
fb_show_extra_logos	fbmem.c	/^static inline int fb_show_extra_logos(struct fb_info *info, int y, int rotate)$/;"	f	file:
fb_show_extra_logos	fbmem.c	/^static int fb_show_extra_logos(struct fb_info *info, int y, int rotate)$/;"	f	file:
fb_show_logo	fbmem.c	/^EXPORT_SYMBOL(fb_show_logo);$/;"	v
fb_show_logo	fbmem.c	/^int fb_show_logo(struct fb_info *info, int rotate) { return 0; }$/;"	f
fb_show_logo	fbmem.c	/^int fb_show_logo(struct fb_info *info, int rotate)$/;"	f
fb_show_logo_line	fbmem.c	/^static int fb_show_logo_line(struct fb_info *info, int rotate,$/;"	f	file:
fb_size	cyber2000fb.h	/^	unsigned int	fb_size;$/;"	m	struct:cyberpro_info
fb_size	pmag-aa-fb.c	/^	unsigned long fb_size;$/;"	m	struct:aafb_info	file:
fb_size	sunxvr2500.c	/^	unsigned int		fb_size;$/;"	m	struct:s3d_info	file:
fb_size	sunxvr500.c	/^	unsigned int		fb_size;$/;"	m	struct:e3d_info	file:
fb_start	intelfb/intelfb.h	/^	u32 fb_start;$/;"	m	struct:intelfb_info
fb_start	pmag-aa-fb.c	/^	unsigned long fb_start;$/;"	m	struct:aafb_info	file:
fb_sys_read	fb_sys_fops.c	/^EXPORT_SYMBOL_GPL(fb_sys_read);$/;"	v
fb_sys_read	fb_sys_fops.c	/^ssize_t fb_sys_read(struct fb_info *info, char __user *buf, size_t count,$/;"	f
fb_sys_write	fb_sys_fops.c	/^EXPORT_SYMBOL_GPL(fb_sys_write);$/;"	v
fb_sys_write	fb_sys_fops.c	/^ssize_t fb_sys_write(struct fb_info *info, const char __user *buf,$/;"	f
fb_timings_dclk	fbmon.c	/^static void fb_timings_dclk(struct __fb_timings *timings)$/;"	f	file:
fb_timings_hfreq	fbmon.c	/^static void fb_timings_hfreq(struct __fb_timings *timings)$/;"	f	file:
fb_timings_vfreq	fbmon.c	/^static void fb_timings_vfreq(struct __fb_timings *timings)$/;"	f	file:
fb_try_mode	modedb.c	/^static int fb_try_mode(struct fb_var_screeninfo *var, struct fb_info *info,$/;"	f	file:
fb_type	pnx4008/sdum.c	/^	int fb_type;$/;"	m	struct:pnx4008_fb_addr	file:
fb_unregister_client	fb_notify.c	/^EXPORT_SYMBOL(fb_unregister_client);$/;"	v
fb_unregister_client	fb_notify.c	/^int fb_unregister_client(struct notifier_block *nb)$/;"	f
fb_validate_mode	fbmon.c	/^EXPORT_SYMBOL(fb_validate_mode);$/;"	v
fb_validate_mode	fbmon.c	/^int fb_validate_mode(const struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f
fb_var_cursorinfo	amifb.c	/^struct fb_var_cursorinfo {$/;"	s	file:
fb_var_names	atafb.c	/^static char **fb_var_names[] = {$/;"	v	file:
fb_var_to_videomode	modedb.c	/^EXPORT_SYMBOL(fb_var_to_videomode);$/;"	v
fb_var_to_videomode	modedb.c	/^void fb_var_to_videomode(struct fb_videomode *mode,$/;"	f
fb_vbl_detect	console/fbcon.c	/^static irqreturn_t fb_vbl_detect(int irq, void *dummy)$/;"	f	file:
fb_vbl_handler	console/fbcon.c	/^static irqreturn_t fb_vbl_handler(int irq, void *dev_id)$/;"	f	file:
fb_videomode_to_modelist	modedb.c	/^EXPORT_SYMBOL(fb_videomode_to_modelist);$/;"	v
fb_videomode_to_modelist	modedb.c	/^void fb_videomode_to_modelist(const struct fb_videomode *modedb, int num,$/;"	f
fb_videomode_to_var	modedb.c	/^EXPORT_SYMBOL(fb_videomode_to_var);$/;"	v
fb_videomode_to_var	modedb.c	/^void fb_videomode_to_var(struct fb_var_screeninfo *var,$/;"	f
fb_virt	xilinxfb.c	/^	void		*fb_virt;	\/* virt. address of the frame buffer *\/$/;"	m	struct:xilinxfb_drvdata	file:
fb_virt_addr	mbx/mbxfb.c	/^	void __iomem *fb_virt_addr;$/;"	m	struct:mbxfb_info	file:
fb_w	jz4750_ipu.h	/^	unsigned int fb_w;$/;"	m	struct:ipu_driver_priv
fb_write	fbmem.c	/^fb_write(struct file *file, const char __user *buf, size_t count, loff_t *ppos)$/;"	f	file:
fbc	cg6.c	/^	struct cg6_fbc		__iomem *fbc;$/;"	m	struct:cg6_par	typeref:struct:cg6_par::__iomem	file:
fbc	ffb.c	/^	struct ffb_fbc __iomem	*fbc;$/;"	m	struct:ffb_par	typeref:struct:ffb_par::__iomem	file:
fbc	ffb.c	/^	u32	fbc;$/;"	m	struct:ffb_fbc	file:
fbcfg0	ffb.c	/^	u32	fbcfg0;$/;"	m	struct:ffb_fbc	file:
fbcfg1	ffb.c	/^	u32	fbcfg1;$/;"	m	struct:ffb_fbc	file:
fbcfg2	ffb.c	/^	u32	fbcfg2;$/;"	m	struct:ffb_fbc	file:
fbcfg3	ffb.c	/^	u32	fbcfg3;$/;"	m	struct:ffb_fbc	file:
fbcon	matrox/matroxfb_base.h	/^	struct fb_info		fbcon;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::fb_info
fbcon	matrox/matroxfb_crtc2.h	/^	struct fb_info		fbcon;$/;"	m	struct:matroxfb_dh_fb_info	typeref:struct:matroxfb_dh_fb_info::fb_info
fbcon_add_cursor_timer	console/fbcon.c	/^static void fbcon_add_cursor_timer(struct fb_info *info)$/;"	f	file:
fbcon_blank	console/fbcon.c	/^static int fbcon_blank(struct vc_data *vc, int blank, int mode_switch)$/;"	f	file:
fbcon_bmove	console/fbcon.c	/^static void fbcon_bmove(struct vc_data *vc, int sy, int sx, int dy, int dx,$/;"	f	file:
fbcon_bmove_rec	console/fbcon.c	/^static void fbcon_bmove_rec(struct vc_data *vc, struct display *p, int sy, int sx, $/;"	f	file:
fbcon_cfb16_cmap	atafb.c	/^static u16 fbcon_cfb16_cmap[16];$/;"	v	file:
fbcon_clear	console/fbcon.c	/^static void fbcon_clear(struct vc_data *vc, int sy, int sx, int height,$/;"	f	file:
fbcon_clear_margins	console/fbcon.c	/^static void fbcon_clear_margins(struct vc_data *vc, int bottom_only)$/;"	f	file:
fbcon_copy_font	console/fbcon.c	/^static int fbcon_copy_font(struct vc_data *vc, int con)$/;"	f	file:
fbcon_cursor	console/fbcon.c	/^static void fbcon_cursor(struct vc_data *vc, int mode)$/;"	f	file:
fbcon_cursor_noblink	console/fbcon.c	/^static int fbcon_cursor_noblink;$/;"	v	file:
fbcon_deinit	console/fbcon.c	/^static void fbcon_deinit(struct vc_data *vc)$/;"	f	file:
fbcon_deinit_device	console/fbcon.c	/^static void __exit fbcon_deinit_device(void)$/;"	f	file:
fbcon_del_cursor_timer	console/fbcon.c	/^static void fbcon_del_cursor_timer(struct fb_info *info)$/;"	f	file:
fbcon_device	console/fbcon.c	/^static struct device *fbcon_device;$/;"	v	typeref:struct:device	file:
fbcon_do_set_font	console/fbcon.c	/^static int fbcon_do_set_font(struct vc_data *vc, int w, int h,$/;"	f	file:
fbcon_event_notifier	console/fbcon.c	/^static struct notifier_block fbcon_event_notifier = {$/;"	v	typeref:struct:notifier_block	file:
fbcon_event_notify	console/fbcon.c	/^static int fbcon_event_notify(struct notifier_block *self, $/;"	f	file:
fbcon_exit	console/fbcon.c	/^static void fbcon_exit(void)$/;"	f	file:
fbcon_fb_blanked	console/fbcon.c	/^static void fbcon_fb_blanked(struct fb_info *info, int blank)$/;"	f	file:
fbcon_fb_registered	console/fbcon.c	/^static int fbcon_fb_registered(struct fb_info *info)$/;"	f	file:
fbcon_fb_unbind	console/fbcon.c	/^static int fbcon_fb_unbind(int idx)$/;"	f	file:
fbcon_fb_unregistered	console/fbcon.c	/^static int fbcon_fb_unregistered(struct fb_info *info)$/;"	f	file:
fbcon_free_font	console/fbcon.c	/^static void fbcon_free_font(struct display *p)$/;"	f	file:
fbcon_generic_blank	console/fbcon.c	/^static void fbcon_generic_blank(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
fbcon_get_font	console/fbcon.c	/^static int fbcon_get_font(struct vc_data *vc, struct console_font *font)$/;"	f	file:
fbcon_get_requirement	console/fbcon.c	/^static void fbcon_get_requirement(struct fb_info *info,$/;"	f	file:
fbcon_get_rotate	console/fbcon.c	/^static int fbcon_get_rotate(struct fb_info *info)$/;"	f	file:
fbcon_getxy	console/fbcon.c	/^static unsigned long fbcon_getxy(struct vc_data *vc, unsigned long pos,$/;"	f	file:
fbcon_has_exited	console/fbcon.c	/^static int fbcon_has_exited;$/;"	v	file:
fbcon_has_sysfs	console/fbcon.c	/^static int fbcon_has_sysfs;$/;"	v	file:
fbcon_init	console/fbcon.c	/^static void fbcon_init(struct vc_data *vc, int init)$/;"	f	file:
fbcon_init_device	console/fbcon.c	/^static int fbcon_init_device(void)$/;"	f	file:
fbcon_invalid_charcount	console/fbcon.c	/^static int fbcon_invalid_charcount(struct fb_info *info, unsigned charcount)$/;"	f	file:
fbcon_invert_region	console/fbcon.c	/^static void fbcon_invert_region(struct vc_data *vc, u16 * p, int cnt)$/;"	f	file:
fbcon_is_default	console/fbcon.c	/^static int fbcon_is_default = 1; $/;"	v	file:
fbcon_is_inactive	console/fbcon.c	/^static inline int fbcon_is_inactive(struct vc_data *vc, struct fb_info *info)$/;"	f	file:
fbcon_map_override	console/fbcon.c	/^static inline void fbcon_map_override(void)$/;"	f	file:
fbcon_mode_deleted	console/fbcon.c	/^static int fbcon_mode_deleted(struct fb_info *info,$/;"	f	file:
fbcon_modechanged	console/fbcon.c	/^static void fbcon_modechanged(struct fb_info *info)$/;"	f	file:
fbcon_new_modelist	console/fbcon.c	/^static void fbcon_new_modelist(struct fb_info *info)$/;"	f	file:
fbcon_ops	console/fbcon.h	/^struct fbcon_ops {$/;"	s
fbcon_prepare_logo	console/fbcon.c	/^static void fbcon_prepare_logo(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
fbcon_putc	console/fbcon.c	/^static void fbcon_putc(struct vc_data *vc, int c, int ypos, int xpos)$/;"	f	file:
fbcon_putcs	console/fbcon.c	/^static void fbcon_putcs(struct vc_data *vc, const unsigned short *s,$/;"	f	file:
fbcon_redraw	console/fbcon.c	/^static void fbcon_redraw(struct vc_data *vc, struct display *p,$/;"	f	file:
fbcon_redraw_blit	console/fbcon.c	/^static void fbcon_redraw_blit(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
fbcon_redraw_move	console/fbcon.c	/^static void fbcon_redraw_move(struct vc_data *vc, struct display *p,$/;"	f	file:
fbcon_redraw_softback	console/fbcon.c	/^static void fbcon_redraw_softback(struct vc_data *vc, struct display *p,$/;"	f	file:
fbcon_registered	matrox/matroxfb_crtc2.h	/^	int			fbcon_registered;$/;"	m	struct:matroxfb_dh_fb_info
fbcon_resize	console/fbcon.c	/^static int fbcon_resize(struct vc_data *vc, unsigned int width, $/;"	f	file:
fbcon_resumed	console/fbcon.c	/^static void fbcon_resumed(struct fb_info *info)$/;"	f	file:
fbcon_rotate	console/fbcon.c	/^static void fbcon_rotate(struct fb_info *info, u32 rotate)$/;"	f	file:
fbcon_rotate_all	console/fbcon.c	/^static void fbcon_rotate_all(struct fb_info *info, u32 rotate)$/;"	f	file:
fbcon_rotate_ccw	console/fbcon_ccw.c	/^EXPORT_SYMBOL(fbcon_rotate_ccw);$/;"	v
fbcon_rotate_ccw	console/fbcon_ccw.c	/^void fbcon_rotate_ccw(struct fbcon_ops *ops)$/;"	f
fbcon_rotate_cw	console/fbcon_cw.c	/^EXPORT_SYMBOL(fbcon_rotate_cw);$/;"	v
fbcon_rotate_cw	console/fbcon_cw.c	/^void fbcon_rotate_cw(struct fbcon_ops *ops)$/;"	f
fbcon_rotate_font	console/fbcon_rotate.c	/^static int fbcon_rotate_font(struct fb_info *info, struct vc_data *vc)$/;"	f	file:
fbcon_rotate_ud	console/fbcon_ud.c	/^EXPORT_SYMBOL(fbcon_rotate_ud);$/;"	v
fbcon_rotate_ud	console/fbcon_ud.c	/^void fbcon_rotate_ud(struct fbcon_ops *ops)$/;"	f
fbcon_screen_pos	console/fbcon.c	/^static u16 *fbcon_screen_pos(struct vc_data *vc, int offset)$/;"	f	file:
fbcon_scroll	console/fbcon.c	/^static int fbcon_scroll(struct vc_data *vc, int t, int b, int dir,$/;"	f	file:
fbcon_scrolldelta	console/fbcon.c	/^static int fbcon_scrolldelta(struct vc_data *vc, int lines)$/;"	f	file:
fbcon_select_primary	console/fbcon.c	/^static inline void fbcon_select_primary(struct fb_info *info)$/;"	f	file:
fbcon_select_primary	console/fbcon.c	/^static void fbcon_select_primary(struct fb_info *info)$/;"	f	file:
fbcon_set_all_vcs	console/fbcon.c	/^static void fbcon_set_all_vcs(struct fb_info *info)$/;"	f	file:
fbcon_set_bitops	console/bitblit.c	/^EXPORT_SYMBOL(fbcon_set_bitops);$/;"	v
fbcon_set_bitops	console/bitblit.c	/^void fbcon_set_bitops(struct fbcon_ops *ops)$/;"	f
fbcon_set_def_font	console/fbcon.c	/^static int fbcon_set_def_font(struct vc_data *vc, struct console_font *font, char *name)$/;"	f	file:
fbcon_set_disp	console/fbcon.c	/^static void fbcon_set_disp(struct fb_info *info, struct fb_var_screeninfo *var,$/;"	f	file:
fbcon_set_font	console/fbcon.c	/^static int fbcon_set_font(struct vc_data *vc, struct console_font *font, unsigned flags)$/;"	f	file:
fbcon_set_origin	console/fbcon.c	/^static int fbcon_set_origin(struct vc_data *vc)$/;"	f	file:
fbcon_set_palette	console/fbcon.c	/^static int fbcon_set_palette(struct vc_data *vc, unsigned char *table)$/;"	f	file:
fbcon_set_rotate	console/fbcon.h	218;"	d
fbcon_set_rotate	console/fbcon_rotate.c	/^EXPORT_SYMBOL(fbcon_set_rotate);$/;"	v
fbcon_set_rotate	console/fbcon_rotate.c	/^void fbcon_set_rotate(struct fbcon_ops *ops)$/;"	f
fbcon_set_rotation	console/fbcon.c	/^static inline void fbcon_set_rotation(struct fb_info *info)$/;"	f	file:
fbcon_set_tileops	console/tileblit.c	/^EXPORT_SYMBOL(fbcon_set_tileops);$/;"	v
fbcon_set_tileops	console/tileblit.c	/^void fbcon_set_tileops(struct vc_data *vc, struct fb_info *info)$/;"	f
fbcon_sis_copyarea	sis/sis_accel.c	/^void fbcon_sis_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f
fbcon_sis_fillrect	sis/sis_accel.c	/^void fbcon_sis_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f
fbcon_sis_sync	sis/sis_accel.c	/^int fbcon_sis_sync(struct fb_info *info)$/;"	f
fbcon_softback_note	console/fbcon.c	/^static inline void fbcon_softback_note(struct vc_data *vc, int t,$/;"	f	file:
fbcon_softback_size	console/fbcon.c	/^static int fbcon_softback_size = 32768;$/;"	v	file:
fbcon_start	console/fbcon.c	/^static void fbcon_start(void)$/;"	f	file:
fbcon_startup	console/fbcon.c	/^static const char *fbcon_startup(void)$/;"	f	file:
fbcon_suspended	console/fbcon.c	/^static void fbcon_suspended(struct fb_info *info)$/;"	f	file:
fbcon_switch	console/fbcon.c	/^static int fbcon_switch(struct vc_data *vc)$/;"	f	file:
fbcon_takeover	console/fbcon.c	/^static int fbcon_takeover(int show_logo)$/;"	f	file:
fbcon_unbind	console/fbcon.c	/^static inline int fbcon_unbind(void)$/;"	f	file:
fbcon_unbind	console/fbcon.c	/^static int fbcon_unbind(void)$/;"	f	file:
fbcon_update_softback	console/fbcon.c	/^static void fbcon_update_softback(struct vc_data *vc)$/;"	f	file:
fbdev	omap/blizzard.c	/^	struct omapfb_device	*fbdev;$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::omapfb_device	file:
fbdev	omap/dispc.c	/^	struct omapfb_device	*fbdev;$/;"	m	struct:__anon50	typeref:struct:__anon50::omapfb_device	file:
fbdev	omap/hwa742.c	/^	struct omapfb_device	*fbdev;$/;"	m	struct:__anon49	typeref:struct:__anon49::omapfb_device	file:
fbdev	omap/lcdc.c	/^	struct omapfb_device	*fbdev;$/;"	m	struct:omap_lcd_controller	typeref:struct:omap_lcd_controller::omapfb_device	file:
fbdev	omap/rfbi.c	/^	struct omapfb_device *fbdev;$/;"	m	struct:__anon52	typeref:struct:__anon52::omapfb_device	file:
fbdev	omap/sossi.c	/^	struct omapfb_device	*fbdev;$/;"	m	struct:__anon51	typeref:struct:__anon51::omapfb_device	file:
fbdev_panel	omap/omapfb_main.c	/^static struct lcd_panel		*fbdev_panel;$/;"	v	typeref:struct:lcd_panel	file:
fbdev_pdev	omap/omapfb_main.c	/^static struct platform_device	*fbdev_pdev;$/;"	v	typeref:struct:platform_device	file:
fbhw	atafb.c	/^} *fbhw;$/;"	v	typeref:struct:fb_hwswitch	file:
fbinfo2index	au1200fb.c	/^static int fbinfo2index (struct fb_info *fb_info)$/;"	f	file:
fbinfo_cleanup	omap/omapfb_main.c	/^static void fbinfo_cleanup(struct omapfb_device *fbdev, struct fb_info *fbi)$/;"	f	file:
fbinfo_init	omap/omapfb_main.c	/^static int fbinfo_init(struct omapfb_device *fbdev, struct fb_info *info)$/;"	f	file:
fbiogetputcmap	sbuslib.c	/^static int fbiogetputcmap(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
fbiogscursor	sbuslib.c	/^static int fbiogscursor(struct fb_info *info, unsigned long arg)$/;"	f	file:
fbk_divider	aty/radeonfb.h	/^	int fbk_divider;$/;"	m	struct:panel_info
fbmem	sm501fb.c	/^	void __iomem		*fbmem;		\/* remapped framebuffer *\/$/;"	m	struct:sm501fb_info	file:
fbmem_allocated	omap/lcdc.c	/^	int			fbmem_allocated;$/;"	m	struct:omap_lcd_controller	file:
fbmem_exit	fbmem.c	/^fbmem_exit(void)$/;"	f	file:
fbmem_exit	fbmem.c	/^module_exit(fbmem_exit);$/;"	v
fbmem_gart	intelfb/intelfb.h	/^	u8 fbmem_gart;$/;"	m	struct:intelfb_info
fbmem_init	fbmem.c	/^fbmem_init(void)$/;"	f	file:
fbmem_init	fbmem.c	/^module_init(fbmem_init);$/;"	v
fbmem_init	fbmem.c	/^subsys_initcall(fbmem_init);$/;"	v
fbmem_len	sm501fb.c	/^	size_t			 fbmem_len;	\/* length of remapped region *\/$/;"	m	struct:sm501fb_info	file:
fbmem_read_proc	fbmem.c	/^static int fbmem_read_proc(char *buf, char **start, off_t offset,$/;"	f	file:
fbmem_res	sm501fb.c	/^	struct resource		*fbmem_res;	\/* framebuffer resource *\/$/;"	m	struct:sm501fb_info	typeref:struct:sm501fb_info::resource	file:
fbops	intelfb/intelfb.h	/^	struct fb_ops  *fbops;$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::fb_ops
fbops	matrox/matroxfb_base.h	/^	struct fb_ops		fbops;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::fb_ops
fbramid	ffb.c	/^	u32	fbramid;$/;"	m	struct:ffb_fbc	file:
fbramitc	ffb.c	/^	u32	fbramitc;$/;"	m	struct:ffb_fbc	file:
fbramwac	ffb.c	/^	u32	fbramwac;$/;"	m	struct:ffb_fbc	file:
fbregs	au1100fb.c	/^static struct au1100fb_regs fbregs;$/;"	v	typeref:struct:au1100fb_regs	file:
fbsize	bw2.c	/^	unsigned long		fbsize;$/;"	m	struct:bw2_par	file:
fbsize	cg14.c	/^	unsigned long		fbsize;$/;"	m	struct:cg14_par	file:
fbsize	cg3.c	/^	unsigned long		fbsize;$/;"	m	struct:cg3_par	file:
fbsize	cg6.c	/^	unsigned long		fbsize;$/;"	m	struct:cg6_par	file:
fbsize	ffb.c	/^	unsigned long		fbsize;$/;"	m	struct:ffb_par	file:
fbsize	geode/lxfb_core.c	/^static int fbsize;$/;"	v	file:
fbsize	leo.c	/^	unsigned long		fbsize;$/;"	m	struct:leo_par	file:
fbsize	p9100.c	/^	unsigned long		fbsize;$/;"	m	struct:p9100_par	file:
fbsize	tcx.c	/^	unsigned long		fbsize;$/;"	m	struct:tcx_par	file:
fck	omap/sossi.c	/^	struct clk	*fck;$/;"	m	struct:__anon51	typeref:struct:__anon51::clk	file:
fck_hz	omap/sossi.c	/^	unsigned long	fck_hz;$/;"	m	struct:__anon51	file:
fclk	9331/jz4750_lcd.h	/^	unsigned int fclk;	\/* frame clk *\/$/;"	m	struct:jz4750lcd_panel_t
fclk	jz4750_lcd.h	/^	unsigned int fclk;	\/* frame clk *\/$/;"	m	struct:jz4750lcd_panel_t
fclk	jzlcd.c	/^	unsigned int fclk;	\/* frame clk *\/$/;"	m	struct:jzfb_info	file:
fclk	l009_bak/jz4750_lcd.h	/^	unsigned int fclk;	\/* frame clk *\/$/;"	m	struct:jz4750lcd_panel_t
fd_size	console/fbcon.h	/^	u32    fd_size;$/;"	m	struct:fbcon_ops
fdadr	pxafb.h	/^	unsigned int fdadr;$/;"	m	struct:pxafb_dma_descriptor
fdadr0	pxafb.h	/^	dma_addr_t		fdadr0;$/;"	m	struct:pxafb_info
fdadr1	pxafb.h	/^	dma_addr_t		fdadr1;$/;"	m	struct:pxafb_info
feature	sis/sis.h	/^		u8  feature;$/;"	m	struct:sis_video_info::sisfb_monitor
features	aty/atyfb.h	/^	u32 features;$/;"	m	struct:atyfb_par
features	aty/atyfb.h	/^	u8 features;$/;"	m	struct:pll_ct
features	aty/atyfb_base.c	/^	u32 features;$/;"	m	struct:__anon97	file:
features	matrox/matroxfb_base.h	/^			      } features;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon16
feed_div_max	matrox/matroxfb_base.h	/^	unsigned int	feed_div_max;$/;"	m	struct:matrox_pll_features
feed_div_max	matrox/matroxfb_maven.c	/^	unsigned int	feed_div_max;$/;"	m	struct:matrox_pll_features2	file:
feed_div_min	matrox/matroxfb_base.h	/^	unsigned int	feed_div_min;$/;"	m	struct:matrox_pll_features
feed_div_min	matrox/matroxfb_maven.c	/^	unsigned int	feed_div_min;$/;"	m	struct:matrox_pll_features2	file:
feedback_div	aty/radeonfb.h	/^	int		feedback_div;$/;"	m	struct:radeon_regs
feedback_div_2	aty/radeonfb.h	/^	int		feedback_div_2;$/;"	m	struct:radeon_regs
feedback_divider	aty/aty128fb.c	/^	u32 feedback_divider;$/;"	m	struct:aty128_pll	file:
fence	intelfb/intelfb.h	/^	u32 fence[8];$/;"	m	struct:intelfb_hwstate
fence0	i810/i810.h	/^	u32 fence0, hws_pga, dplystas;$/;"	m	struct:state_registers
fetch	cyber2000fb.c	/^	u_int	fetch;$/;"	m	struct:par_info	file:
fetch_hw_state	epson1355fb.c	/^static void __init fetch_hw_state(struct fb_info *info, struct epson1355_par *par)$/;"	f	file:
fext	atafb.c	/^}, fext = {$/;"	v	typeref:struct:pixel_clock	file:
ffb_blank	ffb.c	/^static int ffb_blank(int blank, struct fb_info *info)$/;"	f	file:
ffb_copyarea	ffb.c	/^static void ffb_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f	file:
ffb_dac	ffb.c	/^struct ffb_dac {$/;"	s	file:
ffb_driver	ffb.c	/^static struct of_platform_driver ffb_driver = {$/;"	v	typeref:struct:of_platform_driver	file:
ffb_exit	ffb.c	/^module_exit(ffb_exit);$/;"	v
ffb_exit	ffb.c	/^void __exit ffb_exit(void)$/;"	f
ffb_fbc	ffb.c	/^struct ffb_fbc {$/;"	s	file:
ffb_fillrect	ffb.c	/^static void ffb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
ffb_fixup_var_rgb	ffb.c	/^static void ffb_fixup_var_rgb(struct fb_var_screeninfo *var)$/;"	f	file:
ffb_imageblit	ffb.c	/^static void ffb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
ffb_init	ffb.c	/^int __init ffb_init(void)$/;"	f
ffb_init	ffb.c	/^module_init(ffb_init);$/;"	v
ffb_init_fix	ffb.c	/^static void ffb_init_fix(struct fb_info *info)$/;"	f	file:
ffb_ioctl	ffb.c	/^static int ffb_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
ffb_match	ffb.c	/^static struct of_device_id ffb_match[] = {$/;"	v	typeref:struct:of_device_id	file:
ffb_mmap	ffb.c	/^static int ffb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
ffb_mmap_map	ffb.c	/^static struct sbus_mmap_map ffb_mmap_map[] = {$/;"	v	typeref:struct:sbus_mmap_map	file:
ffb_ops	ffb.c	/^static struct fb_ops ffb_ops = {$/;"	v	typeref:struct:fb_ops	file:
ffb_pan_display	ffb.c	/^static int ffb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
ffb_par	ffb.c	/^struct ffb_par {$/;"	s	file:
ffb_probe	ffb.c	/^static int __devinit ffb_probe(struct of_device *op,$/;"	f	file:
ffb_remove	ffb.c	/^static int __devexit ffb_remove(struct of_device *op)$/;"	f	file:
ffb_rop	ffb.c	/^static __inline__ void ffb_rop(struct ffb_par *par, u32 rop)$/;"	f	file:
ffb_setcolreg	ffb.c	/^static int ffb_setcolreg(unsigned regno,$/;"	f	file:
ffb_switch_from_graph	ffb.c	/^static void ffb_switch_from_graph(struct ffb_par *par)$/;"	f	file:
ffb_sync	ffb.c	/^static int ffb_sync(struct fb_info *p)$/;"	f	file:
fg	cg6.c	/^	u32	fg;$/;"	m	struct:cg6_fbc	file:
fg	ffb.c	/^	u32	fg;$/;"	m	struct:ffb_fbc	file:
fg	leo.c	/^	u32	fg;$/;"	m	struct:leo_ld	file:
fg0	9331/jz4750_lcd.h	/^	struct jz4750lcd_fg_t fg0;	\/* foreground 0 *\/$/;"	m	struct:jz4750lcd_osd_t	typeref:struct:jz4750lcd_osd_t::jz4750lcd_fg_t
fg0	jz4750_lcd.h	/^	struct jz4750lcd_fg_t fg0;	\/* foreground 0 *\/$/;"	m	struct:jz4750lcd_osd_t	typeref:struct:jz4750lcd_osd_t::jz4750lcd_fg_t
fg0	l009_bak/jz4750_lcd.h	/^	struct jz4750lcd_fg_t fg0;	\/* foreground 0 *\/$/;"	m	struct:jz4750lcd_osd_t	typeref:struct:jz4750lcd_osd_t::jz4750lcd_fg_t
fg1	9331/jz4750_lcd.h	/^	struct jz4750lcd_fg_t fg1;	\/* foreground 1 *\/$/;"	m	struct:jz4750lcd_osd_t	typeref:struct:jz4750lcd_osd_t::jz4750lcd_fg_t
fg1	jz4750_lcd.h	/^	struct jz4750lcd_fg_t fg1;	\/* foreground 1 *\/$/;"	m	struct:jz4750lcd_osd_t	typeref:struct:jz4750lcd_osd_t::jz4750lcd_fg_t
fg1	l009_bak/jz4750_lcd.h	/^	struct jz4750lcd_fg_t fg1;	\/* foreground 1 *\/$/;"	m	struct:jz4750lcd_osd_t	typeref:struct:jz4750lcd_osd_t::jz4750lcd_fg_t
fg_cache	ffb.c	/^	u32			fg_cache __attribute__((aligned (8)));$/;"	m	struct:ffb_par	file:
fg_change	9331/jz4750_lcd.h	/^	int fg_change;$/;"	m	struct:jz4750lcd_osd_t
fg_change	jz4750_lcd.h	/^	int fg_change;$/;"	m	struct:jz4750lcd_osd_t
fg_change	l009_bak/jz4750_lcd.h	/^	int fg_change;$/;"	m	struct:jz4750lcd_osd_t
fg_color	sticore.h	/^	u8 fg_color;		\/* foreground color after move *\/$/;"	m	struct:sti_blkmv_inptr
fg_color	sticore.h	/^	u8 fg_color;		\/* foreground color of character *\/$/;"	m	struct:sti_font_inptr
fh	matrox/matroxfb_base.c	/^static unsigned int fh;			\/* "matrox:fh:xxxxxk" *\/$/;"	v	file:
fhc	cg6.c	/^	u32			__iomem *fhc;$/;"	m	struct:cg6_par	file:
fidr	pxafb.h	/^	unsigned int fidr;$/;"	m	struct:pxafb_dma_descriptor
field	ps3fb.c	/^	u32 field;$/;"	m	struct:display_head	file:
field_vsync	ps3fb.c	/^	u32 field_vsync;$/;"	m	struct:display_head	file:
fields	stifb.c	/^	} fields;$/;"	m	union:__anon113	typeref:struct:__anon113::__anon114	file:
fifo	nvidia/nv_type.h	/^	u32 fifo;$/;"	m	struct:_riva_hw_state
fifo_cache	ffb.c	/^	int			fifo_cache;$/;"	m	struct:ffb_par	file:
fifo_depth	aty/aty128fb.c	/^	u32 fifo_depth;$/;"	m	struct:aty128_constants	file:
fifo_reg	aty/aty128fb.c	/^	struct aty128_ddafifo fifo_reg;$/;"	m	struct:aty128fb_par	typeref:struct:aty128fb_par::aty128_ddafifo	file:
fifo_size	aty/atyfb.h	/^	u32 fifo_size;$/;"	m	struct:pll_ct
fifo_slots	aty/aty128fb.c	/^	int fifo_slots;                 \/* free slots in FIFO (64 max) *\/$/;"	m	struct:aty128fb_par	file:
fifo_width	aty/aty128fb.c	/^	u32 fifo_width;$/;"	m	struct:aty128_constants	file:
fifoctrl	au1200fb.h	/^	volatile uint32	fifoctrl;$/;"	m	struct:au1200_lcd
fill	leo.c	/^	u32	fill;$/;"	m	struct:leo_lc_ss0_usr	file:
fill16_col	atafb_utils.h	/^static inline u32 *fill16_col(u32 *dst, int rows, u32 m[])$/;"	f
fill8_2col	atafb_utils.h	/^static inline void fill8_2col(u8 *dst, u8 fg, u8 bg, u32 mask)$/;"	f
fill8_col	atafb_utils.h	/^static inline void fill8_col(u8 *dst, u32 m[])$/;"	f
fill_one_line	amifb.c	/^static inline void fill_one_line(int bpp, unsigned long next_plane,$/;"	f	file:
fill_rect	tridentfb.c	/^	void (*fill_rect) (u32, u32, u32, u32, u32, u32);$/;"	m	struct:accel_switch	file:
fillmode	ffb.c	/^	u32	fillmode;$/;"	m	struct:ffb_fbc	file:
final_bppShift	matrox/matroxfb_base.h	/^	unsigned int	final_bppShift;$/;"	m	struct:matroxfb_par
find_font	console/fonts.c	/^EXPORT_SYMBOL(find_font);$/;"	v
find_font	console/fonts.c	/^const struct font_desc *find_font(const char *name)$/;"	f
find_ipu_ratio_factor	jz4750_android_ipu.c	/^static int find_ipu_ratio_factor(struct ipu_driver_priv *ipu, unsigned int ratio, unsigned int up)$/;"	f	file:
find_vram_size	controlfb.c	/^static void __init find_vram_size(struct fb_info_control *p)$/;"	f	file:
fir_hinc	omap/dispc.c	/^	int		fir_hinc[OMAPFB_PLANE_NUM];$/;"	m	struct:__anon50	file:
fir_vinc	omap/dispc.c	/^	int		fir_vinc[OMAPFB_PLANE_NUM];$/;"	m	struct:__anon50	file:
first_char	sticore.h	/^	u16 first_char;$/;"	m	struct:sti_rom_font
first_fb_vc	console/fbcon.c	/^static int first_fb_vc;$/;"	v	file:
first_gacc	riva/riva_hw.c	/^  char first_gacc;$/;"	m	struct:__anon81	file:
first_macc	riva/riva_hw.c	/^  char first_macc;$/;"	m	struct:__anon81	file:
first_vacc	riva/riva_hw.c	/^  char first_vacc;$/;"	m	struct:__anon81	file:
fix	fbmon.c	/^	u32 fix;$/;"	m	struct:broken_edid	file:
fix_edid	fbmon.c	/^static void fix_edid(unsigned char *edid, int fix)$/;"	f	file:
fixed	intelfb/intelfbdrv.c	/^static int fixed        = 0;$/;"	v	file:
fixed_mode	intelfb/intelfb.h	/^	int fixed_mode;$/;"	m	struct:intelfb_info
fixup_memory_mappings	aty/radeon_base.c	/^static void fixup_memory_mappings(struct radeonfb_info *rinfo)$/;"	f	file:
flag	intelfb/intelfb.h	/^	int flag;$/;"	m	struct:intelfb_info
flag	omap/omapfb_main.c	/^	unsigned long flag;$/;"	m	struct:caps_table_struct	file:
flags	au1200fb.c	/^	unsigned int flags;$/;"	m	struct:au1200_lcd_global_regs_t	file:
flags	au1200fb.c	/^	unsigned int flags;$/;"	m	struct:au1200_lcd_window_regs_t	file:
flags	bw2.c	/^	u32			flags;$/;"	m	struct:bw2_par	file:
flags	cg14.c	/^	u32			flags;$/;"	m	struct:cg14_par	file:
flags	cg3.c	/^	u32			flags;$/;"	m	struct:cg3_par	file:
flags	cg6.c	/^	u32			flags;$/;"	m	struct:cg6_par	file:
flags	console/fbcon.h	/^	int    flags;$/;"	m	struct:fbcon_ops
flags	fbcvt.c	/^	u32 flags;$/;"	m	struct:fb_cvt_data	file:
flags	ffb.c	/^	u32			flags;$/;"	m	struct:ffb_par	file:
flags	intelfb/intelfb.h	/^    int flags;$/;"	m	struct:intelfb_output_rec
flags	leo.c	/^	u32			flags;$/;"	m	struct:leo_par	file:
flags	matrox/matroxfb_base.c	/^	unsigned int flags;$/;"	m	struct:board	file:
flags	omap/blizzard.c	/^	int	flags;$/;"	m	struct:update_param	file:
flags	omap/blizzard.c	/^	unsigned int	 flags;$/;"	m	struct:blizzard_request	file:
flags	omap/hwa742.c	/^	int	flags;$/;"	m	struct:update_param	file:
flags	omap/hwa742.c	/^	unsigned int	 flags;$/;"	m	struct:hwa742_request	file:
flags	p9100.c	/^	u32			flags;$/;"	m	struct:p9100_par	file:
flags	sis/sis_main.h	/^	u16 flags;$/;"	m	struct:_sis_crt2type
flags	tcx.c	/^	u32			flags;$/;"	m	struct:tcx_par	file:
flash_cursor	amifb.c	/^static int flash_cursor(void)$/;"	f	file:
flatPanel	riva/riva_hw.h	/^    U032 flatPanel;$/;"	m	struct:_riva_hw_inst
flat_panel_enabled	gbefb.c	/^static int flat_panel_enabled = 0;$/;"	v	file:
flatpanel_id	sgivwfb.c	/^static int flatpanel_id = -1;$/;"	v	file:
flip_show	w100fb.c	/^static ssize_t flip_show(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
flip_store	w100fb.c	/^static ssize_t flip_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
floor8	arcfb.c	53;"	d	file:
floorXres	arcfb.c	54;"	d	file:
flush_cache	i810/i810_main.h	/^static inline void flush_cache(void)$/;"	f
flush_cache	i810/i810_main.h	60;"	d
fm2fb_blank	fm2fb.c	/^static int fm2fb_blank(int blank, struct fb_info *info)$/;"	f	file:
fm2fb_driver	fm2fb.c	/^static struct zorro_driver fm2fb_driver = {$/;"	v	typeref:struct:zorro_driver	file:
fm2fb_init	fm2fb.c	/^int __init fm2fb_init(void)$/;"	f
fm2fb_init	fm2fb.c	/^module_init(fm2fb_init);$/;"	v
fm2fb_ops	fm2fb.c	/^static struct fb_ops fm2fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
fm2fb_probe	fm2fb.c	/^static int __devinit fm2fb_probe(struct zorro_dev *z,$/;"	f	file:
fm2fb_reg	fm2fb.c	/^static volatile unsigned char *fm2fb_reg;$/;"	v	file:
fm2fb_setcolreg	fm2fb.c	/^static int fm2fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
fm2fb_setup	fm2fb.c	/^int __init fm2fb_setup(char *options)$/;"	f
fmode	amifb.c	/^		u_short fmode;$/;"	m	struct:amifb_par::__anon128	file:
fmode	amifb.c	/^	u_short fmode;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
font	cg6.c	/^	u32	font;$/;"	m	struct:cg6_fbc	file:
font	ffb.c	/^	u32	font;$/;"	m	struct:ffb_fbc	file:
font	sticore.h	/^	struct sti_cooked_font *font;	\/* ptr to selected font (cooked) *\/$/;"	m	struct:sti_struct	typeref:struct:sti_struct::sti_cooked_font
font-objs	console/Makefile	/^font-objs := fonts.o$/;"	m
font_10x18	console/font_10x18.c	/^const struct font_desc font_10x18 = {$/;"	v	typeref:struct:font_desc
font_7x14	console/font_7x14.c	/^const struct font_desc font_7x14 = {$/;"	v	typeref:struct:font_desc
font_acorn_8x8	console/font_acorn_8x8.c	/^const struct font_desc font_acorn_8x8 = {$/;"	v	typeref:struct:font_desc
font_data	console/newport_con.c	/^static unsigned char *font_data[MAX_NR_CONSOLES];$/;"	v	file:
font_height	console/sticore.c	/^				font_height[MAX_STI_ROMS],$/;"	v	file:
font_height	sticore.h	/^	int font_height;$/;"	m	struct:sti_struct
font_index	console/sticore.c	/^static int __devinitdata	font_index[MAX_STI_ROMS],$/;"	v	file:
font_mini_4x6	console/font_mini_4x6.c	/^const struct font_desc font_mini_4x6 = {$/;"	v	typeref:struct:font_desc
font_name	console/sticore.c	/^static char __devinitdata	*font_name[MAX_STI_ROMS] = { "VGA8x16", };$/;"	v	file:
font_pearl_8x8	console/font_pearl_8x8.c	/^const struct font_desc font_pearl_8x8 = {$/;"	v	typeref:struct:font_desc
font_start	sticore.h	/^	struct sti_cooked_font *font_start;$/;"	m	struct:sti_cooked_rom	typeref:struct:sti_cooked_rom::sti_cooked_font
font_start	sticore.h	/^	u32 font_start;$/;"	m	struct:sti_rom
font_start_addr	sticore.h	/^	u32 font_start_addr;	\/* address of font start *\/$/;"	m	struct:sti_font_inptr
font_sun_12x22	console/font_sun12x22.c	/^const struct font_desc font_sun_12x22 = {$/;"	v	typeref:struct:font_desc
font_sun_8x16	console/font_sun8x16.c	/^const struct font_desc font_sun_8x16 = {$/;"	v	typeref:struct:font_desc
font_type	sticore.h	/^	 u8 font_type;		\/* language type *\/$/;"	m	struct:sti_rom_font
font_unp_addr	sticore.h	/^	u32 font_unp_addr;$/;"	m	struct:sti_rom
font_unpmv	sticore.h	/^	u32 font_unpmv;$/;"	m	struct:sti_rom
font_unpmv	sticore.h	/^	unsigned long font_unpmv;$/;"	m	struct:sti_struct
font_vga_6x11	console/font_6x11.c	/^const struct font_desc font_vga_6x11 = {$/;"	v	typeref:struct:font_desc
font_vga_8x16	console/font_8x16.c	/^EXPORT_SYMBOL(font_vga_8x16);$/;"	v
font_vga_8x16	console/font_8x16.c	/^const struct font_desc font_vga_8x16 = {$/;"	v	typeref:struct:font_desc
font_vga_8x8	console/font_8x8.c	/^const struct font_desc font_vga_8x8 = {$/;"	v	typeref:struct:font_desc
font_width	console/sticore.c	/^				font_width[MAX_STI_ROMS];$/;"	v	file:
font_width	sticore.h	/^	int font_width;	$/;"	m	struct:sti_struct
fontbuffer	console/fbcon.h	/^	u8    *fontbuffer;$/;"	m	struct:fbcon_ops
fontdata	console/fbcon.h	/^	u8    *fontdata;$/;"	m	struct:fbcon_ops
fontdata	console/fbcon.h	/^    const u_char *fontdata;$/;"	m	struct:display
fontdata_10x18	console/font_10x18.c	/^static const unsigned char fontdata_10x18[FONTDATAMAX] = {$/;"	v	file:
fontdata_6x11	console/font_6x11.c	/^static const unsigned char fontdata_6x11[FONTDATAMAX] = {$/;"	v	file:
fontdata_7x14	console/font_7x14.c	/^static const unsigned char fontdata_7x14[FONTDATAMAX] = {$/;"	v	file:
fontdata_8x16	console/font_8x16.c	/^static const unsigned char fontdata_8x16[FONTDATAMAX] = {$/;"	v	file:
fontdata_8x8	console/font_8x8.c	/^static const unsigned char fontdata_8x8[FONTDATAMAX] = {$/;"	v	file:
fontdata_mini_4x6	console/font_mini_4x6.c	/^static const unsigned char fontdata_mini_4x6[FONTDATAMAX] = {$/;"	v	file:
fontdata_pearl8x8	console/font_pearl_8x8.c	/^static const unsigned char fontdata_pearl8x8[FONTDATAMAX] = {$/;"	v	file:
fontdata_sun12x22	console/font_sun12x22.c	/^static const unsigned char fontdata_sun12x22[FONTDATAMAX] = {$/;"	v	file:
fontdata_sun8x16	console/font_sun8x16.c	/^static const unsigned char fontdata_sun8x16[FONTDATAMAX] = {$/;"	v	file:
fontinc	ffb.c	/^	u32	fontinc;$/;"	m	struct:ffb_fbc	file:
fontlpat	ffb.c	/^	u32	fontlpat;$/;"	m	struct:ffb_fbc	file:
fontmsk	leo.c	/^	u32 	fontmsk;$/;"	m	struct:leo_lc_ss0_usr	file:
fontname	console/fbcon.c	/^static char fontname[40];$/;"	v	file:
fonts	console/fonts.c	/^static const struct font_desc *fonts[] = {$/;"	v	typeref:struct:font_desc	file:
fontt	leo.c	/^	u32	fontt;$/;"	m	struct:leo_lc_ss0_usr	file:
fontw	ffb.c	/^	u32	fontw;$/;"	m	struct:ffb_fbc	file:
fontxy	ffb.c	/^	u32	fontxy;$/;"	m	struct:ffb_fbc	file:
forceCRTC	nvidia/nv_type.h	/^	u32 forceCRTC;$/;"	m	struct:nvidia_par
forceCRTC	riva/rivafb.h	/^	int forceCRTC;$/;"	m	struct:riva_par
force_3dclk_when_2dclk	w100fb.h	/^	u32 force_3dclk_when_2dclk   : 1;$/;"	m	struct:eng_cntl_t
force_dfp	aty/radeon_base.c	/^static int force_dfp = 0;$/;"	v	file:
force_measure_pll	aty/radeon_base.c	/^static int force_measure_pll = 0;$/;"	v	file:
force_sleep	aty/radeon_base.c	/^static int force_sleep;$/;"	v	file:
forcecol	leo.c	/^	u32	forcecol;	\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
forcecrt1	sis/sis_main.c	/^static int		forcecrt1 = -1;$/;"	v	file:
forcecrt2type	sis/sis_main.c	/^static char		*forcecrt2type = NULL;$/;"	v	file:
format	pnx4008/dum.h	/^	int format;$/;"	m	struct:dum_ch_setup
format	pnx4008/sdum.h	/^	uint16_t format;$/;"	m	struct:cmdstring
four2long	atafb_utils.h	/^static const u32 four2long[] = {$/;"	v
fp	tridentfb.c	/^static int fp;$/;"	v	file:
fp2_gen_cntl	aty/radeonfb.h	/^	u32		fp2_gen_cntl;$/;"	m	struct:radeon_regs
fp2_h_sync_strt_wid	aty/radeonfb.h	/^	u32		fp2_h_sync_strt_wid;$/;"	m	struct:radeon_regs
fp2_v_sync_strt_wid	aty/radeonfb.h	/^	u32		fp2_v_sync_strt_wid;$/;"	m	struct:radeon_regs
fpHeight	nvidia/nv_type.h	/^	int fpHeight;$/;"	m	struct:nvidia_par
fpScaler	nvidia/nv_type.h	/^	int fpScaler;$/;"	m	struct:nvidia_par
fpSyncs	nvidia/nv_type.h	/^	u32 fpSyncs;$/;"	m	struct:nvidia_par
fpWidth	nvidia/nv_type.h	/^	int fpWidth;$/;"	m	struct:nvidia_par
fp_bios_start	aty/radeonfb.h	/^	int			fp_bios_start;$/;"	m	struct:radeonfb_info
fp_crtc_h_total_disp	aty/radeonfb.h	/^	u32 		fp_crtc_h_total_disp;$/;"	m	struct:radeon_regs
fp_crtc_v_total_disp	aty/radeonfb.h	/^	u32		fp_crtc_v_total_disp;$/;"	m	struct:radeon_regs
fp_gen_cntl	aty/radeonfb.h	/^	u32		fp_gen_cntl;$/;"	m	struct:radeon_regs
fp_h_sync_strt_wid	aty/radeonfb.h	/^	u32		fp_h_sync_strt_wid;$/;"	m	struct:radeon_regs
fp_horz_stretch	aty/radeonfb.h	/^	u32		fp_horz_stretch;$/;"	m	struct:radeon_regs
fp_panel_cntl	aty/radeonfb.h	/^	u32		fp_panel_cntl;$/;"	m	struct:radeon_regs
fp_v_sync_strt_wid	aty/radeonfb.h	/^	u32		fp_v_sync_strt_wid;$/;"	m	struct:radeon_regs
fp_vert_stretch	aty/radeonfb.h	/^	u32		fp_vert_stretch;$/;"	m	struct:radeon_regs
fpa0	intelfb/intelfb.h	/^	u32 fpa0;$/;"	m	struct:intelfb_hwstate
fpa1	intelfb/intelfb.h	/^	u32 fpa1;$/;"	m	struct:intelfb_hwstate
fpb0	intelfb/intelfb.h	/^	u32 fpb0;$/;"	m	struct:intelfb_hwstate
fpb1	intelfb/intelfb.h	/^	u32 fpb1;$/;"	m	struct:intelfb_hwstate
frame_buf_offset	aty/mach64_accel.c	/^	u32 frame_buf_offset;$/;"	m	struct:__anon99	file:
frame_buffer	controlfb.c	/^	__u8			__iomem *frame_buffer;$/;"	m	struct:fb_info_control	file:
frame_buffer	platinumfb.c	/^	__u8				__iomem *frame_buffer;$/;"	m	struct:fb_info_platinum	file:
frame_buffer	valkyriefb.c	/^	__u8			__iomem *frame_buffer;$/;"	m	struct:fb_info_valkyrie	file:
frame_buffer_phys	controlfb.c	/^	unsigned long		frame_buffer_phys;$/;"	m	struct:fb_info_control	file:
frame_buffer_phys	igafb.c	/^	unsigned long frame_buffer_phys;$/;"	m	struct:iga_par	file:
frame_buffer_phys	platinumfb.c	/^	unsigned long			frame_buffer_phys;$/;"	m	struct:fb_info_platinum	file:
frame_buffer_phys	valkyriefb.c	/^	unsigned long		frame_buffer_phys;$/;"	m	struct:fb_info_valkyrie	file:
frame_done	jz4750_ipu.h	/^	int frame_done;$/;"	m	struct:ipu_driver_priv
frame_done	omap/dispc.c	/^	struct completion	frame_done;$/;"	m	struct:__anon50	typeref:struct:__anon50::completion	file:
frame_id	9331/jz4750_lcd.h	/^	unsigned int frame_id;  	\/* LCDFIDx *\/ $/;"	m	struct:jz4750_lcd_dma_desc
frame_id	jz4750_lcd.h	/^	unsigned int frame_id;  	\/* LCDFIDx *\/ $/;"	m	struct:jz4750_lcd_dma_desc
frame_id	jzlcd.h	/^	unsigned int frame_id;  \/* LCDFIDx *\/ $/;"	m	struct:lcd_desc
frame_id	l009_bak/jz4750_lcd.h	/^	unsigned int frame_id;  	\/* LCDFIDx *\/ $/;"	m	struct:jz4750_lcd_dma_desc
frame_offset	omap/lcdc.c	/^	unsigned long		frame_offset;$/;"	m	struct:omap_lcd_controller	file:
frame_requested	jz4750_ipu.h	/^	int frame_requested;$/;"	m	struct:ipu_driver_priv
frame_wq	jz4750_ipu.h	/^	wait_queue_head_t frame_wq;$/;"	m	struct:ipu_driver_priv
framebuffer_alloc	fbsysfs.c	/^EXPORT_SYMBOL(framebuffer_alloc);$/;"	v
framebuffer_alloc	fbsysfs.c	/^struct fb_info *framebuffer_alloc(size_t size, struct device *dev)$/;"	f
framebuffer_release	fbsysfs.c	/^EXPORT_SYMBOL(framebuffer_release);$/;"	v
framebuffer_release	fbsysfs.c	/^void framebuffer_release(struct fb_info *info)$/;"	f
frcfg	jz4750_tve.h	/^	unsigned int frcfg;$/;"	m	struct:jz4750tve_info
frcfg	l009_bak/jz4750_tve.h	/^	unsigned int frcfg;$/;"	m	struct:jz4750tve_info
free_fbmem	omap/dispc.c	/^static void free_fbmem(struct omapfb_mem_region *region)$/;"	f	file:
free_fbmem	omap/lcdc.c	/^static void free_fbmem(void)$/;"	f	file:
free_palette_ram	omap/dispc.c	/^static void free_palette_ram(void)$/;"	f	file:
free_palette_ram	omap/lcdc.c	/^static void free_palette_ram(void)$/;"	f	file:
free_ports	bf54x-lq043fb.c	/^static void free_ports(struct bfin_bf54xfb_info *fbi)$/;"	f	file:
free_req	omap/blizzard.c	/^static inline void free_req(struct blizzard_request *req)$/;"	f	file:
free_req	omap/hwa742.c	/^static inline void free_req(struct hwa742_request *req)$/;"	f	file:
free_req_list	omap/blizzard.c	/^	struct list_head	free_req_list;$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::list_head	file:
free_req_list	omap/hwa742.c	/^	struct list_head	free_req_list;$/;"	m	struct:__anon49	typeref:struct:__anon49::list_head	file:
free_unused_pages	acornfb.c	/^free_unused_pages(unsigned int virtual_start, unsigned int virtual_end)$/;"	f	file:
freq	cirrusfb.c	/^	long freq;$/;"	m	struct:cirrusfb_regs	file:
freq	geode/lxfb_ops.c	/^  unsigned int freq;$/;"	m	struct:__anon39	file:
freq	i810/i810_gtf.c	/^   u32 freq;$/;"	m	struct:wm_info	file:
freq_policy	pxafb.h	/^	struct notifier_block	freq_policy;$/;"	m	struct:pxafb_info	typeref:struct:pxafb_info::notifier_block
freq_policy	sa1100fb.h	/^	struct notifier_block	freq_policy;$/;"	m	struct:sa1100fb_info	typeref:struct:sa1100fb_info::notifier_block
freq_ref	sticore.h	/^	s32 freq_ref;			\/* frequency refrence *\/$/;"	m	struct:sti_glob_cfg_ext
freq_transition	pxafb.h	/^	struct notifier_block	freq_transition;$/;"	m	struct:pxafb_info	typeref:struct:pxafb_info::notifier_block
freq_transition	sa1100fb.h	/^	struct notifier_block	freq_transition;$/;"	m	struct:sa1100fb_info	typeref:struct:sa1100fb_info::notifier_block
friendly_boot	sticore.h	/^	 u8 friendly_boot;		\/* in friendly boot mode *\/$/;"	m	struct:sti_glob_cfg_ext
fsa	cg14.c	/^	u16 fsa;	\/* Fault Status Address *\/$/;"	m	struct:cg14_regs	file:
fsadr	pxafb.h	/^	unsigned int fsadr;$/;"	m	struct:pxafb_dma_descriptor
fsr	cg14.c	/^	u8 fsr;	\/* Fault Status Reg *\/$/;"	m	struct:cg14_regs	file:
full_offset	ps3fb.c	/^	unsigned long full_offset;	\/* start of fullscreen DDR fb *\/$/;"	m	struct:ps3fb_par	file:
func_use_count	9331/jz4750_lcd.c	/^	int			func_use_count;$/;"	m	struct:lcd_cfb_info	file:
func_use_count	cyber2000fb.c	/^	int			func_use_count;$/;"	m	struct:cfb_info	file:
func_use_count	jz4740_slcd.c	/^	int			func_use_count;$/;"	m	struct:lcd_cfb_info	file:
func_use_count	jz4750_lcd.c	/^	int			func_use_count;$/;"	m	struct:lcd_cfb_info	file:
func_use_count	jzlcd.c	/^	int			func_use_count;$/;"	m	struct:lcd_cfb_info	file:
func_use_count	l009_bak/jz4750_lcd.c	/^	int			func_use_count;$/;"	m	struct:lcd_cfb_info	file:
future_ptr	sticore.h	/^	u32 future_ptr; 		\/* pointer to future data *\/$/;"	m	struct:sti_glob_cfg_ext
future_ptr	sticore.h	/^	u32 future_ptr; 	\/* pointer to future data *\/$/;"	m	struct:sti_blkmv_flags
future_ptr	sticore.h	/^	u32 future_ptr; 	\/* pointer to future data *\/$/;"	m	struct:sti_blkmv_inptr
future_ptr	sticore.h	/^	u32 future_ptr; 	\/* pointer to future data *\/$/;"	m	struct:sti_blkmv_outptr
future_ptr	sticore.h	/^	u32 future_ptr; 	\/* pointer to future data *\/$/;"	m	struct:sti_conf_flags
future_ptr	sticore.h	/^	u32 future_ptr; 	\/* pointer to future data *\/$/;"	m	struct:sti_conf_inptr
future_ptr	sticore.h	/^	u32 future_ptr; 	\/* pointer to future data *\/$/;"	m	struct:sti_font_flags
future_ptr	sticore.h	/^	u32 future_ptr; 	\/* pointer to future data *\/$/;"	m	struct:sti_font_inptr
future_ptr	sticore.h	/^	u32 future_ptr; 	\/* pointer to future data *\/$/;"	m	struct:sti_font_outptr
future_ptr	sticore.h	/^	u32 future_ptr; 	\/* pointer to future data *\/$/;"	m	struct:sti_init_flags
future_ptr	sticore.h	/^	u32 future_ptr; 	\/* pointer to future data *\/$/;"	m	struct:sti_init_inptr_ext
future_ptr	sticore.h	/^	u32 future_ptr; 	\/* pointer to future data *\/$/;"	m	struct:sti_init_outptr
future_ptr	sticore.h	/^	u32 future_ptr;$/;"	m	struct:sti_conf_outptr_ext
fv	matrox/matroxfb_base.c	/^static unsigned int fv;			\/* "matrox:fv:xxxxx" *\/$/;"	v	file:
fv	matrox/matroxfb_base.h	/^	int	 fv;$/;"	m	struct:mavenregs
fvco_max	gbefb.c	/^	int fvco_max;$/;"	m	struct:gbe_pll_info	file:
fvco_min	gbefb.c	/^	int fvco_min;$/;"	m	struct:gbe_pll_info	file:
fw_blc	i810/i810.h	/^	u32 pixconf, fw_blc, pgtbl_ctl;$/;"	m	struct:state_registers
fw_blc_0	intelfb/intelfb.h	/^	u32 fw_blc_0;$/;"	m	struct:intelfb_hwstate
fw_blc_1	intelfb/intelfb.h	/^	u32 fw_blc_1;$/;"	m	struct:intelfb_hwstate
g	aty/atyfb_base.c	/^	u8 g[2][256];$/;"	m	struct:__anon98	file:
g364fb_blank	g364fb.c	/^static int g364fb_blank(int blank, struct fb_info *info)$/;"	f	file:
g364fb_cursor	g364fb.c	/^int g364fb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f
g364fb_init	g364fb.c	/^int __init g364fb_init(void)$/;"	f
g364fb_init	g364fb.c	/^module_init(g364fb_init);$/;"	v
g364fb_ops	g364fb.c	/^static struct fb_ops g364fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
g364fb_pan_display	g364fb.c	/^static int g364fb_pan_display(struct fb_var_screeninfo *var, $/;"	f	file:
g364fb_setcolreg	g364fb.c	/^static int g364fb_setcolreg(u_int regno, u_int red, u_int green,$/;"	f	file:
g450_addcache	matrox/g450_pll.c	/^static void g450_addcache(struct matrox_pll_cache* ci, unsigned int mnp_key, unsigned int mnp_value) {$/;"	f	file:
g450_checkcache	matrox/g450_pll.c	/^static int g450_checkcache(WPMINFO struct matrox_pll_cache* ci, unsigned int mnp_key) {$/;"	f	file:
g450_cmppll	matrox/g450_pll.c	/^static inline unsigned int g450_cmppll(CPMINFO unsigned int mnp, unsigned int pll) {$/;"	f	file:
g450_compute	matrox/matroxfb_DAC1064.c	/^static int g450_compute(void* out, struct my_timming* m) {$/;"	f	file:
g450_compute_bwlevel	matrox/matroxfb_g450.c	/^static void g450_compute_bwlevel(CPMINFO int *bl, int *wl) {$/;"	f	file:
g450_controls	matrox/matroxfb_g450.c	/^static const struct mctl g450_controls[] =$/;"	v	typeref:struct:mctl	file:
g450_dvi_compute	matrox/matroxfb_g450.c	/^static int g450_dvi_compute(void* md, struct my_timming* mt) {$/;"	f	file:
g450_f2vco	matrox/g450_pll.c	/^static inline unsigned int g450_f2vco(unsigned char p, unsigned int fin) {$/;"	f	file:
g450_findworkingpll	matrox/g450_pll.c	/^static inline unsigned int g450_findworkingpll(WPMINFO unsigned int pll, unsigned int* mnparray, unsigned int mnpcount) {$/;"	f	file:
g450_firstpll	matrox/g450_pll.c	/^static unsigned int g450_firstpll(CPMINFO const struct matrox_pll_limits* pi, unsigned int* vco, unsigned int fout) {$/;"	f	file:
g450_get_ctrl	matrox/matroxfb_g450.c	/^static int g450_get_ctrl(void* md, struct v4l2_control *p) {$/;"	f	file:
g450_isplllocked	matrox/g450_pll.c	/^static inline int g450_isplllocked(CPMINFO unsigned int regidx) {$/;"	f	file:
g450_mclk_init	matrox/matroxfb_DAC1064.c	/^static void g450_mclk_init(WPMINFO2) {$/;"	f	file:
g450_memory_init	matrox/matroxfb_DAC1064.c	/^static void g450_memory_init(WPMINFO2) {$/;"	f	file:
g450_mnp2f	matrox/g450_pll.c	/^EXPORT_SYMBOL(g450_mnp2f);$/;"	v
g450_mnp2f	matrox/g450_pll.c	/^unsigned int g450_mnp2f(CPMINFO unsigned int mnp) {$/;"	f
g450_mnp2vco	matrox/g450_pll.c	/^static unsigned int g450_mnp2vco(CPMINFO unsigned int mnp) {$/;"	f	file:
g450_nextpll	matrox/g450_pll.c	/^static unsigned int g450_nextpll(CPMINFO const struct matrox_pll_limits* pi, unsigned int* fvco, unsigned int mnp) {$/;"	f	file:
g450_preinit	matrox/matroxfb_DAC1064.c	/^static void g450_preinit(WPMINFO2) {$/;"	f	file:
g450_query_ctrl	matrox/matroxfb_g450.c	/^static int g450_query_ctrl(void* md, struct v4l2_queryctrl *p) {$/;"	f	file:
g450_set_ctrl	matrox/matroxfb_g450.c	/^static int g450_set_ctrl(void* md, struct v4l2_control *p) {$/;"	f	file:
g450_set_plls	matrox/matroxfb_DAC1064.c	/^static void g450_set_plls(WPMINFO2) {$/;"	f	file:
g450_setpll	matrox/g450_pll.c	/^static inline unsigned int g450_setpll(CPMINFO unsigned int mnp, unsigned int pll) {$/;"	f	file:
g450_testpll	matrox/g450_pll.c	/^static int g450_testpll(CPMINFO unsigned int mnp, unsigned int pll) {$/;"	f	file:
g450_vco2f	matrox/g450_pll.c	/^static inline unsigned int g450_vco2f(unsigned char p, unsigned int fvco) {$/;"	f	file:
g450dac	matrox/matroxfb_base.h	/^		int		g450dac;$/;"	m	struct:matrox_fb_info::__anon20
g450out	matrox/matroxfb_DAC1064.c	/^static struct matrox_altout g450out = {$/;"	v	typeref:struct:matrox_altout	file:
g_ipu_native_data	jz4750_android_ipu.c	/^struct ipu_driver_priv g_ipu_native_data = $/;"	v	typeref:struct:ipu_driver_priv
gamma	matrox/matroxfb_base.h	/^		int brightness, contrast, saturation, hue, gamma;$/;"	m	struct:matrox_fb_info::__anon11::__anon12
gamma1	w100fb.h	/^	u32 gamma1   : 8;$/;"	m	struct:gamma_value1_t
gamma2	w100fb.h	/^	u32 gamma2   : 8;$/;"	m	struct:gamma_value1_t
gamma3	w100fb.h	/^	u32 gamma3   : 8;$/;"	m	struct:gamma_value1_t
gamma4	w100fb.h	/^	u32 gamma4   : 8;$/;"	m	struct:gamma_value1_t
gamma5	w100fb.h	/^	u32 gamma5   : 8;$/;"	m	struct:gamma_value2_t
gamma6	w100fb.h	/^	u32 gamma6   : 8;$/;"	m	struct:gamma_value2_t
gamma7	w100fb.h	/^	u32 gamma7   : 8;$/;"	m	struct:gamma_value2_t
gamma8	w100fb.h	/^	u32 gamma8   : 8;$/;"	m	struct:gamma_value2_t
gamma_sel	w100fb.h	/^	u32 gamma_sel        : 2;$/;"	m	struct:video_ctrl_t
gamma_slope_t	w100fb.h	/^struct gamma_slope_t {$/;"	s
gamma_slope_u	w100fb.h	/^union gamma_slope_u {$/;"	u
gamma_value1_t	w100fb.h	/^struct gamma_value1_t {$/;"	s
gamma_value1_u	w100fb.h	/^union gamma_value1_u {$/;"	u
gamma_value2_t	w100fb.h	/^struct gamma_value2_t {$/;"	s
gamma_value2_u	w100fb.h	/^union gamma_value2_u {$/;"	u
gbe	gbefb.c	/^static struct sgi_gbe *gbe;$/;"	v	typeref:struct:sgi_gbe	file:
gbe_dma_addr	gbefb.c	/^static dma_addr_t gbe_dma_addr;$/;"	v	file:
gbe_mem	gbefb.c	/^static void *gbe_mem;$/;"	v	file:
gbe_mem_phys	gbefb.c	/^unsigned long gbe_mem_phys;$/;"	v
gbe_mem_size	gbefb.c	/^static unsigned int gbe_mem_size = CONFIG_FB_GBE_MEM * 1024*1024;$/;"	v	file:
gbe_pll_info	gbefb.c	/^struct gbe_pll_info {$/;"	s	file:
gbe_pll_table	gbefb.c	/^static struct gbe_pll_info gbe_pll_table[2] = {$/;"	v	typeref:struct:gbe_pll_info	file:
gbe_reset	gbefb.c	/^static void gbe_reset(void)$/;"	f	file:
gbe_revision	gbefb.c	/^static int gbe_revision;$/;"	v	file:
gbe_set_timing_info	gbefb.c	/^static void gbe_set_timing_info(struct gbe_timing_info *timing)$/;"	f	file:
gbe_tiles	gbefb.c	/^} gbe_tiles;$/;"	v	typeref:struct:__anon142	file:
gbe_turn_off	gbefb.c	/^void gbe_turn_off(void)$/;"	f
gbe_turn_on	gbefb.c	/^static void gbe_turn_on(void)$/;"	f	file:
gbefb_blank	gbefb.c	/^static int gbefb_blank(int blank, struct fb_info *info)$/;"	f	file:
gbefb_check_var	gbefb.c	/^static int gbefb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
gbefb_create_sysfs	gbefb.c	/^static void gbefb_create_sysfs(struct device *dev)$/;"	f	file:
gbefb_device	gbefb.c	/^static struct platform_device *gbefb_device;$/;"	v	typeref:struct:platform_device	file:
gbefb_driver	gbefb.c	/^static struct platform_driver gbefb_driver = {$/;"	v	typeref:struct:platform_driver	file:
gbefb_encode_fix	gbefb.c	/^static void gbefb_encode_fix(struct fb_fix_screeninfo *fix,$/;"	f	file:
gbefb_exit	gbefb.c	/^module_exit(gbefb_exit);$/;"	v
gbefb_exit	gbefb.c	/^void __exit gbefb_exit(void)$/;"	f
gbefb_init	gbefb.c	/^int __init gbefb_init(void)$/;"	f
gbefb_init	gbefb.c	/^module_init(gbefb_init);$/;"	v
gbefb_mmap	gbefb.c	/^static int gbefb_mmap(struct fb_info *info,$/;"	f	file:
gbefb_ops	gbefb.c	/^static struct fb_ops gbefb_ops = {$/;"	v	typeref:struct:fb_ops	file:
gbefb_par	gbefb.c	/^struct gbefb_par {$/;"	s	file:
gbefb_probe	gbefb.c	/^static int __init gbefb_probe(struct platform_device *p_dev)$/;"	f	file:
gbefb_remove	gbefb.c	/^static int __devexit gbefb_remove(struct platform_device* p_dev)$/;"	f	file:
gbefb_remove_sysfs	gbefb.c	/^static void __devexit gbefb_remove_sysfs(struct device *dev)$/;"	f	file:
gbefb_set_par	gbefb.c	/^static int gbefb_set_par(struct fb_info *info)$/;"	f	file:
gbefb_setcolreg	gbefb.c	/^static int gbefb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
gbefb_setup	gbefb.c	/^int __init gbefb_setup(char *options)$/;"	f
gbefb_setup_flatpanel	gbefb.c	/^static void gbefb_setup_flatpanel(struct gbe_timing_info *timing)$/;"	f	file:
gbefb_show_memsize	gbefb.c	/^static ssize_t gbefb_show_memsize(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
gbefb_show_rev	gbefb.c	/^static ssize_t gbefb_show_rev(struct device *device, struct device_attribute *attr, char *buf)$/;"	f	file:
gburst_size	riva/riva_hw.c	/^  int gburst_size;$/;"	m	struct:__anon81	file:
gdrain_rate	riva/riva_hw.c	/^  int gdrain_rate;$/;"	m	struct:__anon81	file:
gen_cntl	aty/aty128fb.c	/^	u32 gen_cntl;$/;"	m	struct:aty128_crtc	file:
gen_cntl	aty/atyfb.h	/^	u32 gen_cntl;$/;"	m	struct:crtc
gen_int_cntl	aty/radeonfb.h	/^	u32		gen_int_cntl;$/;"	m	struct:radeon_regs
general	nvidia/nv_type.h	/^	u32 general;$/;"	m	struct:_riva_hw_state
general	riva/riva_hw.h	/^    U032 general;$/;"	m	struct:_riva_hw_state
geode_dc_ops	geode/geodefb.h	/^struct geode_dc_ops {$/;"	s
geode_vid_ops	geode/geodefb.h	/^struct geode_vid_ops {$/;"	s
geodefb_par	geode/geodefb.h	/^struct geodefb_par {$/;"	s
get_attribute	console/fbcon.h	/^static inline int get_attribute(struct fb_info *info, u16 c)$/;"	f
get_bios_output	matrox/matroxfb_misc.c	/^static void get_bios_output(unsigned char __iomem* vbios, struct matrox_bios* bd) {$/;"	f	file:
get_bios_tvout	matrox/matroxfb_misc.c	/^static void get_bios_tvout(unsigned char __iomem* vbios, struct matrox_bios* bd) {$/;"	f	file:
get_bios_version	matrox/matroxfb_misc.c	/^static void get_bios_version(unsigned char __iomem * vbios, struct matrox_bios* bd) {$/;"	f	file:
get_chroma	fbmon.c	/^static void get_chroma(unsigned char *block, struct fb_monspecs *specs)$/;"	f	file:
get_color	console/fbcon.c	/^static inline int get_color(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
get_ctrl_id	matrox/matroxfb_g450.c	/^static int get_ctrl_id(__u32 v4l2_id) {$/;"	f	file:
get_ctrl_id	matrox/matroxfb_maven.c	/^static int get_ctrl_id(__u32 v4l2_id) {$/;"	f	file:
get_ctrl_ptr	matrox/matroxfb_g450.c	/^static inline int* get_ctrl_ptr(WPMINFO unsigned int idx) {$/;"	f	file:
get_ctrl_ptr	matrox/matroxfb_maven.c	/^static int* get_ctrl_ptr(struct maven_data* md, int idx) {$/;"	f	file:
get_default_font	console/fonts.c	/^EXPORT_SYMBOL(get_default_font);$/;"	v
get_default_font	console/fonts.c	/^const struct font_desc *get_default_font(int xres, int yres, u32 font_w,$/;"	f
get_detailed_timing	fbmon.c	/^static void get_detailed_timing(unsigned char *block, $/;"	f	file:
get_displaytype	cyblafb.c	/^static unsigned int __devinit get_displaytype(void)$/;"	f	file:
get_displaytype	tridentfb.c	/^static unsigned int __devinit get_displaytype(void)$/;"	f	file:
get_dpms_capabilities	fbmon.c	/^static void get_dpms_capabilities(unsigned char flags,$/;"	f	file:
get_dss_clocks	omap/dispc.c	/^static int get_dss_clocks(void)$/;"	f	file:
get_dst_timing	fbmon.c	/^static int get_dst_timing(unsigned char *block,$/;"	f	file:
get_eppi_clkdiv	bf54x-lq043fb.c	/^static inline u16 get_eppi_clkdiv(u32 target_ppi_clk)$/;"	f	file:
get_est_timing	fbmon.c	/^static int get_est_timing(unsigned char *block, struct fb_videomode *mode)$/;"	f	file:
get_fb_size	epson1355fb.c	/^static __init unsigned int get_fb_size(struct fb_info *info)$/;"	f	file:
get_global	au1200fb.c	/^static void get_global(u_int cmd, struct au1200_lcd_global_regs_t *pdata)$/;"	f	file:
get_initial_mode	intelfb/intelfbdrv.c	/^static void __devinit get_initial_mode(struct intelfb_info *dinfo)$/;"	f	file:
get_line_length	68328fb.c	/^static u_long get_line_length(int xres_virtual, int bpp)$/;"	f	file:
get_line_length	i810/i810_main.c	/^static u32 get_line_length(struct i810fb_par *par, int xres_virtual, int bpp)$/;"	f	file:
get_line_length	kyro/fbdev.c	/^static inline unsigned long get_line_length(int x, int bpp)$/;"	f	file:
get_line_length	pvr2fb.c	/^static inline unsigned long get_line_length(int xres_virtual, int bpp)$/;"	f	file:
get_line_length	sgivwfb.c	/^static unsigned long get_line_length(int xres_virtual, int bpp)$/;"	f	file:
get_line_length	vfb.c	/^static u_long get_line_length(int xres_virtual, int bpp)$/;"	f	file:
get_mask	c2p.c	/^static inline u32 get_mask(int n)$/;"	f	file:
get_memsize	cyblafb.c	/^static unsigned int __devinit get_memsize(void)$/;"	f	file:
get_memsize	tridentfb.c	/^static unsigned int __devinit get_memsize(void)$/;"	f	file:
get_monspecs	fbmon.c	/^static void get_monspecs(unsigned char *edid, struct fb_monspecs *specs)$/;"	f	file:
get_nativex	cyblafb.c	/^static int __devinit get_nativex(void)$/;"	f	file:
get_nativex	tridentfb.c	/^static int __devinit get_nativex(void)$/;"	f	file:
get_opt_bool	intelfb/intelfbdrv.c	/^static __inline__ int get_opt_bool(const char *this_opt, const char *name,$/;"	f	file:
get_opt_int	intelfb/intelfbdrv.c	/^static __inline__ int get_opt_int(const char *this_opt, const char *name,$/;"	f	file:
get_opt_string	intelfb/intelfbdrv.c	/^static __inline__ char * get_opt_string(const char *this_opt, const char *name)$/;"	f	file:
get_par	atafb.c	/^	void (*get_par)(struct atafb_par *par);$/;"	m	struct:fb_hwswitch	file:
get_pcd	pxafb.c	/^static inline unsigned int get_pcd(struct pxafb_info *fbi, unsigned int pixclock)$/;"	f	file:
get_pcd	sa1100fb.c	/^static inline unsigned int get_pcd(unsigned int pixclock, unsigned int cpuclock)$/;"	f	file:
get_pci_addrs	cirrusfb.c	/^static void get_pci_addrs(const struct pci_dev *pdev,$/;"	f	file:
get_pins	matrox/matroxfb_misc.c	/^static void get_pins(unsigned char __iomem* pins, struct matrox_bios* bd) {$/;"	f	file:
get_pll	aty/atyfb.h	/^	void (*get_pll)   (const struct fb_info *info, union aty_pll * pll);$/;"	m	struct:aty_pll_ops
get_prep_addrs	cirrusfb.c	/^static void get_prep_addrs(unsigned long *display, unsigned long *registers)$/;"	f	file:
get_ring_space	intelfb/intelfbhw.c	/^static  u32 get_ring_space(struct intelfb_info *dinfo)$/;"	f	file:
get_std_timing	fbmon.c	/^static int get_std_timing(unsigned char *block, struct fb_videomode *mode)$/;"	f	file:
get_u16	matrox/matroxfb_misc.c	525;"	d	file:
get_u32	matrox/matroxfb_misc.c	526;"	d	file:
get_vbpos	amifb.c	1052;"	d	file:
get_video_mode	atafb.c	/^static int get_video_mode(char *vname)$/;"	f	file:
get_window	au1200fb.c	/^static void get_window(unsigned int plane,$/;"	f	file:
getclkMHz	imsttfb.c	/^getclkMHz(struct imstt_par *par)$/;"	f	file:
getctrl	matrox/matroxfb_base.h	/^	int		(*getctrl)(void* altout_dev, $/;"	m	struct:matrox_altout
getindex	vga16fb.c	/^static inline int getindex(void)$/;"	f	file:
getqueryctrl	matrox/matroxfb_base.h	/^	int		(*getqueryctrl)(void* altout_dev,$/;"	m	struct:matrox_altout
getstartupmode	cyblafb.c	/^static int __devinit getstartupmode(struct fb_info *info)$/;"	f	file:
gfx	vgastate.c	/^	__u8 *gfx;$/;"	m	struct:regstate	file:
gfxclk	sstfb.c	/^static int gfxclk;		\/* force FBI freq in Mhz . Dangerous *\/$/;"	v	file:
glob_cfg	sticore.h	/^	struct sti_glob_cfg *glob_cfg;$/;"	m	struct:sti_struct	typeref:struct:sti_struct::sti_glob_cfg
global	au1200fb.c	/^	struct au1200_lcd_global_regs_t global;$/;"	m	struct:au1200_lcd_iodata_t	typeref:struct:au1200_lcd_iodata_t::au1200_lcd_global_regs_t	file:
global_has_mode	vermilion/vermilion.c	/^static struct list_head global_has_mode;$/;"	v	typeref:struct:list_head	file:
global_no_mode	vermilion/vermilion.c	/^static struct list_head global_no_mode;$/;"	v	typeref:struct:list_head	file:
glut	cg14.c	/^	u8 glut;	\/* Gamma table *\/$/;"	m	struct:cg14_dac	file:
gmc_brush_datatype	w100fb.h	/^	u32 gmc_brush_datatype        : 4;$/;"	m	struct:dp_gui_master_cntl_t
gmc_byte_pix_order	w100fb.h	/^	u32 gmc_byte_pix_order        : 1;$/;"	m	struct:dp_gui_master_cntl_t
gmc_clr_cmp_fcn_dis	w100fb.h	/^	u32 gmc_clr_cmp_fcn_dis       : 1;$/;"	m	struct:dp_gui_master_cntl_t
gmc_default_sel	w100fb.h	/^	u32 gmc_default_sel           : 1;$/;"	m	struct:dp_gui_master_cntl_t
gmc_dp_op	w100fb.h	/^	u32 gmc_dp_op                 : 1;$/;"	m	struct:dp_gui_master_cntl_t
gmc_dp_src_source	w100fb.h	/^	u32 gmc_dp_src_source         : 3;$/;"	m	struct:dp_gui_master_cntl_t
gmc_dst_clipping	w100fb.h	/^	u32 gmc_dst_clipping          : 1;$/;"	m	struct:dp_gui_master_cntl_t
gmc_dst_datatype	w100fb.h	/^	u32 gmc_dst_datatype          : 4;$/;"	m	struct:dp_gui_master_cntl_t
gmc_dst_pitch_offset_cntl	w100fb.h	/^	u32 gmc_dst_pitch_offset_cntl : 1;$/;"	m	struct:dp_gui_master_cntl_t
gmc_rop3	w100fb.h	/^	u32 gmc_rop3                  : 8;$/;"	m	struct:dp_gui_master_cntl_t
gmc_src_clipping	w100fb.h	/^	u32 gmc_src_clipping          : 1;$/;"	m	struct:dp_gui_master_cntl_t
gmc_src_datatype	w100fb.h	/^	u32 gmc_src_datatype          : 3;$/;"	m	struct:dp_gui_master_cntl_t
gmc_src_pitch_offset_cntl	w100fb.h	/^	u32 gmc_src_pitch_offset_cntl : 1;$/;"	m	struct:dp_gui_master_cntl_t
gmc_wr_msk_dis	w100fb.h	/^	u32 gmc_wr_msk_dis            : 1;$/;"	m	struct:dp_gui_master_cntl_t
gocc	riva/riva_hw.c	/^  int gocc;$/;"	m	struct:__anon81	file:
gp0_write	pmagb-b-fb.c	/^static inline void gp0_write(struct pmagbbfb_par *par, u32 v)$/;"	f	file:
gp_regs	geode/lxfb.h	/^	void __iomem *gp_regs;$/;"	m	struct:lxfb_par
gpio_bar	backlight/cr_bllcd.c	/^static u32 gpio_bar;$/;"	v	file:
gpu	vermilion/vermilion.h	/^	struct pci_dev *gpu;$/;"	m	struct:vml_par	typeref:struct:vml_par::pci_dev
gpu_driver_info	ps3fb.c	/^struct gpu_driver_info {$/;"	s	file:
gpu_irq	ps3fb.c	/^struct gpu_irq {$/;"	s	file:
gpu_mem	vermilion/vermilion.h	/^	char __iomem *gpu_mem;$/;"	m	struct:vml_par
gpu_mem_base	vermilion/vermilion.h	/^	u64 gpu_mem_base;$/;"	m	struct:vml_par
gpu_mem_size	vermilion/vermilion.h	/^	u64 gpu_mem_size;$/;"	m	struct:vml_par
gr10	i810/i810.h	/^	u8 cr15, cr16, cr17, cr80, gr10;$/;"	m	struct:state_registers
gr_during_vid	nvidia/nv_hw.c	/^	char gr_during_vid;$/;"	m	struct:__anon36	file:
gr_during_vid	nvidia/nv_hw.c	/^	char gr_during_vid;$/;"	m	struct:__anon38	file:
gr_during_vid	riva/riva_hw.c	/^  char gr_during_vid;$/;"	m	struct:__anon83	file:
gr_during_vid	riva/riva_hw.c	/^  char gr_during_vid;$/;"	m	struct:__anon85	file:
gr_during_vid	riva/riva_hw.c	/^  char gr_during_vid;$/;"	m	struct:__anon87	file:
gr_en	riva/riva_hw.c	/^  char gr_en;$/;"	m	struct:__anon81	file:
gr_only_once	riva/riva_hw.c	/^  char gr_only_once;$/;"	m	struct:__anon81	file:
gr_port_reg	vga16fb.c	725;"	d	file:
gr_port_val	vga16fb.c	726;"	d	file:
gra	nvidia/nv_type.h	/^	u8 gra[NUM_GRC_REGS];$/;"	m	struct:_riva_hw_state
gra	riva/rivafb.h	/^	u8 gra[NUM_GRC_REGS];$/;"	m	struct:riva_regs
gra_outb	tdfxfb.c	/^static inline void gra_outb(struct tdfx_par *par, u32 idx, u8 val)$/;"	f	file:
graph_cause	ps3fb.c	/^	u32 graph_cause;$/;"	m	struct:gpu_irq	file:
graphic_ctrl_t_w100	w100fb.h	/^struct graphic_ctrl_t_w100 {$/;"	s
graphic_ctrl_t_w32xx	w100fb.h	/^struct graphic_ctrl_t_w32xx {$/;"	s
graphic_ctrl_u	w100fb.h	/^union graphic_ctrl_u {$/;"	u
graphic_h_disp_t	w100fb.h	/^struct graphic_h_disp_t {$/;"	s
graphic_h_disp_u	w100fb.h	/^union graphic_h_disp_u {$/;"	u
graphic_h_end	w100fb.h	/^	u32 graphic_h_end   : 10;$/;"	m	struct:graphic_h_disp_t
graphic_h_start	w100fb.h	/^	u32 graphic_h_start : 10;$/;"	m	struct:graphic_h_disp_t
graphic_v_disp_t	w100fb.h	/^struct graphic_v_disp_t {$/;"	s
graphic_v_disp_u	w100fb.h	/^union graphic_v_disp_u{$/;"	u
graphic_v_end	w100fb.h	/^	u32 graphic_v_end   : 10;$/;"	m	struct:graphic_v_disp_t
graphic_v_start	w100fb.h	/^	u32 graphic_v_start : 10;$/;"	m	struct:graphic_v_disp_t
graphics	console/fbcon.h	/^	int    graphics;$/;"	m	struct:fbcon_ops
graphics_burst_size	nvidia/nv_hw.c	/^	int graphics_burst_size;$/;"	m	struct:__anon35	file:
graphics_burst_size	nvidia/nv_hw.c	/^	int graphics_burst_size;$/;"	m	struct:__anon37	file:
graphics_burst_size	riva/riva_hw.c	/^  int graphics_burst_size;$/;"	m	struct:__anon82	file:
graphics_burst_size	riva/riva_hw.c	/^  int graphics_burst_size;$/;"	m	struct:__anon84	file:
graphics_burst_size	riva/riva_hw.c	/^  int graphics_burst_size;$/;"	m	struct:__anon86	file:
graphics_hi_priority	riva/riva_hw.c	/^  int graphics_hi_priority;$/;"	m	struct:__anon82	file:
graphics_id	sticore.h	/^	u32 graphics_id[2];$/;"	m	struct:sti_rom
graphics_id	sticore.h	/^	u32 graphics_id[2];$/;"	m	struct:sti_struct
graphics_lwm	nvidia/nv_hw.c	/^	int graphics_lwm;$/;"	m	struct:__anon35	file:
graphics_lwm	nvidia/nv_hw.c	/^	int graphics_lwm;$/;"	m	struct:__anon37	file:
graphics_lwm	riva/riva_hw.c	/^  int graphics_lwm;$/;"	m	struct:__anon82	file:
graphics_lwm	riva/riva_hw.c	/^  int graphics_lwm;$/;"	m	struct:__anon84	file:
graphics_lwm	riva/riva_hw.c	/^  int graphics_lwm;$/;"	m	struct:__anon86	file:
grayscale	console/fbcon.h	/^    u32 grayscale;$/;"	m	struct:display
grayscale	matrox/matroxfb_base.c	/^static int grayscale;			\/* "matrox:grayscale" *\/$/;"	v	file:
green	9331/jz4750_lcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon131	file:
green	acornfb.h	/^	u_int green:4;$/;"	m	struct:vidc_palette
green	acornfb.h	/^	u_int green:8;$/;"	m	struct:vidc20_palette
green	aty/aty128fb.c	/^	u8	green[64];$/;"	m	struct:aty128fb_par	file:
green	aty/atyfb.h	/^	struct { u8 red, green, blue; } palette[256];$/;"	m	struct:atyfb_par::__anon101
green	aty/radeonfb.h	/^	struct { u8 red, green, blue, pad; }$/;"	m	struct:radeonfb_info::__anon105
green	console/fbcon.h	/^    struct fb_bitfield green;$/;"	m	struct:display	typeref:struct:display::fb_bitfield
green	cyber2000fb.c	/^		u8 red, green, blue;$/;"	m	struct:cfb_info::__anon139	file:
green	fbmem.c	/^	compat_caddr_t	green;$/;"	m	struct:fb_cmap32	file:
green	ffb.c	/^	u32	green;$/;"	m	struct:ffb_fbc	file:
green	imxfb.h	/^	struct fb_bitfield	green;$/;"	m	struct:imxfb_rgb	typeref:struct:imxfb_rgb::fb_bitfield
green	jz4740_slcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon119	file:
green	jz4750_lcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon56	file:
green	jzlcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon141	file:
green	l009_bak/jz4750_lcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon1	file:
green	matrox/matroxfb_base.c	/^static struct { struct fb_bitfield red, green, blue, transp; int bits_per_pixel; } colors[] = {$/;"	m	struct:__anon28	typeref:struct:__anon28::	file:
green	platinumfb.c	/^		__u8 red, green, blue;$/;"	m	struct:fb_info_platinum::__anon140	file:
green	sa1100fb.h	/^	struct fb_bitfield	green;$/;"	m	struct:sa1100fb_rgb	typeref:struct:sa1100fb_rgb::fb_bitfield
green	savage/savagefb.h	/^		u16 red, green, blue, transp;$/;"	m	struct:savagefb_par::__anon123
green0	amifb.c	/^static u_char red0, green0, blue0;$/;"	v	file:
grph2_buffer_cntl	aty/radeonfb.h	/^	u32		grph2_buffer_cntl;$/;"	m	struct:radeon_regs
grph_buffer_cntl	aty/radeonfb.h	/^	u32		grph_buffer_cntl;$/;"	m	struct:radeon_regs
gsctl	mbx/mbxdebugfs.c	/^	struct dentry *gsctl;$/;"	m	struct:mbxfb_debugfs_data	typeref:struct:mbxfb_debugfs_data::dentry	file:
gsctl_fops	mbx/mbxdebugfs.c	/^static const struct file_operations gsctl_fops = {$/;"	v	typeref:struct:file_operations	file:
gsctl_read_file	mbx/mbxdebugfs.c	/^static ssize_t gsctl_read_file(struct file *file, char __user *userbuf,$/;"	f	file:
gtt_cursor_mem	intelfb/intelfb.h	/^	struct agp_memory *gtt_cursor_mem; \/* hw cursor *\/$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::agp_memory
gtt_data	i810/i810.h	/^struct gtt_data {$/;"	s
gtt_fb_mem	intelfb/intelfb.h	/^	struct agp_memory *gtt_fb_mem;     \/* use all stolen memory or vram *\/$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::agp_memory
gtt_ring_mem	intelfb/intelfb.h	/^	struct agp_memory *gtt_ring_mem;   \/* ring buffer *\/$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::agp_memory
gui_active	w100fb.h	/^	u32 gui_active      : 1;$/;"	m	struct:rbbm_status_t
gx1_dc_ops	geode/display_gx1.c	/^struct geode_dc_ops gx1_dc_ops = {$/;"	v	typeref:struct:geode_dc_ops
gx1_frame_buffer_size	geode/display_gx1.c	/^int gx1_frame_buffer_size(void)$/;"	f
gx1_gx_base	geode/display_gx1.c	/^unsigned gx1_gx_base(void)$/;"	f
gx1_line_delta	geode/gx1fb_core.c	/^static int gx1_line_delta(int xres, int bpp)$/;"	f	file:
gx1_modedb	geode/gx1fb_core.c	/^static const struct fb_videomode __initdata gx1_modedb[] = {$/;"	v	typeref:struct:__initdata	file:
gx1_read_conf_reg	geode/display_gx1.c	/^static u8 gx1_read_conf_reg(u8 reg)$/;"	f	file:
gx1_set_hw_palette_reg	geode/display_gx1.c	/^static void gx1_set_hw_palette_reg(struct fb_info *info, unsigned regno,$/;"	f	file:
gx1_set_mode	geode/display_gx1.c	/^static void gx1_set_mode(struct fb_info *info)$/;"	f	file:
gx1fb-objs	geode/Makefile	/^gx1fb-objs := gx1fb_core.o display_gx1.o video_cs5530.o$/;"	m
gx1fb_blank	geode/gx1fb_core.c	/^static int gx1fb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
gx1fb_check_var	geode/gx1fb_core.c	/^static int gx1fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
gx1fb_cleanup	geode/gx1fb_core.c	/^module_exit(gx1fb_cleanup);$/;"	v
gx1fb_cleanup	geode/gx1fb_core.c	/^static void __exit gx1fb_cleanup(void)$/;"	f	file:
gx1fb_driver	geode/gx1fb_core.c	/^static struct pci_driver gx1fb_driver = {$/;"	v	typeref:struct:pci_driver	file:
gx1fb_id_table	geode/gx1fb_core.c	/^static struct pci_device_id gx1fb_id_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
gx1fb_init	geode/gx1fb_core.c	/^module_init(gx1fb_init);$/;"	v
gx1fb_init	geode/gx1fb_core.c	/^static int __init gx1fb_init(void)$/;"	f	file:
gx1fb_init_fbinfo	geode/gx1fb_core.c	/^static struct fb_info * __init gx1fb_init_fbinfo(struct device *dev)$/;"	f	file:
gx1fb_map_video_memory	geode/gx1fb_core.c	/^static int __init gx1fb_map_video_memory(struct fb_info *info, struct pci_dev *dev)$/;"	f	file:
gx1fb_ops	geode/gx1fb_core.c	/^static struct fb_ops gx1fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
gx1fb_probe	geode/gx1fb_core.c	/^static int __init gx1fb_probe(struct pci_dev *pdev, const struct pci_device_id *id)$/;"	f	file:
gx1fb_remove	geode/gx1fb_core.c	/^static void gx1fb_remove(struct pci_dev *pdev)$/;"	f	file:
gx1fb_set_par	geode/gx1fb_core.c	/^static int gx1fb_set_par(struct fb_info *info)$/;"	f	file:
gx1fb_setcolreg	geode/gx1fb_core.c	/^static int gx1fb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
gx1fb_setup	geode/gx1fb_core.c	/^static void __init gx1fb_setup(char *options)$/;"	f	file:
gx_blank_display	geode/video_gx.c	/^static int gx_blank_display(struct fb_info *info, int blank_mode)$/;"	f	file:
gx_configure_display	geode/video_gx.c	/^static void gx_configure_display(struct fb_info *info)$/;"	f	file:
gx_configure_tft	geode/video_gx.c	/^gx_configure_tft(struct fb_info *info)$/;"	f	file:
gx_dc_ops	geode/display_gx.c	/^struct geode_dc_ops gx_dc_ops = {$/;"	v	typeref:struct:geode_dc_ops
gx_frame_buffer_size	geode/display_gx.c	/^unsigned int gx_frame_buffer_size(void)$/;"	f
gx_line_delta	geode/display_gx.c	/^int gx_line_delta(int xres, int bpp)$/;"	f
gx_pll_entry	geode/video_gx.c	/^struct gx_pll_entry {$/;"	s	file:
gx_pll_table_14MHz	geode/video_gx.c	/^static const struct gx_pll_entry gx_pll_table_14MHz[] = {$/;"	v	typeref:struct:gx_pll_entry	file:
gx_pll_table_48MHz	geode/video_gx.c	/^static const struct gx_pll_entry gx_pll_table_48MHz[] = {$/;"	v	typeref:struct:gx_pll_entry	file:
gx_set_dclk_frequency	geode/video_gx.c	/^static void gx_set_dclk_frequency(struct fb_info *info)$/;"	f	file:
gx_set_hw_palette_reg	geode/display_gx.c	/^static void gx_set_hw_palette_reg(struct fb_info *info, unsigned regno,$/;"	f	file:
gx_set_mode	geode/display_gx.c	/^static void gx_set_mode(struct fb_info *info)$/;"	f	file:
gx_vid_ops	geode/video_gx.c	/^struct geode_vid_ops gx_vid_ops = {$/;"	v	typeref:struct:geode_vid_ops
gxfb-objs	geode/Makefile	/^gxfb-objs  := gxfb_core.o display_gx.o video_gx.o$/;"	m
gxfb_blank	geode/gxfb_core.c	/^static int gxfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
gxfb_check_var	geode/gxfb_core.c	/^static int gxfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
gxfb_cleanup	geode/gxfb_core.c	/^module_exit(gxfb_cleanup);$/;"	v
gxfb_cleanup	geode/gxfb_core.c	/^static void __exit gxfb_cleanup(void)$/;"	f	file:
gxfb_driver	geode/gxfb_core.c	/^static struct pci_driver gxfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
gxfb_id_table	geode/gxfb_core.c	/^static struct pci_device_id gxfb_id_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
gxfb_init	geode/gxfb_core.c	/^module_init(gxfb_init);$/;"	v
gxfb_init	geode/gxfb_core.c	/^static int __init gxfb_init(void)$/;"	f	file:
gxfb_init_fbinfo	geode/gxfb_core.c	/^static struct fb_info * __init gxfb_init_fbinfo(struct device *dev)$/;"	f	file:
gxfb_map_video_memory	geode/gxfb_core.c	/^static int __init gxfb_map_video_memory(struct fb_info *info, struct pci_dev *dev)$/;"	f	file:
gxfb_ops	geode/gxfb_core.c	/^static struct fb_ops gxfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
gxfb_probe	geode/gxfb_core.c	/^static int __init gxfb_probe(struct pci_dev *pdev, const struct pci_device_id *id)$/;"	f	file:
gxfb_remove	geode/gxfb_core.c	/^static void gxfb_remove(struct pci_dev *pdev)$/;"	f	file:
gxfb_set_par	geode/gxfb_core.c	/^static int gxfb_set_par(struct fb_info *info)$/;"	f	file:
gxfb_setcolreg	geode/gxfb_core.c	/^static int gxfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
gxfb_setup	geode/gxfb_core.c	/^static int __init gxfb_setup(char *options)$/;"	f	file:
gxt4500_blank	gxt4500.c	/^static int gxt4500_blank(int blank, struct fb_info *info)$/;"	f	file:
gxt4500_check_var	gxt4500.c	/^static int gxt4500_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
gxt4500_driver	gxt4500.c	/^static struct pci_driver gxt4500_driver = {$/;"	v	typeref:struct:pci_driver	file:
gxt4500_exit	gxt4500.c	/^module_exit(gxt4500_exit);$/;"	v
gxt4500_exit	gxt4500.c	/^static void __exit gxt4500_exit(void)$/;"	f	file:
gxt4500_init	gxt4500.c	/^module_init(gxt4500_init);$/;"	v
gxt4500_init	gxt4500.c	/^static int __devinit gxt4500_init(void)$/;"	f	file:
gxt4500_ops	gxt4500.c	/^static struct fb_ops gxt4500_ops = {$/;"	v	typeref:struct:fb_ops	file:
gxt4500_pan_display	gxt4500.c	/^static int gxt4500_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
gxt4500_par	gxt4500.c	/^struct gxt4500_par {$/;"	s	file:
gxt4500_pci_tbl	gxt4500.c	/^static const struct pci_device_id gxt4500_pci_tbl[] = {$/;"	v	typeref:struct:pci_device_id	file:
gxt4500_probe	gxt4500.c	/^static int __devinit gxt4500_probe(struct pci_dev *pdev,$/;"	f	file:
gxt4500_remove	gxt4500.c	/^static void __devexit gxt4500_remove(struct pci_dev *pdev)$/;"	f	file:
gxt4500_set_par	gxt4500.c	/^static int gxt4500_set_par(struct fb_info *info)$/;"	f	file:
gxt4500_setcolreg	gxt4500.c	/^static int gxt4500_setcolreg(unsigned int reg, unsigned int red,$/;"	f	file:
gxt4500_unpack_pixfmt	gxt4500.c	/^static void gxt4500_unpack_pixfmt(struct fb_var_screeninfo *var,$/;"	f	file:
gxt4500_var_to_par	gxt4500.c	/^static int gxt4500_var_to_par(struct fb_var_screeninfo *var,$/;"	f	file:
gxt_cards	gxt4500.c	/^enum gxt_cards {$/;"	g	file:
h	9331/jz4750_lcd.h	/^	int h;		\/* foreground height *\/$/;"	m	struct:jz4750lcd_fg_t
h	9331/jz4750_lcd.h	/^	unsigned int h;		\/* Panel Height(in line) *\/$/;"	m	struct:jz4750lcd_panel_t
h	jz4740_slcd.c	/^	unsigned int h;$/;"	m	struct:jzfb_info	file:
h	jz4750_lcd.h	/^	int h;		\/* foreground height *\/$/;"	m	struct:jz4750lcd_fg_t
h	jz4750_lcd.h	/^	unsigned int h;		\/* Panel Height(in line) *\/$/;"	m	struct:jz4750lcd_panel_t
h	jzlcd.c	/^	unsigned int h;$/;"	m	struct:jzfb_info	file:
h	l009_bak/jz4750_lcd.h	/^	int h;		\/* foreground height *\/$/;"	m	struct:jz4750lcd_fg_t
h	l009_bak/jz4750_lcd.h	/^	unsigned int h;		\/* Panel Height(in line) *\/$/;"	m	struct:jz4750lcd_panel_t
h	sis/sis_main.h	/^	u16 h;$/;"	m	struct:_sisfbddcfmodes
h	sis/sis_main.h	/^	u16 h;$/;"	m	struct:_sisfbddcsmodes
h3600_rgb_16	sa1100fb.c	/^static struct sa1100fb_rgb h3600_rgb_16 = {$/;"	v	typeref:struct:sa1100fb_rgb	file:
h3_panel	omap/lcd_h3.c	/^struct lcd_panel h3_panel = {$/;"	v	typeref:struct:lcd_panel
h3_panel_cleanup	omap/lcd_h3.c	/^static void h3_panel_cleanup(struct lcd_panel *panel)$/;"	f	file:
h3_panel_disable	omap/lcd_h3.c	/^static void h3_panel_disable(struct lcd_panel *panel)$/;"	f	file:
h3_panel_driver	omap/lcd_h3.c	/^struct platform_driver h3_panel_driver = {$/;"	v	typeref:struct:platform_driver
h3_panel_drv_cleanup	omap/lcd_h3.c	/^module_exit(h3_panel_drv_cleanup);$/;"	v
h3_panel_drv_cleanup	omap/lcd_h3.c	/^static void h3_panel_drv_cleanup(void)$/;"	f	file:
h3_panel_drv_init	omap/lcd_h3.c	/^module_init(h3_panel_drv_init);$/;"	v
h3_panel_drv_init	omap/lcd_h3.c	/^static int h3_panel_drv_init(void)$/;"	f	file:
h3_panel_enable	omap/lcd_h3.c	/^static int h3_panel_enable(struct lcd_panel *panel)$/;"	f	file:
h3_panel_get_caps	omap/lcd_h3.c	/^static unsigned long h3_panel_get_caps(struct lcd_panel *panel)$/;"	f	file:
h3_panel_init	omap/lcd_h3.c	/^static int h3_panel_init(struct lcd_panel *panel, struct omapfb_device *fbdev)$/;"	f	file:
h3_panel_probe	omap/lcd_h3.c	/^static int h3_panel_probe(struct platform_device *pdev)$/;"	f	file:
h3_panel_remove	omap/lcd_h3.c	/^static int h3_panel_remove(struct platform_device *pdev)$/;"	f	file:
h3_panel_resume	omap/lcd_h3.c	/^static int h3_panel_resume(struct platform_device *pdev)$/;"	f	file:
h3_panel_suspend	omap/lcd_h3.c	/^static int h3_panel_suspend(struct platform_device *pdev, pm_message_t mesg)$/;"	f	file:
h4_panel	omap/lcd_h4.c	/^struct lcd_panel h4_panel = {$/;"	v	typeref:struct:lcd_panel
h4_panel_cleanup	omap/lcd_h4.c	/^static void h4_panel_cleanup(struct lcd_panel *panel)$/;"	f	file:
h4_panel_disable	omap/lcd_h4.c	/^static void h4_panel_disable(struct lcd_panel *panel)$/;"	f	file:
h4_panel_driver	omap/lcd_h4.c	/^struct platform_driver h4_panel_driver = {$/;"	v	typeref:struct:platform_driver
h4_panel_drv_cleanup	omap/lcd_h4.c	/^module_exit(h4_panel_drv_cleanup);$/;"	v
h4_panel_drv_cleanup	omap/lcd_h4.c	/^static void h4_panel_drv_cleanup(void)$/;"	f	file:
h4_panel_drv_init	omap/lcd_h4.c	/^module_init(h4_panel_drv_init);$/;"	v
h4_panel_drv_init	omap/lcd_h4.c	/^static int h4_panel_drv_init(void)$/;"	f	file:
h4_panel_enable	omap/lcd_h4.c	/^static int h4_panel_enable(struct lcd_panel *panel)$/;"	f	file:
h4_panel_get_caps	omap/lcd_h4.c	/^static unsigned long h4_panel_get_caps(struct lcd_panel *panel)$/;"	f	file:
h4_panel_init	omap/lcd_h4.c	/^static int h4_panel_init(struct lcd_panel *panel, struct omapfb_device *fbdev)$/;"	f	file:
h4_panel_probe	omap/lcd_h4.c	/^static int h4_panel_probe(struct platform_device *pdev)$/;"	f	file:
h4_panel_remove	omap/lcd_h4.c	/^static int h4_panel_remove(struct platform_device *pdev)$/;"	f	file:
h4_panel_resume	omap/lcd_h4.c	/^static int h4_panel_resume(struct platform_device *pdev)$/;"	f	file:
h4_panel_suspend	omap/lcd_h4.c	/^static int h4_panel_suspend(struct platform_device *pdev, pm_message_t mesg)$/;"	f	file:
hAct_high	aty/radeonfb.h	/^	int hAct_high, vAct_high, interlaced;$/;"	m	struct:panel_info
hOver_plus	aty/radeonfb.h	/^	int hOver_plus, hSync_width, hblank;$/;"	m	struct:panel_info
hSync_width	aty/radeonfb.h	/^	int hOver_plus, hSync_width, hblank;$/;"	m	struct:panel_info
h_b_porch	matrox/matroxfb_g450.c	/^	unsigned int	h_b_porch;$/;"	m	struct:output_desc	file:
h_back_porch	fbcvt.c	/^	u32 h_back_porch;$/;"	m	struct:fb_cvt_data	file:
h_blank_end	bw2.c	/^	u8	h_blank_end;$/;"	m	struct:bw2_regs	file:
h_blank_end	cg3.c	/^	u8	h_blank_end;$/;"	m	struct:cg3_regs	file:
h_blank_start	bw2.c	/^	u8	h_blank_start;$/;"	m	struct:bw2_regs	file:
h_blank_start	cg3.c	/^	u8	h_blank_start;$/;"	m	struct:cg3_regs	file:
h_border_end	acornfb.h	/^	u_int	h_border_end;$/;"	m	struct:vidc_timing
h_border_start	acornfb.h	/^	u_int	h_border_start;$/;"	m	struct:vidc_timing
h_cycle	acornfb.h	/^	u_int	h_cycle;$/;"	m	struct:vidc_timing
h_display_end	acornfb.h	/^	u_int	h_display_end;$/;"	m	struct:vidc_timing
h_display_start	acornfb.h	/^	u_int	h_display_start;$/;"	m	struct:vidc_timing
h_f_porch	matrox/matroxfb_g450.c	/^	unsigned int	h_f_porch;$/;"	m	struct:output_desc	file:
h_front_porch	fbcvt.c	/^	u32 h_front_porch;$/;"	m	struct:fb_cvt_data	file:
h_interlace	acornfb.h	/^	u_int	h_interlace;$/;"	m	struct:vidc_timing
h_lut	jz4750_ipu.h	/^	rsz_lut h_lut[IPU_LUT_LEN];$/;"	m	struct:ipu_driver_priv
h_margin	fbcvt.c	/^	u32 h_margin;$/;"	m	struct:fb_cvt_data	file:
h_sync	matrox/matroxfb_g450.c	/^	unsigned int	h_sync;$/;"	m	struct:output_desc	file:
h_sync_end	bw2.c	/^	u8	h_sync_end;$/;"	m	struct:bw2_regs	file:
h_sync_end	cg3.c	/^	u8	h_sync_end;$/;"	m	struct:cg3_regs	file:
h_sync_start	bw2.c	/^	u8	h_sync_start;$/;"	m	struct:bw2_regs	file:
h_sync_start	cg3.c	/^	u8	h_sync_start;$/;"	m	struct:cg3_regs	file:
h_sync_strt_wid	aty/aty128fb.c	/^	u32 h_total, h_sync_strt_wid;$/;"	m	struct:aty128_crtc	file:
h_sync_strt_wid	aty/atyfb.h	/^	u32 h_sync_strt_wid;$/;"	m	struct:crtc
h_sync_width	acornfb.h	/^	u_int	h_sync_width;$/;"	m	struct:vidc_timing
h_syncs	atafb.c	/^static long h_syncs[4] = { 3000000, 4875000, 4000000, 4875000 };$/;"	v	file:
h_tot_disp	aty/atyfb.h	/^	u32 h_tot_disp;$/;"	m	struct:crtc
h_total	aty/aty128fb.c	/^	u32 h_total, h_sync_strt_wid;$/;"	m	struct:aty128_crtc	file:
h_total	sm501fb.c	/^static inline int h_total(struct fb_var_screeninfo *var)$/;"	f	file:
h_vis	matrox/matroxfb_g450.c	/^	unsigned int	h_vis;$/;"	m	struct:output_desc	file:
hactive	fbmon.c	/^	u32 hactive;$/;"	m	struct:__fb_timings	file:
handler	omap/blizzard.c	/^	int		 (*handler)(struct blizzard_request *req);$/;"	m	struct:blizzard_request	file:
handler	omap/hwa742.c	/^	int		 (*handler)(struct hwa742_request *req);$/;"	m	struct:hwa742_request	file:
hardware_channel	ps3fb.c	/^	u32 hardware_channel;$/;"	m	struct:gpu_driver_info	file:
has_CRTC2	aty/radeonfb.h	/^	int			has_CRTC2;$/;"	m	struct:radeonfb_info
has_mtrr	intelfb/intelfb.h	/^	u32 has_mtrr;$/;"	m	struct:intelfb_info
haveXGIROM	sis/sis.h	/^	int		haveXGIROM;$/;"	m	struct:sis_video_info
havenoheap	sis/sis.h	/^	int		havenoheap;$/;"	m	struct:sis_video_info
hbb	atafb.c	/^			short hht, hbb, hbe, hdb, hde, hss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
hbc	cg14.c	/^	u16 hbc;	\/* Hor Blank Clear *\/$/;"	m	struct:cg14_regs	file:
hbe	atafb.c	/^			short hht, hbb, hbe, hdb, hde, hss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
hblank	aty/radeonfb.h	/^	int hOver_plus, hSync_width, hblank;$/;"	m	struct:panel_info
hblank	fbcvt.c	/^	u32 hblank;$/;"	m	struct:fb_cvt_data	file:
hblank	fbmon.c	/^	u32 hblank;$/;"	m	struct:__fb_timings	file:
hblank_a	intelfb/intelfb.h	/^	u32 hblank_a;$/;"	m	struct:intelfb_hwstate
hblank_b	intelfb/intelfb.h	/^	u32 hblank_b;$/;"	m	struct:intelfb_hwstate
hbs	cg14.c	/^	u16 hbs;	\/* Hor Blank Start *\/$/;"	m	struct:cg14_regs	file:
hbstop	amifb.c	/^	u_short hbstop;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
hbstop2hw	amifb.c	1027;"	d	file:
hbstrt	amifb.c	/^	u_short hbstrt;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
hbstrt2hw	amifb.c	1026;"	d	file:
hcb_get_ctl	hecubafb.c	/^static unsigned char hcb_get_ctl(struct hecubafb_par *par)$/;"	f	file:
hcb_set_ctl	hecubafb.c	/^static void hcb_set_ctl(struct hecubafb_par *par)$/;"	f	file:
hcb_set_data	hecubafb.c	/^static void hcb_set_data(struct hecubafb_par *par, unsigned char value)$/;"	f	file:
hcb_wait_for_ack	hecubafb.c	/^static void hcb_wait_for_ack(struct hecubafb_par *par)$/;"	f	file:
hcb_wait_for_ack_clear	hecubafb.c	/^static void hcb_wait_for_ack_clear(struct hecubafb_par *par)$/;"	f	file:
hcenter	amifb.c	/^	u_short hcenter;	\/* vmode *\/$/;"	m	struct:amifb_par	file:
hcenter2hw	amifb.c	1022;"	d	file:
hcorr	matrox/matroxfb_base.h	/^	u_int16_t hcorr;$/;"	m	struct:mavenregs
hct	cg14.c	/^	u16 hct;	\/* Hor Counter *\/$/;"	m	struct:cg14_regs	file:
hdb	atafb.c	/^			short hht, hbb, hbe, hdb, hde, hss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
hde	atafb.c	/^			short hht, hbb, hbe, hdb, hde, hss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
head	nvidia/nv_type.h	/^	u32 head;$/;"	m	struct:_riva_hw_state
head	riva/riva_hw.h	/^    U032 head; $/;"	m	struct:_riva_hw_state
head	sm501fb.c	/^	enum sm501_controller	 head;$/;"	m	struct:sm501fb_par	typeref:enum:sm501fb_par::sm501_controller	file:
head	vermilion/vermilion.h	/^	struct list_head head;$/;"	m	struct:vml_info	typeref:struct:vml_info::list_head
head2	nvidia/nv_type.h	/^	u32 head2;$/;"	m	struct:_riva_hw_state
head2	riva/riva_hw.h	/^    U032 head2; $/;"	m	struct:_riva_hw_state
heap_data	i810/i810.h	/^struct heap_data {$/;"	s
heapstart	sis/sis.h	/^	u32		heapstart;		\/* offset  *\/$/;"	m	struct:sis_video_info
heb	imsttfb.c	/^	__u16 hes, heb, hsb, ht, ves, veb, vsb, vt, vil;$/;"	m	struct:imstt_regvals	file:
heblank	controlfb.h	/^	struct preg heblank;	\/* horiz end blank *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
heblank	controlfb.h	/^	unsigned heblank;	\/* horiz end blank *\/$/;"	m	struct:control_regints
hecubafb_copyarea	hecubafb.c	/^static void hecubafb_copyarea(struct fb_info *info,$/;"	f	file:
hecubafb_defio	hecubafb.c	/^static struct fb_deferred_io hecubafb_defio = {$/;"	v	typeref:struct:fb_deferred_io	file:
hecubafb_device	hecubafb.c	/^static struct platform_device *hecubafb_device;$/;"	v	typeref:struct:platform_device	file:
hecubafb_dpy_deferred_io	hecubafb.c	/^static void hecubafb_dpy_deferred_io(struct fb_info *info,$/;"	f	file:
hecubafb_dpy_update	hecubafb.c	/^static void hecubafb_dpy_update(struct hecubafb_par *par)$/;"	f	file:
hecubafb_driver	hecubafb.c	/^static struct platform_driver hecubafb_driver = {$/;"	v	typeref:struct:platform_driver	file:
hecubafb_enable	hecubafb.c	/^static unsigned int hecubafb_enable;$/;"	v	file:
hecubafb_exit	hecubafb.c	/^module_exit(hecubafb_exit);$/;"	v
hecubafb_exit	hecubafb.c	/^static void __exit hecubafb_exit(void)$/;"	f	file:
hecubafb_fillrect	hecubafb.c	/^static void hecubafb_fillrect(struct fb_info *info,$/;"	f	file:
hecubafb_imageblit	hecubafb.c	/^static void hecubafb_imageblit(struct fb_info *info,$/;"	f	file:
hecubafb_init	hecubafb.c	/^module_init(hecubafb_init);$/;"	v
hecubafb_init	hecubafb.c	/^static int __init hecubafb_init(void)$/;"	f	file:
hecubafb_ops	hecubafb.c	/^static struct fb_ops hecubafb_ops = {$/;"	v	typeref:struct:fb_ops	file:
hecubafb_par	hecubafb.c	/^struct hecubafb_par {$/;"	s	file:
hecubafb_probe	hecubafb.c	/^static int __devinit hecubafb_probe(struct platform_device *dev)$/;"	f	file:
hecubafb_remove	hecubafb.c	/^static int __devexit hecubafb_remove(struct platform_device *dev)$/;"	f	file:
hecubafb_write	hecubafb.c	/^static ssize_t hecubafb_write(struct fb_info *info, const char __user *buf,$/;"	f	file:
height	amifb.c	/^		u_short height;$/;"	m	struct:amifb_par::__anon128	file:
height	amifb.c	/^	__u16 height;$/;"	m	struct:fb_var_cursorinfo	file:
height	console/fbcon.h	/^    u32 height;$/;"	m	struct:display
height	nvidia/nv_type.h	/^	u32 height;$/;"	m	struct:_riva_hw_state
height	omap/blizzard.c	/^	int	x, y, width, height;$/;"	m	struct:update_param	file:
height	omap/blizzard.c	/^	int width, height;$/;"	m	struct:plane_info	file:
height	omap/hwa742.c	/^	int	x, y, width, height;$/;"	m	struct:update_param	file:
height	pmag-aa-fb.c	/^	u16 x, y, width, height;$/;"	m	struct:aafb_cursor	file:
height	pnx4008/sdum.h	/^	u32 height;$/;"	m	struct:dumchannel_uf
height	ps3fb.c	/^	unsigned int height;$/;"	m	struct:ps3fb_par	file:
height	riva/riva_hw.h	/^    U032 height;$/;"	m	struct:_riva_hw_state
height	sticore.h	/^	 u8 height;$/;"	m	struct:sti_rom_font
height	sticore.h	/^	s16 height;		\/* block height in pixels *\/$/;"	m	struct:sti_blkmv_inptr
height	sunxvr2500.c	/^	unsigned int		height;$/;"	m	struct:s3d_info	file:
height	sunxvr500.c	/^	unsigned int		height;$/;"	m	struct:e3d_info	file:
heq	controlfb.h	/^	struct preg heq;	\/* half horiz sync len *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
heq	controlfb.h	/^	unsigned heq;		\/* half horiz sync len *\/$/;"	m	struct:control_regints
hes	imsttfb.c	/^	__u16 hes, heb, hsb, ht, ves, veb, vsb, vt, vil;$/;"	m	struct:imstt_regvals	file:
hesync	controlfb.h	/^	struct preg hesync;	\/* horiz end sync *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
hesync	controlfb.h	/^	unsigned hesync;	\/* horiz end sync *\/$/;"	m	struct:control_regints
hf	acornfb.h	/^	u_int	hf;$/;"	m	struct:modex_params
hfreq	fbcvt.c	/^	u32 hfreq;$/;"	m	struct:fb_cvt_data	file:
hfreq	fbmon.c	/^	u32 hfreq;$/;"	m	struct:__fb_timings	file:
hga_blank	hgafb.c	/^static void hga_blank(int blank_mode)$/;"	f	file:
hga_card_detect	hgafb.c	/^static int __init hga_card_detect(void)$/;"	f	file:
hga_clear_screen	hgafb.c	/^static void hga_clear_screen(void)$/;"	f	file:
hga_default_var	hgafb.c	/^static struct fb_var_screeninfo __initdata hga_default_var = {$/;"	v	typeref:struct:__initdata	file:
hga_fix	hgafb.c	/^static struct fb_fix_screeninfo __initdata hga_fix = {$/;"	v	typeref:struct:__initdata	file:
hga_gfx_mode	hgafb.c	/^static void hga_gfx_mode(void)$/;"	f	file:
hga_mode	hgafb.c	/^static int hga_mode = -1;			\/* 0 = txt, 1 = gfx mode *\/$/;"	v	file:
hga_pan	hgafb.c	/^static void hga_pan(unsigned int xoffset, unsigned int yoffset)$/;"	f	file:
hga_show_logo	hgafb.c	/^static void hga_show_logo(struct fb_info *info)$/;"	f	file:
hga_txt_mode	hgafb.c	/^static void hga_txt_mode(void)$/;"	f	file:
hga_type	hgafb.c	/^static enum { TYPE_HERC, TYPE_HERCPLUS, TYPE_HERCCOLOR } hga_type;$/;"	v	typeref:enum:__anon55	file:
hga_type_name	hgafb.c	/^static char *hga_type_name;$/;"	v	file:
hga_vram	hgafb.c	/^static void __iomem *hga_vram;			\/* Base of video memory *\/$/;"	v	file:
hga_vram_len	hgafb.c	/^static unsigned long hga_vram_len;		\/* Size of video memory *\/$/;"	v	file:
hgafb_blank	hgafb.c	/^static int hgafb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
hgafb_copyarea	hgafb.c	/^static void hgafb_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f	file:
hgafb_copyarea	hgafb.c	521;"	d	file:
hgafb_device	hgafb.c	/^static struct platform_device hgafb_device = {$/;"	v	typeref:struct:platform_device	file:
hgafb_driver	hgafb.c	/^static struct device_driver hgafb_driver = {$/;"	v	typeref:struct:device_driver	file:
hgafb_exit	hgafb.c	/^module_exit(hgafb_exit);$/;"	v
hgafb_exit	hgafb.c	/^static void __exit hgafb_exit(void)$/;"	f	file:
hgafb_fillrect	hgafb.c	/^static void hgafb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
hgafb_fillrect	hgafb.c	520;"	d	file:
hgafb_imageblit	hgafb.c	/^static void hgafb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
hgafb_imageblit	hgafb.c	522;"	d	file:
hgafb_init	hgafb.c	/^module_init(hgafb_init);$/;"	v
hgafb_init	hgafb.c	/^static int __init hgafb_init(void)$/;"	f	file:
hgafb_open	hgafb.c	/^static int hgafb_open(struct fb_info *info, int init)$/;"	f	file:
hgafb_ops	hgafb.c	/^static struct fb_ops hgafb_ops = {$/;"	v	typeref:struct:fb_ops	file:
hgafb_pan_display	hgafb.c	/^static int hgafb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
hgafb_probe	hgafb.c	/^static int __init hgafb_probe(struct device *device)$/;"	f	file:
hgafb_release	hgafb.c	/^static int hgafb_release(struct fb_info *info, int init)$/;"	f	file:
hgafb_remove	hgafb.c	/^static int hgafb_remove(struct device *device)$/;"	f	file:
hgafb_setcolreg	hgafb.c	/^static int hgafb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
hht	atafb.c	/^			short hht, hbb, hbe, hdb, hde, hss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
highw	amifb.c	588;"	d	file:
hirq_in_rtbuf	w100fb.h	/^	u32 hirq_in_rtbuf   : 1;$/;"	m	struct:rbbm_status_t
hirq_on_rbb	w100fb.h	/^	u32 hirq_on_rbb     : 1;$/;"	m	struct:rbbm_status_t
hitfb_accel_bitblt	hitfb.c	/^static inline void hitfb_accel_bitblt(int truecolor, u16 sx, u16 sy, u16 dx,$/;"	f	file:
hitfb_accel_set_dest	hitfb.c	/^static inline void hitfb_accel_set_dest(int truecolor, u16 dx, u16 dy,$/;"	f	file:
hitfb_accel_start	hitfb.c	/^static inline void hitfb_accel_start(int truecolor)$/;"	f	file:
hitfb_accel_wait	hitfb.c	/^static inline void hitfb_accel_wait(void)$/;"	f	file:
hitfb_blank	hitfb.c	/^int hitfb_blank(int blank_mode, struct fb_info *info)$/;"	f
hitfb_check_var	hitfb.c	/^static int hitfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
hitfb_copyarea	hitfb.c	/^static void hitfb_copyarea(struct fb_info *p, const struct fb_copyarea *area)$/;"	f	file:
hitfb_device	hitfb.c	/^static struct platform_device hitfb_device = {$/;"	v	typeref:struct:platform_device	file:
hitfb_driver	hitfb.c	/^static struct platform_driver hitfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
hitfb_exit	hitfb.c	/^module_exit(hitfb_exit);$/;"	v
hitfb_exit	hitfb.c	/^static void __exit hitfb_exit(void)$/;"	f	file:
hitfb_fillrect	hitfb.c	/^static void hitfb_fillrect(struct fb_info *p, const struct fb_fillrect *rect)$/;"	f	file:
hitfb_init	hitfb.c	/^module_init(hitfb_init);$/;"	v
hitfb_init	hitfb.c	/^static int __init hitfb_init(void)$/;"	f	file:
hitfb_ops	hitfb.c	/^static struct fb_ops hitfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
hitfb_pan_display	hitfb.c	/^static int hitfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
hitfb_probe	hitfb.c	/^static int __init hitfb_probe(struct platform_device *dev)$/;"	f	file:
hitfb_remove	hitfb.c	/^static int __devexit hitfb_remove(struct platform_device *dev)$/;"	f	file:
hitfb_resume	hitfb.c	/^static int hitfb_resume(struct platform_device *dev)$/;"	f	file:
hitfb_set_par	hitfb.c	/^static int hitfb_set_par(struct fb_info *info)$/;"	f	file:
hitfb_setcolreg	hitfb.c	/^static int hitfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
hitfb_suspend	hitfb.c	/^static int hitfb_suspend(struct platform_device *dev, pm_message_t state)$/;"	f	file:
hitfb_sync	hitfb.c	/^static int hitfb_sync(struct fb_info *info)$/;"	f	file:
hlfln	controlfb.h	/^	struct preg hlfln;	\/* half horiz period *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
hlfln	controlfb.h	/^	unsigned hlfln;		\/* half horiz period *\/$/;"	m	struct:control_regints
hmax	sis/sis.h	/^		u16 hmax;$/;"	m	struct:sis_video_info::sisfb_monitor
hmin	sis/sis.h	/^		u16 hmin;$/;"	m	struct:sis_video_info::sisfb_monitor
horiz	nvidia/nv_type.h	/^	u32 horiz;$/;"	m	struct:_riva_hw_state
horiz	riva/riva_hw.h	/^    U032 horiz;$/;"	m	struct:_riva_hw_state
horiz_state	stifb.c	/^	__s32	horiz_state;$/;"	m	struct:__anon111	file:
horiz_timing_fmt	stifb.c	/^	__s32	horiz_timing_fmt;$/;"	m	struct:__anon111	file:
horz_stretching	aty/atyfb.h	/^	u32 horz_stretching;$/;"	m	struct:crtc
horztiming	au1100fb.h	/^	u32	horztiming;$/;"	m	struct:au1100fb_panel
horztiming	au1200fb.h	/^	volatile uint32	horztiming;$/;"	m	struct:au1200_lcd
hotplug	matrox/matroxfb_base.c	/^static int hotplug = 0;$/;"	v	file:
hp680bl_device	backlight/hp680_bl.c	/^static struct platform_device *hp680bl_device;$/;"	v	typeref:struct:platform_device	file:
hp680bl_driver	backlight/hp680_bl.c	/^static struct platform_driver hp680bl_driver = {$/;"	v	typeref:struct:platform_driver	file:
hp680bl_exit	backlight/hp680_bl.c	/^module_exit(hp680bl_exit);$/;"	v
hp680bl_exit	backlight/hp680_bl.c	/^static void __exit hp680bl_exit(void)$/;"	f	file:
hp680bl_get_intensity	backlight/hp680_bl.c	/^static int hp680bl_get_intensity(struct backlight_device *bd)$/;"	f	file:
hp680bl_init	backlight/hp680_bl.c	/^module_init(hp680bl_init);$/;"	v
hp680bl_init	backlight/hp680_bl.c	/^static int __init hp680bl_init(void)$/;"	f	file:
hp680bl_ops	backlight/hp680_bl.c	/^static struct backlight_ops hp680bl_ops = {$/;"	v	typeref:struct:backlight_ops	file:
hp680bl_probe	backlight/hp680_bl.c	/^static int __init hp680bl_probe(struct platform_device *pdev)$/;"	f	file:
hp680bl_remove	backlight/hp680_bl.c	/^static int hp680bl_remove(struct platform_device *pdev)$/;"	f	file:
hp680bl_resume	backlight/hp680_bl.c	/^static int hp680bl_resume(struct platform_device *pdev)$/;"	f	file:
hp680bl_resume	backlight/hp680_bl.c	87;"	d	file:
hp680bl_send_intensity	backlight/hp680_bl.c	/^static void hp680bl_send_intensity(struct backlight_device *bd)$/;"	f	file:
hp680bl_set_intensity	backlight/hp680_bl.c	/^static int hp680bl_set_intensity(struct backlight_device *bd)$/;"	f	file:
hp680bl_suspend	backlight/hp680_bl.c	/^static int hp680bl_suspend(struct platform_device *pdev, pm_message_t state)$/;"	f	file:
hp680bl_suspend	backlight/hp680_bl.c	86;"	d	file:
hp680bl_suspended	backlight/hp680_bl.c	/^static int hp680bl_suspended;$/;"	v	file:
hperiod	controlfb.h	/^	struct preg hperiod;	\/* horiz period - 2 *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
hperiod	controlfb.h	/^	unsigned hperiod;	\/* horiz period - 2 *\/$/;"	m	struct:control_regints
hperiod	fbcvt.c	/^	u32 hperiod;$/;"	m	struct:fb_cvt_data	file:
hpfb_blank	hpfb.c	/^static int hpfb_blank(int blank, struct fb_info *info)$/;"	f	file:
hpfb_cleanup_module	hpfb.c	/^module_exit(hpfb_cleanup_module);$/;"	v
hpfb_cleanup_module	hpfb.c	/^void __exit hpfb_cleanup_module(void)$/;"	f
hpfb_copyarea	hpfb.c	/^static void hpfb_copyarea(struct fb_info *info, const struct fb_copyarea *area) $/;"	f	file:
hpfb_defined	hpfb.c	/^static struct fb_var_screeninfo hpfb_defined = {$/;"	v	typeref:struct:fb_var_screeninfo	file:
hpfb_dio_probe	hpfb.c	/^static int __devinit hpfb_dio_probe(struct dio_dev * d, const struct dio_device_id * ent)$/;"	f	file:
hpfb_dio_tbl	hpfb.c	/^static struct dio_device_id hpfb_dio_tbl[] = {$/;"	v	typeref:struct:dio_device_id	file:
hpfb_driver	hpfb.c	/^static struct dio_driver hpfb_driver = {$/;"	v	typeref:struct:dio_driver	file:
hpfb_fillrect	hpfb.c	/^static void hpfb_fillrect(struct fb_info *p, const struct fb_fillrect *region)$/;"	f	file:
hpfb_init	hpfb.c	/^int __init hpfb_init(void)$/;"	f
hpfb_init	hpfb.c	/^module_init(hpfb_init);$/;"	v
hpfb_init_one	hpfb.c	/^static int __init hpfb_init_one(unsigned long phys_base, unsigned long virt_base)$/;"	f	file:
hpfb_ops	hpfb.c	/^static struct fb_ops hpfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
hpfb_remove_one	hpfb.c	/^static void __devexit hpfb_remove_one(struct dio_dev *d)$/;"	f	file:
hpfb_setcolreg	hpfb.c	/^static int hpfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
hpfb_sync	hpfb.c	/^static int hpfb_sync(struct fb_info *info)$/;"	f	file:
hres	platinumfb.h	/^	int hres;$/;"	m	struct:vmode_attr
hres	valkyriefb.h	/^	int	hres;$/;"	m	struct:valkyrie_regvals
hrsz_coef_lut	jz4750_ipu.h	/^  unsigned int hrsz_coef_lut;    \/\/ 0x48$/;"	m	struct:ipu_module
hsb	imsttfb.c	/^	__u16 hes, heb, hsb, ht, ves, veb, vsb, vt, vil;$/;"	m	struct:imstt_regvals	file:
hsblank	controlfb.h	/^	struct preg hsblank;	\/* horiz start blank *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
hsblank	controlfb.h	/^	unsigned hsblank;	\/* horiz start blank *\/$/;"	m	struct:control_regints
hsc	cg14.c	/^	u16 hsc;	\/* Hor Sync Clear *\/$/;"	m	struct:cg14_regs	file:
hscroll2hw	amifb.c	994;"	d	file:
hserr	controlfb.h	/^	struct preg hserr;	\/* horiz period - horiz sync len *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
hserr	controlfb.h	/^	unsigned hserr;		\/* horiz period - horiz sync len *\/$/;"	m	struct:control_regints
hslen	matrox/matroxfb_base.c	/^static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {$/;"	m	struct:__anon29	file:
hslen	matrox/matroxfb_base.c	/^static unsigned int hslen;		\/* "matrox:hslen:xxxxx" *\/$/;"	v	file:
hss	atafb.c	/^			short hht, hbb, hbe, hdb, hde, hss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
hss	cg14.c	/^	u16 hss;	\/* Hor Sync Start *\/$/;"	m	struct:cg14_regs	file:
hsstop	amifb.c	/^	u_short hsstop;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
hsstop2hw	amifb.c	1017;"	d	file:
hsstrt	amifb.c	/^	u_short hsstrt;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
hsstrt2hw	amifb.c	1016;"	d	file:
hssync	controlfb.h	/^	struct preg hssync;	\/* horiz start sync *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
hssync	controlfb.h	/^	unsigned hssync;	\/* horiz start sync *\/$/;"	m	struct:control_regints
hsw	9331/jz4750_lcd.h	/^	unsigned int hsw;	\/* hsync width, in pclk *\/$/;"	m	struct:jz4750lcd_panel_t
hsw	jz4750_lcd.h	/^	unsigned int hsw;	\/* hsync width, in pclk *\/$/;"	m	struct:jz4750lcd_panel_t
hsw	jzlcd.c	/^	unsigned int hsw;	\/* hsync width, in pclk *\/$/;"	m	struct:jzfb_info	file:
hsw	l009_bak/jz4750_lcd.h	/^	unsigned int hsw;	\/* hsync width, in pclk *\/$/;"	m	struct:jz4750lcd_panel_t
hsync	atafb.c	/^	int right, hsync, left;	\/* standard timing in clock cycles, not pixel *\/$/;"	m	struct:pixel_clock	file:
hsync	fbcvt.c	/^	u32 hsync;$/;"	m	struct:fb_cvt_data	file:
hsync_a	intelfb/intelfb.h	/^	u32 hsync_a;$/;"	m	struct:intelfb_hwstate
hsync_b	intelfb/intelfb.h	/^	u32 hsync_b;$/;"	m	struct:intelfb_hwstate
hsync_len	acornfb.h	/^	u_int	hsync_len;$/;"	m	struct:modex_params
hsync_len	sa1100fb.h	/^	u_char		hsync_len;$/;"	m	struct:sa1100fb_mach_info
hsync_time	pxafb.h	/^	unsigned long	hsync_time;$/;"	m	struct:pxafb_info
hsync_total	pvr2fb.c	/^	unsigned int hsync_total;	\/* Clocks\/line *\/$/;"	m	struct:pvr2fb_par	file:
ht	imsttfb.c	/^	__u16 hes, heb, hsb, ht, ves, veb, vsb, vt, vil;$/;"	m	struct:imstt_regvals	file:
htotal	amifb.c	/^	u_short htotal;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
htotal	fbcvt.c	/^	u32 htotal;$/;"	m	struct:fb_cvt_data	file:
htotal	fbmon.c	/^	u32 htotal;$/;"	m	struct:__fb_timings	file:
htotal	matrox/matroxfb_base.h	/^	u_int16_t htotal;$/;"	m	struct:mavenregs
htotal2hw	amifb.c	1018;"	d	file:
htotal_a	intelfb/intelfb.h	/^	u32 htotal_a;$/;"	m	struct:intelfb_hwstate
htotal_b	intelfb/intelfb.h	/^	u32 htotal_b;$/;"	m	struct:intelfb_hwstate
htotal_cntl2	aty/radeonfb.h	/^	u32		htotal_cntl2;$/;"	m	struct:radeon_regs
hue	matrox/matroxfb_base.h	/^		int brightness, contrast, saturation, hue, gamma;$/;"	m	struct:matrox_fb_info::__anon11::__anon12
hw	atafb.c	/^	} hw;$/;"	m	struct:atafb_par	typeref:union:atafb_par::__anon115	file:
hw	matrox/matroxfb_base.h	/^	struct matrox_hw_state	hw;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::matrox_hw_state
hw_state	i810/i810.h	/^	struct state_registers   hw_state;$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::state_registers
hw_switch	matrox/matroxfb_base.h	/^	struct matrox_switch*	hw_switch;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::matrox_switch
hwa742	omap/hwa742.c	/^} hwa742;$/;"	v	typeref:struct:__anon49
hwa742_bind_client	omap/hwa742.c	/^static void hwa742_bind_client(struct omapfb_notifier_block *nb)$/;"	f	file:
hwa742_cleanup	omap/hwa742.c	/^static void hwa742_cleanup(void)$/;"	f	file:
hwa742_ctrl	omap/hwa742.c	/^struct lcd_ctrl hwa742_ctrl = {$/;"	v	typeref:struct:lcd_ctrl
hwa742_ctrl	omap/hwa742.c	/^struct lcd_ctrl hwa742_ctrl;$/;"	v	typeref:struct:lcd_ctrl
hwa742_enable_plane	omap/hwa742.c	/^static int hwa742_enable_plane(int plane, int enable)$/;"	f	file:
hwa742_get_caps	omap/hwa742.c	/^static void hwa742_get_caps(int plane, struct omapfb_caps *caps)$/;"	f	file:
hwa742_get_update_mode	omap/hwa742.c	/^static enum omapfb_update_mode hwa742_get_update_mode(void)$/;"	f	file:
hwa742_init	omap/hwa742.c	/^static int hwa742_init(struct omapfb_device *fbdev, int ext_mode,$/;"	f	file:
hwa742_read_reg	omap/hwa742.c	/^static u8 hwa742_read_reg(u8 reg)$/;"	f	file:
hwa742_request	omap/hwa742.c	/^struct hwa742_request {$/;"	s	file:
hwa742_resume	omap/hwa742.c	/^static void hwa742_resume(void)$/;"	f	file:
hwa742_set_update_mode	omap/hwa742.c	/^static int hwa742_set_update_mode(enum omapfb_update_mode mode)$/;"	f	file:
hwa742_setup_plane	omap/hwa742.c	/^static int hwa742_setup_plane(int plane, int channel_out,$/;"	f	file:
hwa742_suspend	omap/hwa742.c	/^static void hwa742_suspend(void)$/;"	f	file:
hwa742_sync	omap/hwa742.c	/^static void hwa742_sync(void)$/;"	f	file:
hwa742_update_window_async	omap/hwa742.c	/^EXPORT_SYMBOL(hwa742_update_window_async);$/;"	v
hwa742_update_window_async	omap/hwa742.c	/^int hwa742_update_window_async(struct fb_info *fbi,$/;"	f
hwa742_update_window_auto	omap/hwa742.c	/^static void hwa742_update_window_auto(unsigned long arg)$/;"	f	file:
hwa742_write_reg	omap/hwa742.c	/^static void hwa742_write_reg(u8 reg, u8 data)$/;"	f	file:
hwc	au1200fb.h	/^	} hwc;$/;"	m	struct:au1200_lcd	typeref:struct:au1200_lcd::__anon132
hwc	au1200fb.h	/^	} hwc;$/;"	m	struct:au1200_lcd	typeref:struct:au1200_lcd::__anon134
hwcursor	intelfb/intelfb.h	/^	int hwcursor;$/;"	m	struct:intelfb_info
hwcursor	intelfb/intelfbdrv.c	/^static int hwcursor     = 0;$/;"	v	file:
hwcursor	pm2fb.c	/^static int hwcursor = 1;$/;"	v	file:
hwcursor	pm3fb.c	/^static int hwcursor = 1;$/;"	v	file:
hwcursor	tdfxfb.c	/^static int hwcursor = 1;$/;"	v	file:
hwcursor_size	sis/sis.h	/^	int		hwcursor_size;$/;"	m	struct:sis_video_info
hwcursor_size	sis/sis_main.h	/^	int		hwcursor_size;$/;"	m	struct:sisfb_chip_info
hwcursor_vbase	sis/sis.h	/^	SIS_IOTYPE1	*hwcursor_vbase;$/;"	m	struct:sis_video_info
hwdirty	pnx4008/dum.h	/^	int hwdirty;$/;"	m	struct:dum_ch_setup
hws_pga	i810/i810.h	/^	u32 fence0, hws_pga, dplystas;$/;"	m	struct:state_registers
hwscroll	atafb.c	/^static int hwscroll = -1;$/;"	v	file:
hwstam	i810/i810.h	/^	u16 bltcntl, hwstam, ier, iir, imr;$/;"	m	struct:state_registers
hwstam	intelfb/intelfb.h	/^	u16 hwstam;$/;"	m	struct:intelfb_hwstate
hxx_prescale	atafb.c	/^static inline int hxx_prescale(struct falcon_hw *hw)$/;"	f	file:
hyperResetPlanes	stifb.c	/^hyperResetPlanes(struct stifb_info *fb, int enable)$/;"	f	file:
hyperUndoITE	stifb.c	/^static void hyperUndoITE(struct stifb_info *fb)$/;"	f	file:
i2c	aty/radeonfb.h	/^	struct radeon_i2c_chan 	i2c[4];$/;"	m	struct:radeonfb_info	typeref:struct:radeonfb_info::radeon_i2c_chan
i2c_bit_adapter	matrox/matroxfb_maven.h	/^struct i2c_bit_adapter {$/;"	s
i2c_bit_bus_del	matrox/i2c-matroxfb.c	/^static void i2c_bit_bus_del(struct i2c_bit_adapter* b) {$/;"	f	file:
i2c_bus	intelfb/intelfb.h	/^    struct intelfb_i2c_chan i2c_bus;$/;"	m	struct:intelfb_output_rec	typeref:struct:intelfb_output_rec::intelfb_i2c_chan
i2c_bus_reg	matrox/i2c-matroxfb.c	/^static int i2c_bus_reg(struct i2c_bit_adapter* b, struct matrox_fb_info* minfo, $/;"	f	file:
i2c_cntl_1	aty/radeonfb.h	/^	u32		i2c_cntl_1;$/;"	m	struct:radeon_regs
i2c_ddc1_done	matrox/i2c-matroxfb.c	/^static inline void i2c_ddc1_done(struct matroxfb_dh_maven_info* minfo2) {$/;"	f	file:
i2c_ddc2_done	matrox/i2c-matroxfb.c	/^static inline void i2c_ddc2_done(struct matroxfb_dh_maven_info* minfo2) {$/;"	f	file:
i2c_matroxfb	matrox/i2c-matroxfb.c	/^static struct matroxfb_driver i2c_matroxfb = {$/;"	v	typeref:struct:matroxfb_driver	file:
i2c_matroxfb_exit	matrox/i2c-matroxfb.c	/^module_exit(i2c_matroxfb_exit);$/;"	v
i2c_matroxfb_exit	matrox/i2c-matroxfb.c	/^static void __exit i2c_matroxfb_exit(void) {$/;"	f	file:
i2c_matroxfb_init	matrox/i2c-matroxfb.c	/^module_init(i2c_matroxfb_init);$/;"	v
i2c_matroxfb_init	matrox/i2c-matroxfb.c	/^static int __init i2c_matroxfb_init(void) {$/;"	f	file:
i2c_matroxfb_probe	matrox/i2c-matroxfb.c	/^static void* i2c_matroxfb_probe(struct matrox_fb_info* minfo) {$/;"	f	file:
i2c_matroxfb_remove	matrox/i2c-matroxfb.c	/^static void i2c_matroxfb_remove(struct matrox_fb_info* minfo, void* data) {$/;"	f	file:
i2c_maven_done	matrox/i2c-matroxfb.c	/^static inline void i2c_maven_done(struct matroxfb_dh_maven_info* minfo2) {$/;"	f	file:
i810_alloc_agp_mem	i810/i810_main.c	/^static int __devinit i810_alloc_agp_mem(struct fb_info *info)$/;"	f	file:
i810_allocate_pci_resource	i810/i810_main.c	/^i810_allocate_pci_resource(struct i810fb_par *par, $/;"	f	file:
i810_calc_dclk	i810/i810_main.c	/^static void i810_calc_dclk(u32 freq, u32 *m, u32 *n, u32 *p)$/;"	f	file:
i810_check_params	i810/i810_main.c	/^static int i810_check_params(struct fb_var_screeninfo *var, $/;"	f	file:
i810_create_i2c_busses	i810/i810-i2c.c	/^void i810_create_i2c_busses(struct i810fb_par *par)$/;"	f
i810_create_i2c_busses	i810/i810_main.h	/^static inline void i810_create_i2c_busses(struct i810fb_par *par) { }$/;"	f
i810_cursor_memory	i810/i810.h	/^	struct agp_memory *i810_cursor_memory;$/;"	m	struct:gtt_data	typeref:struct:gtt_data::agp_memory
i810_delete_i2c_busses	i810/i810-i2c.c	/^void i810_delete_i2c_busses(struct i810fb_par *par)$/;"	f
i810_delete_i2c_busses	i810/i810_main.h	/^static inline void i810_delete_i2c_busses(struct i810fb_par *par) { }$/;"	f
i810_dram_off	i810/i810_main.c	/^static void i810_dram_off(u8 __iomem *mmio, u8 mode)$/;"	f	file:
i810_enable_cursor	i810/i810_main.c	/^static void i810_enable_cursor(u8 __iomem *mmio, int mode)$/;"	f	file:
i810_fb_memory	i810/i810.h	/^	struct agp_memory *i810_fb_memory;$/;"	m	struct:gtt_data	typeref:struct:gtt_data::agp_memory
i810_fix_offsets	i810/i810_main.c	/^static void __devinit i810_fix_offsets(struct i810fb_par *par)$/;"	f	file:
i810_fix_pointers	i810/i810_main.c	/^static void __devinit i810_fix_pointers(struct i810fb_par *par)$/;"	f	file:
i810_get_watermark	i810/i810_dvt.c	/^u32 i810_get_watermark(struct fb_var_screeninfo *var,$/;"	f
i810_get_watermark	i810/i810_gtf.c	/^u32 i810_get_watermark(const struct fb_var_screeninfo *var,$/;"	f
i810_gtt	i810/i810.h	/^	struct gtt_data          i810_gtt;$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::gtt_data
i810_hires	i810/i810_main.c	/^static void i810_hires(u8 __iomem *mmio)$/;"	f	file:
i810_init_cursor	i810/i810_main.c	/^static void i810_init_cursor(struct i810fb_par *par)$/;"	f	file:
i810_init_defaults	i810/i810_main.c	/^static void __devinit i810_init_defaults(struct i810fb_par *par, $/;"	f	file:
i810_init_device	i810/i810_main.c	/^static void __devinit i810_init_device(struct i810fb_par *par)$/;"	f	file:
i810_init_monspecs	i810/i810_main.c	/^static void __devinit i810_init_monspecs(struct fb_info *info)$/;"	f	file:
i810_load_2d	i810/i810_main.c	/^static void i810_load_2d(struct i810fb_par *par)$/;"	f	file:
i810_load_color	i810/i810_main.c	/^static void i810_load_color(struct i810fb_par *par)$/;"	f	file:
i810_load_cursor_colors	i810/i810_main.c	/^static void i810_load_cursor_colors(int fg, int bg, struct fb_info *info)$/;"	f	file:
i810_load_cursor_image	i810/i810_main.c	/^static void i810_load_cursor_image(int width, int height, u8 *data,$/;"	f	file:
i810_load_pitch	i810/i810_main.c	/^static void i810_load_pitch(struct i810fb_par *par)$/;"	f	file:
i810_load_pll	i810/i810_main.c	/^static void i810_load_pll(struct i810fb_par *par)$/;"	f	file:
i810_load_regs	i810/i810_main.c	/^static void i810_load_regs(struct i810fb_par *par)$/;"	f	file:
i810_load_vga	i810/i810_main.c	/^static void i810_load_vga(struct i810fb_par *par)$/;"	f	file:
i810_load_vgax	i810/i810_main.c	/^static void i810_load_vgax(struct i810fb_par *par)$/;"	f	file:
i810_probe_i2c_connector	i810/i810-i2c.c	/^int i810_probe_i2c_connector(struct fb_info *info, u8 **out_edid, int conn)$/;"	f
i810_probe_i2c_connector	i810/i810_main.h	/^static inline int i810_probe_i2c_connector(struct fb_info *info, u8 **out_edid,$/;"	f
i810_protect_regs	i810/i810_main.c	/^static void i810_protect_regs(u8 __iomem *mmio, int mode)$/;"	f	file:
i810_read_dac	i810/i810_main.c	/^static void i810_read_dac(u8 regno, u8 *red, u8 *green, u8 *blue,$/;"	f	file:
i810_readb	i810/i810.h	293;"	d
i810_readl	i810/i810.h	295;"	d
i810_readw	i810/i810.h	294;"	d
i810_report_error	i810/i810_accel.c	/^static inline void i810_report_error(u8 __iomem *mmio)$/;"	f	file:
i810_reset_cursor_image	i810/i810_main.c	/^static void i810_reset_cursor_image(struct i810fb_par *par)$/;"	f	file:
i810_restore_2d	i810/i810_main.c	/^static void i810_restore_2d(struct i810fb_par *par)$/;"	f	file:
i810_restore_addr_map	i810/i810_main.c	/^static void i810_restore_addr_map(struct i810fb_par *par)$/;"	f	file:
i810_restore_dac	i810/i810_main.c	/^static void i810_restore_dac(struct i810fb_par *par)$/;"	f	file:
i810_restore_pll	i810/i810_main.c	/^static void i810_restore_pll(struct i810fb_par *par)$/;"	f	file:
i810_restore_vga	i810/i810_main.c	/^static void i810_restore_vga(struct i810fb_par *par)$/;"	f	file:
i810_restore_vga_state	i810/i810_main.c	/^static void i810_restore_vga_state(struct i810fb_par *par)$/;"	f	file:
i810_restore_vgax	i810/i810_main.c	/^static void i810_restore_vgax(struct i810fb_par *par)$/;"	f	file:
i810_round_off	i810/i810_main.c	/^static void i810_round_off(struct fb_var_screeninfo *var)$/;"	f	file:
i810_save_2d	i810/i810_main.c	/^static void i810_save_2d(struct i810fb_par *par)$/;"	f	file:
i810_save_vga	i810/i810_main.c	/^static void i810_save_vga(struct i810fb_par *par)$/;"	f	file:
i810_save_vga_state	i810/i810_main.c	/^static void i810_save_vga_state(struct i810fb_par *par)$/;"	f	file:
i810_save_vgax	i810/i810_main.c	/^static void i810_save_vgax(struct i810fb_par *par)$/;"	f	file:
i810_screen_off	i810/i810_main.c	/^static void i810_screen_off(u8 __iomem *mmio, u8 mode)$/;"	f	file:
i810_setup_i2c_bus	i810/i810-i2c.c	/^static int i810_setup_i2c_bus(struct i810fb_i2c_chan *chan, const char *name)$/;"	f	file:
i810_wm_16_100	i810/i810_gtf.c	/^static struct wm_info i810_wm_16_100[] = {$/;"	v	typeref:struct:wm_info	file:
i810_wm_16_133	i810/i810_gtf.c	/^static struct wm_info i810_wm_16_133[] = {$/;"	v	typeref:struct:wm_info	file:
i810_wm_24_100	i810/i810_gtf.c	/^static struct wm_info i810_wm_24_100[] = {$/;"	v	typeref:struct:wm_info	file:
i810_wm_24_133	i810/i810_gtf.c	/^static struct wm_info i810_wm_24_133[] = {$/;"	v	typeref:struct:wm_info	file:
i810_wm_8_100	i810/i810_gtf.c	/^static struct wm_info i810_wm_8_100[] = {$/;"	v	typeref:struct:wm_info	file:
i810_wm_8_133	i810/i810_gtf.c	/^static struct wm_info i810_wm_8_133[] = {$/;"	v	typeref:struct:wm_info	file:
i810_write_dac	i810/i810_main.c	/^static void i810_write_dac(u8 regno, u8 red, u8 green, u8 blue,$/;"	f	file:
i810_writeb	i810/i810.h	296;"	d
i810_writel	i810/i810.h	298;"	d
i810_writew	i810/i810.h	297;"	d
i810fb-objs	i810/Makefile	/^i810fb-objs                     := i810_main.o i810_accel.o$/;"	m
i810fb_blank	i810/i810_main.c	/^static int i810fb_blank (int blank_mode, struct fb_info *info)$/;"	f	file:
i810fb_check_var	i810/i810_main.c	/^static int i810fb_check_var(struct fb_var_screeninfo *var, $/;"	f	file:
i810fb_copyarea	i810/i810_accel.c	/^void i810fb_copyarea(struct fb_info *info, const struct fb_copyarea *region) $/;"	f
i810fb_cursor	i810/i810_main.c	/^static int i810fb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
i810fb_driver	i810/i810_main.c	/^static struct pci_driver i810fb_driver = {$/;"	v	typeref:struct:pci_driver	file:
i810fb_encode_registers	i810/i810_dvt.c	/^void i810fb_encode_registers(const struct fb_var_screeninfo *var,$/;"	f
i810fb_encode_registers	i810/i810_gtf.c	/^void i810fb_encode_registers(const struct fb_var_screeninfo *var,$/;"	f
i810fb_exit	i810/i810_main.c	/^module_exit(i810fb_exit);$/;"	v
i810fb_exit	i810/i810_main.c	/^static void __exit i810fb_exit(void)$/;"	f	file:
i810fb_fill_var_timings	i810/i810_dvt.c	/^void i810fb_fill_var_timings(struct fb_var_screeninfo *var)$/;"	f
i810fb_fill_var_timings	i810/i810_gtf.c	/^void i810fb_fill_var_timings(struct fb_var_screeninfo *var) { }$/;"	f
i810fb_fillrect	i810/i810_accel.c	/^void i810fb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f
i810fb_find_init_mode	i810/i810_main.c	/^static void __devinit i810fb_find_init_mode(struct fb_info *info)$/;"	f	file:
i810fb_getcolreg	i810/i810_main.c	/^static int i810fb_getcolreg(u8 regno, u8 *red, u8 *green, u8 *blue, $/;"	f	file:
i810fb_i2c_chan	i810/i810.h	/^struct i810fb_i2c_chan {$/;"	s
i810fb_imageblit	i810/i810_accel.c	/^void i810fb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f
i810fb_init	i810/i810_main.c	/^module_init(i810fb_init);$/;"	v
i810fb_init	i810/i810_main.c	/^static int __devinit i810fb_init(void)$/;"	f	file:
i810fb_init_pci	i810/i810_main.c	/^static int __devinit i810fb_init_pci (struct pci_dev *dev, $/;"	f	file:
i810fb_init_ringbuffer	i810/i810_accel.c	/^void i810fb_init_ringbuffer(struct fb_info *info)$/;"	f
i810fb_iring_enable	i810/i810_accel.c	/^static inline void i810fb_iring_enable(struct i810fb_par *par, u32 mode)$/;"	f	file:
i810fb_load_front	i810/i810_accel.c	/^void i810fb_load_front(u32 offset, struct fb_info *info)$/;"	f
i810fb_open	i810/i810_main.c	/^static int i810fb_open(struct fb_info *info, int user)$/;"	f	file:
i810fb_ops	i810/i810.h	/^	struct fb_ops            i810fb_ops;$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::fb_ops
i810fb_pan_display	i810/i810_main.c	/^static int i810fb_pan_display(struct fb_var_screeninfo *var, $/;"	f	file:
i810fb_par	i810/i810.h	/^struct i810fb_par {$/;"	s
i810fb_pci_tbl	i810/i810_main.c	/^static struct pci_device_id i810fb_pci_tbl[] = {$/;"	v	typeref:struct:pci_device_id	file:
i810fb_release	i810/i810_main.c	/^static int i810fb_release(struct fb_info *info, int user)$/;"	f	file:
i810fb_release_resource	i810/i810_main.c	/^static void i810fb_release_resource(struct fb_info *info, $/;"	f	file:
i810fb_remove_pci	i810/i810_main.c	/^static void __exit i810fb_remove_pci(struct pci_dev *dev)$/;"	f	file:
i810fb_resume	i810/i810_main.c	/^static int i810fb_resume(struct pci_dev *dev) $/;"	f	file:
i810fb_rop	i810/i810_accel.c	/^static u32 i810fb_rop[] = {$/;"	v	file:
i810fb_set_par	i810/i810_main.c	/^static int i810fb_set_par(struct fb_info *info)$/;"	f	file:
i810fb_setcolreg	i810/i810_main.c	/^static int i810fb_setcolreg(unsigned regno, unsigned red, unsigned green, $/;"	f	file:
i810fb_setup	i810/i810_main.c	/^static int __devinit i810fb_setup(char *options)$/;"	f	file:
i810fb_suspend	i810/i810_main.c	/^static int i810fb_suspend(struct pci_dev *dev, pm_message_t mesg)$/;"	f	file:
i810fb_sync	i810/i810_accel.c	/^int i810fb_sync(struct fb_info *info)$/;"	f
i810i2c_getscl	i810/i810-i2c.c	/^static int i810i2c_getscl(void *data)$/;"	f	file:
i810i2c_getsda	i810/i810-i2c.c	/^static int i810i2c_getsda(void *data)$/;"	f	file:
i810i2c_setscl	i810/i810-i2c.c	/^static void i810i2c_setscl(void *data, int state)$/;"	f	file:
i810i2c_setsda	i810/i810-i2c.c	/^static void i810i2c_setsda(void *data, int state)$/;"	f	file:
ibm514	aty/atyfb.h	/^	struct pll_514 ibm514;$/;"	m	union:aty_pll	typeref:struct:aty_pll::pll_514
iceil8	arcfb.c	55;"	d	file:
ics2595	aty/atyfb.h	/^	struct pll_18818 ics2595;$/;"	m	union:aty_pll	typeref:struct:aty_pll::pll_18818
ics5342_info	arkfb.c	/^struct ics5342_info$/;"	s	file:
ics5342_init	arkfb.c	/^static struct dac_info * ics5342_init(dac_read_regs_t drr, dac_write_regs_t dwr, void *data)$/;"	f	file:
ics5342_mode_table	arkfb.c	/^static const u8 ics5342_mode_table[DAC_MAX] = {$/;"	v	file:
ics5342_ops	arkfb.c	/^static struct dac_ops ics5342_ops = {$/;"	v	typeref:struct:dac_ops	file:
ics5342_pll	arkfb.c	/^static const struct svga_pll ics5342_pll = {3, 129, 3, 33, 0, 3,$/;"	v	typeref:struct:svga_pll	file:
ics5342_pll_pd4	arkfb.c	/^static const struct svga_pll ics5342_pll_pd4 = {3, 129, 3, 33, 2, 2,$/;"	v	typeref:struct:svga_pll	file:
ics5342_release	arkfb.c	/^static void ics5342_release(struct dac_info *info)$/;"	f	file:
ics5342_set_freq	arkfb.c	/^static int ics5342_set_freq(struct dac_info *info, int channel, u32 freq)$/;"	f	file:
ics5342_set_mode	arkfb.c	/^static int ics5342_set_mode(struct dac_info *info, int mode)$/;"	f	file:
id	cyber2000fb.c	/^	u_int			id;$/;"	m	struct:cfb_info	file:
id	fbmem.c	/^	char			id[16];$/;"	m	struct:fb_fix_screeninfo32	file:
id	stifb.c	/^	unsigned int id;$/;"	m	struct:stifb_info	file:
id2	cirrusfb.c	/^	zorro_id id2;$/;"	m	struct:__anon149	file:
ident	aty/radeon_pm.c	/^        const char *ident;                     \/* (arbitrary) Name *\/$/;"	m	struct:radeon_device_id	file:
idonly	intelfb/intelfbdrv.c	/^static int idonly       = 0;$/;"	v	file:
idx	sis/sis_main.h	/^	u16 idx;$/;"	m	struct:_sis_vrate
ier	i810/i810.h	/^	u16 bltcntl, hwstam, ier, iir, imr;$/;"	m	struct:state_registers
ier	intelfb/intelfb.h	/^	u16 ier;$/;"	m	struct:intelfb_hwstate
iga_blank_border	igafb.c	/^static void iga_blank_border(struct iga_par *par)$/;"	f	file:
iga_inb	igafb.c	/^static inline unsigned int iga_inb(struct iga_par *par, unsigned int reg,$/;"	f	file:
iga_init	igafb.c	/^static int __init iga_init(struct fb_info *info, struct iga_par *par)$/;"	f	file:
iga_outb	igafb.c	/^static inline void iga_outb(struct iga_par *par, unsigned char val,$/;"	f	file:
iga_par	igafb.c	/^struct iga_par {$/;"	s	file:
igafb_init	igafb.c	/^int __init igafb_init(void)$/;"	f
igafb_init	igafb.c	/^module_init(igafb_init);$/;"	v
igafb_mmap	igafb.c	/^static int igafb_mmap(struct fb_info *info,$/;"	f	file:
igafb_ops	igafb.c	/^static struct fb_ops igafb_ops = {$/;"	v	typeref:struct:fb_ops	file:
igafb_setcolreg	igafb.c	/^static int igafb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
igafb_setup	igafb.c	/^int __init igafb_setup(char *options)$/;"	f
ignore_devlist	aty/radeon_base.c	/^static int ignore_devlist;$/;"	v	file:
ignore_edid	aty/radeon_base.c	/^static int ignore_edid = 0;$/;"	v	file:
igs_regs	cyber2000fb.c	/^static char igs_regs[] = {$/;"	v	file:
iir	i810/i810.h	/^	u16 bltcntl, hwstam, ier, iir, imr;$/;"	m	struct:state_registers
iir	intelfb/intelfb.h	/^	u16 iir;$/;"	m	struct:intelfb_hwstate
imacfb_device	imacfb.c	/^static struct platform_device imacfb_device = {$/;"	v	typeref:struct:platform_device	file:
imacfb_driver	imacfb.c	/^static struct platform_driver imacfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
imacfb_init	imacfb.c	/^module_init(imacfb_init);$/;"	v
imacfb_init	imacfb.c	/^static int __init imacfb_init(void)$/;"	f	file:
imacfb_ops	imacfb.c	/^static struct fb_ops imacfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
imacfb_probe	imacfb.c	/^static int __init imacfb_probe(struct platform_device *dev)$/;"	f	file:
imacfb_setcolreg	imacfb.c	/^static int imacfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
imacfb_setup	imacfb.c	/^static int __init imacfb_setup(char *options)$/;"	f	file:
image_copy_rect	tridentfb.c	/^static void image_copy_rect(u32 x1, u32 y1, u32 x2, u32 y2, u32 w, u32 h)$/;"	f	file:
image_fill_rect	tridentfb.c	/^static void image_fill_rect(u32 x, u32 y, u32 w, u32 h, u32 c, u32 rop)$/;"	f	file:
image_init_accel	tridentfb.c	/^static void image_init_accel(int pitch, int bpp)$/;"	f	file:
image_unpack_addr	sticore.h	/^	u32 image_unpack_addr;$/;"	m	struct:sti_rom
image_wait_engine	tridentfb.c	/^static void image_wait_engine(void)$/;"	f	file:
img	jz4750_ipu.h	/^	struct ipu_img_param_t img;$/;"	m	struct:ipu_driver_priv	typeref:struct:ipu_driver_priv::ipu_img_param_t
imr	i810/i810.h	/^	u16 bltcntl, hwstam, ier, iir, imr;$/;"	m	struct:state_registers
imr	intelfb/intelfb.h	/^	u16 imr;$/;"	m	struct:intelfb_hwstate
imstt_par	imsttfb.c	/^struct imstt_par {$/;"	s	file:
imstt_regvals	imsttfb.c	/^struct imstt_regvals {$/;"	s	file:
imsttfb_blank	imsttfb.c	/^imsttfb_blank(int blank, struct fb_info *info)$/;"	f	file:
imsttfb_check_var	imsttfb.c	/^imsttfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
imsttfb_copyarea	imsttfb.c	/^imsttfb_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f	file:
imsttfb_exit	imsttfb.c	/^module_exit(imsttfb_exit);$/;"	v
imsttfb_exit	imsttfb.c	/^static void __exit imsttfb_exit(void)$/;"	f	file:
imsttfb_fillrect	imsttfb.c	/^imsttfb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
imsttfb_init	imsttfb.c	/^module_init(imsttfb_init);$/;"	v
imsttfb_init	imsttfb.c	/^static int __init imsttfb_init(void)$/;"	f	file:
imsttfb_ioctl	imsttfb.c	/^imsttfb_ioctl(struct fb_info *info, u_int cmd, u_long arg)$/;"	f	file:
imsttfb_ops	imsttfb.c	/^static struct fb_ops imsttfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
imsttfb_pan_display	imsttfb.c	/^imsttfb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
imsttfb_pci_driver	imsttfb.c	/^static struct pci_driver imsttfb_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
imsttfb_pci_tbl	imsttfb.c	/^static struct pci_device_id imsttfb_pci_tbl[] = {$/;"	v	typeref:struct:pci_device_id	file:
imsttfb_probe	imsttfb.c	/^imsttfb_probe(struct pci_dev *pdev, const struct pci_device_id *ent)$/;"	f	file:
imsttfb_remove	imsttfb.c	/^imsttfb_remove(struct pci_dev *pdev)$/;"	f	file:
imsttfb_set_par	imsttfb.c	/^imsttfb_set_par(struct fb_info *info) $/;"	f	file:
imsttfb_setcolreg	imsttfb.c	/^imsttfb_setcolreg (u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
imsttfb_setup	imsttfb.c	/^imsttfb_setup(char *options)$/;"	f	file:
imxfb_activate_var	imxfb.c	/^static int imxfb_activate_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
imxfb_blank	imxfb.c	/^static int imxfb_blank(int blank, struct fb_info *info)$/;"	f	file:
imxfb_check_var	imxfb.c	/^imxfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
imxfb_cleanup	imxfb.c	/^module_exit(imxfb_cleanup);$/;"	v
imxfb_cleanup	imxfb.c	/^static void __exit imxfb_cleanup(void)$/;"	f	file:
imxfb_disable_controller	imxfb.c	/^static void imxfb_disable_controller(struct imxfb_info *fbi)$/;"	f	file:
imxfb_driver	imxfb.c	/^static struct platform_driver imxfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
imxfb_enable_controller	imxfb.c	/^static void imxfb_enable_controller(struct imxfb_info *fbi)$/;"	f	file:
imxfb_info	imxfb.h	/^struct imxfb_info {$/;"	s
imxfb_init	imxfb.c	/^int __init imxfb_init(void)$/;"	f
imxfb_init	imxfb.c	/^module_init(imxfb_init);$/;"	v
imxfb_init_fbinfo	imxfb.c	/^static int __init imxfb_init_fbinfo(struct device *dev)$/;"	f	file:
imxfb_map_video_memory	imxfb.c	/^static int __init imxfb_map_video_memory(struct fb_info *info)$/;"	f	file:
imxfb_ops	imxfb.c	/^static struct fb_ops imxfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
imxfb_probe	imxfb.c	/^static int __init imxfb_probe(struct platform_device *pdev)$/;"	f	file:
imxfb_remove	imxfb.c	/^static int imxfb_remove(struct platform_device *pdev)$/;"	f	file:
imxfb_resume	imxfb.c	/^static int imxfb_resume(struct platform_device *dev)$/;"	f	file:
imxfb_resume	imxfb.c	434;"	d	file:
imxfb_rgb	imxfb.h	/^struct imxfb_rgb {$/;"	s
imxfb_set_par	imxfb.c	/^static int imxfb_set_par(struct fb_info *info)$/;"	f	file:
imxfb_setcolreg	imxfb.c	/^imxfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
imxfb_setpalettereg	imxfb.c	/^imxfb_setpalettereg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
imxfb_setup_gpio	imxfb.c	/^static void imxfb_setup_gpio(struct imxfb_info *fbi)$/;"	f	file:
imxfb_shutdown	imxfb.c	/^void  imxfb_shutdown(struct platform_device * dev)$/;"	f
imxfb_suspend	imxfb.c	/^static int imxfb_suspend(struct platform_device *dev, pm_message_t state)$/;"	f	file:
imxfb_suspend	imxfb.c	433;"	d	file:
in32	cyblafb.c	112;"	d	file:
in8	cyblafb.c	111;"	d	file:
inDAC1064	matrox/matroxfb_DAC1064.c	24;"	d	file:
inSISIDXREG	sis/sis.h	345;"	d
inSISREG	sis/sis.h	329;"	d
inTi3026	matrox/matroxfb_Ti3026.c	89;"	d	file:
in_bpp	jz4750_ipu.h	/^	unsigned int		in_bpp;$/;"	m	struct:ipu_img_param_t
in_div_max	matrox/matroxfb_base.h	/^	unsigned int	in_div_max;$/;"	m	struct:matrox_pll_features
in_div_max	matrox/matroxfb_maven.c	/^	unsigned int	in_div_max;$/;"	m	struct:matrox_pll_features2	file:
in_div_min	matrox/matroxfb_base.h	/^	unsigned int	in_div_min;$/;"	m	struct:matrox_pll_features
in_div_min	matrox/matroxfb_maven.c	/^	unsigned int	in_div_min;$/;"	m	struct:matrox_pll_features2	file:
in_height	jz4750_ipu.h	/^	unsigned int		in_height;$/;"	m	struct:ipu_img_param_t
in_n	jz4750_ipu.h	/^   unsigned short int in_n;$/;"	m	struct:__anon109
in_width	jz4750_ipu.h	/^	unsigned int		in_width;$/;"	m	struct:ipu_img_param_t
incx	cg6.c	/^	u32	incx, incy;$/;"	m	struct:cg6_fbc	file:
incy	cg6.c	/^	u32	incx, incy;$/;"	m	struct:cg6_fbc	file:
index	sticore.h	/^	s16 index;		\/* index into font table of character *\/$/;"	m	struct:sti_font_inptr
inflight_data	sticore.h	/^	u16 inflight_data;	\/* inflight data possible on PCI *\/$/;"	m	struct:sti_init_inptr_ext
info	arcfb.c	/^	struct fb_info *info;$/;"	m	struct:arcfb_par	typeref:struct:arcfb_par::fb_info	file:
info	aty/radeonfb.h	/^	struct fb_info		*info;$/;"	m	struct:radeonfb_info	typeref:struct:radeonfb_info::fb_info
info	au1100fb.h	/^	struct fb_info info;			\/* FB driver info record *\/$/;"	m	struct:au1100fb_device	typeref:struct:au1100fb_device::fb_info
info	controlfb.c	/^	struct fb_info		info;$/;"	m	struct:fb_info_control	typeref:struct:fb_info_control::fb_info	file:
info	cyber2000fb.h	/^	struct cfb_info *info;$/;"	m	struct:cyberpro_info	typeref:struct:cyberpro_info::cfb_info
info	hecubafb.c	/^	struct fb_info *info;$/;"	m	struct:hecubafb_par	typeref:struct:hecubafb_par::fb_info	file:
info	intelfb/intelfb.h	/^	struct fb_info *info;$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::fb_info
info	matrox/matroxfb_base.c	/^static struct { unsigned int vesa; unsigned int info; } *RSptr, vesamap[] __initdata = {$/;"	m	struct:__anon30	file:
info	matrox/matroxfb_base.h	/^	struct matroxfb_dh_fb_info*	info;$/;"	m	struct:matrox_fb_info::__anon10	typeref:struct:matrox_fb_info::__anon10::matroxfb_dh_fb_info
info	platinumfb.c	/^	struct fb_info			*info;$/;"	m	struct:fb_info_platinum	typeref:struct:fb_info_platinum::fb_info	file:
info	pmag-aa-fb.c	/^	struct fb_info info;$/;"	m	struct:aafb_info	typeref:struct:aafb_info::fb_info	file:
info	skeletonfb.c	/^static struct fb_info info;$/;"	v	typeref:struct:fb_info	file:
info	sm501fb.c	/^	struct sm501fb_info	*info;$/;"	m	struct:sm501fb_par	typeref:struct:sm501fb_par::sm501fb_info	file:
info	sticore.h	/^	struct fb_info *info;$/;"	m	struct:sti_struct	typeref:struct:sti_struct::fb_info
info	stifb.c	/^	struct fb_info info;$/;"	m	struct:stifb_info	typeref:struct:stifb_info::fb_info	file:
info	sunxvr2500.c	/^	struct fb_info		*info;$/;"	m	struct:s3d_info	typeref:struct:s3d_info::fb_info	file:
info	sunxvr500.c	/^	struct fb_info		*info;$/;"	m	struct:e3d_info	typeref:struct:e3d_info::fb_info	file:
info	valkyriefb.c	/^	struct fb_info		info;$/;"	m	struct:fb_info_valkyrie	typeref:struct:fb_info_valkyrie::fb_info	file:
info	vermilion/vermilion.h	/^	struct fb_info info;$/;"	m	struct:vml_info	typeref:struct:vml_info::fb_info
info	xilinxfb.c	/^	struct fb_info	info;		\/* FB driver info record *\/$/;"	m	struct:xilinxfb_drvdata	typeref:struct:xilinxfb_drvdata::fb_info	file:
info2minfo	matrox/matroxfb_base.h	525;"	d
info_idx	console/fbcon.c	/^static int info_idx = -1;$/;"	v	file:
init	amifb.c	/^	copins *init;$/;"	m	struct:copdisplay	file:
init	imsttfb.c	/^	struct imstt_regvals init;$/;"	m	struct:imstt_par	typeref:struct:imstt_par::imstt_regvals	file:
init	matrox/matroxfb_base.h	/^	int	(*init)(WPMINFO struct my_timming*);$/;"	m	struct:matrox_switch
init	pvr2fb.c	/^	int (*init)(void);$/;"	m	struct:pvr2_board	file:
init	valkyriefb.c	/^	struct valkyrie_regvals *init;$/;"	m	struct:fb_par_valkyrie	typeref:struct:fb_par_valkyrie::valkyrie_regvals	file:
initMatrox2	matrox/matroxfb_base.c	/^static int initMatrox2(WPMINFO struct board* b){$/;"	f	file:
init_accel	tridentfb.c	/^	void (*init_accel) (int, int);$/;"	m	struct:accel_switch	file:
init_asiliant	asiliantfb.c	/^static void __devinit init_asiliant(struct fb_info *p, unsigned long addr)$/;"	f	file:
init_chips	chipsfb.c	/^static void __devinit init_chips(struct fb_info *p, unsigned long addr)$/;"	f	file:
init_cmap_tx	sticore.h	/^	u32 init_cmap_tx : 1;	\/* initialize cmap for text planes *\/$/;"	m	struct:sti_init_flags
init_control	controlfb.c	/^static int __init init_control(struct fb_info_control *p)$/;"	f	file:
init_from_bios	aty/atyfb_base.c	/^static int __devinit init_from_bios(struct atyfb_par *par)$/;"	f	file:
init_graph	sticore.h	/^	u32 init_graph;$/;"	m	struct:sti_rom
init_graph	sticore.h	/^	unsigned long init_graph;$/;"	m	struct:sti_struct
init_graph_addr	sticore.h	/^	u32 init_graph_addr;$/;"	m	struct:sti_rom
init_imstt	imsttfb.c	/^init_imstt(struct fb_info *info)$/;"	f	file:
init_ipu_ratio_table	jz4750_android_ipu.c	/^static int init_ipu_ratio_table(struct ipu_driver_priv *ipu)$/;"	f	file:
init_module	atafb_iplan2p2.c	/^int init_module(void)$/;"	f
init_module	atafb_iplan2p4.c	/^int init_module(void)$/;"	f
init_module	atafb_iplan2p8.c	/^int init_module(void)$/;"	f
init_module	atafb_mfb.c	/^int init_module(void)$/;"	f
init_module	controlfb.c	/^int init_module(void)$/;"	f
init_module	matrox/matroxfb_base.c	/^int __init init_module(void){$/;"	f
init_one	pmag-aa-fb.c	/^static int __init init_one(int slot)$/;"	f	file:
init_pll	aty/atyfb.h	/^	int (*init_pll)   (const struct fb_info * info, union aty_pll * pll);$/;"	m	struct:aty_pll_ops
init_resmap	omap/dispc.c	/^static struct resmap *init_resmap(unsigned long start, size_t size)$/;"	f	file:
init_sr07	cirrusfb.c	/^	bool init_sr07 : 1; \/* init SR07 during init_vgachip() *\/$/;"	m	struct:cirrusfb_board_info_rec	file:
init_sr1f	cirrusfb.c	/^	bool init_sr1f : 1; \/* write SR1F during init_vgachip() *\/$/;"	m	struct:cirrusfb_board_info_rec	file:
init_state	aty/radeonfb.h	/^	struct radeon_regs	init_state;$/;"	m	struct:radeonfb_info	typeref:struct:radeonfb_info::radeon_regs
init_system	omap/lcd_sx1.c	/^static void init_system(void)$/;"	f	file:
init_vgachip	cirrusfb.c	/^static void init_vgachip(struct fb_info *info)$/;"	f	file:
inited	jz4750_ipu.h	/^	int inited;$/;"	m	struct:ipu_driver_priv
initial	savage/savagefb.h	/^	struct savage_reg initial;$/;"	m	struct:savagefb_par	typeref:struct:savagefb_par::savage_reg
initial_fb_base	intelfb/intelfb.h	/^	u32 initial_fb_base;$/;"	m	struct:intelfb_info
initial_pitch	intelfb/intelfb.h	/^	u32 initial_pitch;$/;"	m	struct:intelfb_info
initial_state	nvidia/nv_type.h	/^	RIVA_HW_STATE initial_state;$/;"	m	struct:nvidia_par
initial_state	riva/rivafb.h	/^	struct riva_regs initial_state;	\/* initial startup video mode *\/$/;"	m	struct:riva_par	typeref:struct:riva_par::riva_regs
initial_var	intelfb/intelfb.h	/^	struct fb_var_screeninfo initial_var;$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::fb_var_screeninfo
initial_vga	intelfb/intelfb.h	/^	int initial_vga;$/;"	m	struct:intelfb_info
initial_video_ram	intelfb/intelfb.h	/^	u32 initial_video_ram;$/;"	m	struct:intelfb_info
initialized	matrox/matroxfb_base.c	/^static int __initdata initialized = 0;$/;"	v	file:
initialized	matrox/matroxfb_base.h	/^	int                     initialized;$/;"	m	struct:matrox_fb_info
initialized	matrox/matroxfb_crtc2.h	/^	int                     initialized;$/;"	m	struct:matroxfb_dh_fb_info
initialized	matrox/matroxfb_maven.h	/^	int				initialized;$/;"	m	struct:i2c_bit_adapter
initvalues	imsttfb.c	/^struct initvalues {$/;"	s	file:
innovator1510_panel	omap/lcd_inn1510.c	/^struct lcd_panel innovator1510_panel = {$/;"	v	typeref:struct:lcd_panel
innovator1510_panel_cleanup	omap/lcd_inn1510.c	/^static void innovator1510_panel_cleanup(struct lcd_panel *panel)$/;"	f	file:
innovator1510_panel_disable	omap/lcd_inn1510.c	/^static void innovator1510_panel_disable(struct lcd_panel *panel)$/;"	f	file:
innovator1510_panel_driver	omap/lcd_inn1510.c	/^struct platform_driver innovator1510_panel_driver = {$/;"	v	typeref:struct:platform_driver
innovator1510_panel_drv_cleanup	omap/lcd_inn1510.c	/^module_exit(innovator1510_panel_drv_cleanup);$/;"	v
innovator1510_panel_drv_cleanup	omap/lcd_inn1510.c	/^static void innovator1510_panel_drv_cleanup(void)$/;"	f	file:
innovator1510_panel_drv_init	omap/lcd_inn1510.c	/^module_init(innovator1510_panel_drv_init);$/;"	v
innovator1510_panel_drv_init	omap/lcd_inn1510.c	/^static int innovator1510_panel_drv_init(void)$/;"	f	file:
innovator1510_panel_enable	omap/lcd_inn1510.c	/^static int innovator1510_panel_enable(struct lcd_panel *panel)$/;"	f	file:
innovator1510_panel_get_caps	omap/lcd_inn1510.c	/^static unsigned long innovator1510_panel_get_caps(struct lcd_panel *panel)$/;"	f	file:
innovator1510_panel_init	omap/lcd_inn1510.c	/^static int innovator1510_panel_init(struct lcd_panel *panel,$/;"	f	file:
innovator1510_panel_probe	omap/lcd_inn1510.c	/^static int innovator1510_panel_probe(struct platform_device *pdev)$/;"	f	file:
innovator1510_panel_remove	omap/lcd_inn1510.c	/^static int innovator1510_panel_remove(struct platform_device *pdev)$/;"	f	file:
innovator1510_panel_resume	omap/lcd_inn1510.c	/^static int innovator1510_panel_resume(struct platform_device *pdev)$/;"	f	file:
innovator1510_panel_suspend	omap/lcd_inn1510.c	/^static int innovator1510_panel_suspend(struct platform_device *pdev,$/;"	f	file:
innovator1610_panel	omap/lcd_inn1610.c	/^struct lcd_panel innovator1610_panel = {$/;"	v	typeref:struct:lcd_panel
innovator1610_panel_cleanup	omap/lcd_inn1610.c	/^static void innovator1610_panel_cleanup(struct lcd_panel *panel)$/;"	f	file:
innovator1610_panel_disable	omap/lcd_inn1610.c	/^static void innovator1610_panel_disable(struct lcd_panel *panel)$/;"	f	file:
innovator1610_panel_driver	omap/lcd_inn1610.c	/^struct platform_driver innovator1610_panel_driver = {$/;"	v	typeref:struct:platform_driver
innovator1610_panel_drv_cleanup	omap/lcd_inn1610.c	/^module_exit(innovator1610_panel_drv_cleanup);$/;"	v
innovator1610_panel_drv_cleanup	omap/lcd_inn1610.c	/^static void innovator1610_panel_drv_cleanup(void)$/;"	f	file:
innovator1610_panel_drv_init	omap/lcd_inn1610.c	/^module_init(innovator1610_panel_drv_init);$/;"	v
innovator1610_panel_drv_init	omap/lcd_inn1610.c	/^static int innovator1610_panel_drv_init(void)$/;"	f	file:
innovator1610_panel_enable	omap/lcd_inn1610.c	/^static int innovator1610_panel_enable(struct lcd_panel *panel)$/;"	f	file:
innovator1610_panel_get_caps	omap/lcd_inn1610.c	/^static unsigned long innovator1610_panel_get_caps(struct lcd_panel *panel)$/;"	f	file:
innovator1610_panel_init	omap/lcd_inn1610.c	/^static int innovator1610_panel_init(struct lcd_panel *panel,$/;"	f	file:
innovator1610_panel_probe	omap/lcd_inn1610.c	/^static int innovator1610_panel_probe(struct platform_device *pdev)$/;"	f	file:
innovator1610_panel_remove	omap/lcd_inn1610.c	/^static int innovator1610_panel_remove(struct platform_device *pdev)$/;"	f	file:
innovator1610_panel_resume	omap/lcd_inn1610.c	/^static int innovator1610_panel_resume(struct platform_device *pdev)$/;"	f	file:
innovator1610_panel_suspend	omap/lcd_inn1610.c	/^static int innovator1610_panel_suspend(struct platform_device *pdev,$/;"	f	file:
inq_conf	sticore.h	/^	u32 inq_conf;$/;"	m	struct:sti_rom
inq_conf	sticore.h	/^	unsigned long inq_conf;$/;"	m	struct:sti_struct
inq_conf_addr	sticore.h	/^	u32 inq_conf_addr;$/;"	m	struct:sti_rom
instpm	intelfb/intelfb.h	/^	u32 instpm;$/;"	m	struct:intelfb_hwstate
int_cfb_info	cyber2000fb.c	/^static struct cfb_info *int_cfb_info;$/;"	v	typeref:struct:cfb_info	file:
int_ctrl	omap/blizzard.c	/^	struct lcd_ctrl		*int_ctrl;$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::lcd_ctrl	file:
int_ctrl	omap/hwa742.c	/^	struct lcd_ctrl		*int_ctrl;$/;"	m	struct:__anon49	typeref:struct:__anon49::lcd_ctrl	file:
int_lock	aty/atyfb.h	/^	spinlock_t int_lock;$/;"	m	struct:atyfb_par
int_lock	intelfb/intelfb.h	/^	spinlock_t int_lock;$/;"	m	struct:intelfb_info
intb_oe	w100fb.h	/^	u32 intb_oe                  : 1;$/;"	m	struct:cif_cntl_t
intb_sn	w100fb.h	/^	u32 intb_sn    : 4;$/;"	m	struct:cif_io_t
intb_sp	w100fb.h	/^	u32 intb_sp    : 4;$/;"	m	struct:cif_io_t
intb_srn	w100fb.h	/^	u32 intb_srn   : 1;$/;"	m	struct:cif_io_t
intb_srp	w100fb.h	/^	u32 intb_srp   : 1;$/;"	m	struct:cif_io_t
intel_chips	intelfb/intelfb.h	/^enum intel_chips {$/;"	g
intel_fb_ops	intelfb/intelfbdrv.c	/^static struct fb_ops intel_fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
intelfb-objs	intelfb/Makefile	/^intelfb-objs := $(intelfb-y)$/;"	m
intelfb-y	intelfb/Makefile	/^intelfb-y := intelfbdrv.o intelfbhw.o$/;"	m
intelfb_blank	intelfb/intelfbdrv.c	/^static int intelfb_blank(int blank, struct fb_info *info)$/;"	f	file:
intelfb_check_var	intelfb/intelfbdrv.c	/^static int intelfb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
intelfb_copyarea	intelfb/intelfbdrv.c	/^static void intelfb_copyarea(struct fb_info *info,$/;"	f	file:
intelfb_create_i2c_busses	intelfb/intelfb_i2c.c	/^void intelfb_create_i2c_busses(struct intelfb_info *dinfo)$/;"	f
intelfb_cursor	intelfb/intelfbdrv.c	/^static int intelfb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
intelfb_delete_i2c_busses	intelfb/intelfb_i2c.c	/^void intelfb_delete_i2c_busses(struct intelfb_info *dinfo)$/;"	f
intelfb_driver	intelfb/intelfbdrv.c	/^static struct pci_driver intelfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
intelfb_exit	intelfb/intelfbdrv.c	/^module_exit(intelfb_exit);$/;"	v
intelfb_exit	intelfb/intelfbdrv.c	/^static void __exit intelfb_exit(void)$/;"	f	file:
intelfb_fillrect	intelfb/intelfbdrv.c	/^static void intelfb_fillrect (struct fb_info *info,$/;"	f	file:
intelfb_gpio_getscl	intelfb/intelfb_i2c.c	/^static int intelfb_gpio_getscl(void *data)$/;"	f	file:
intelfb_gpio_getsda	intelfb/intelfb_i2c.c	/^static int intelfb_gpio_getsda(void *data)$/;"	f	file:
intelfb_gpio_setscl	intelfb/intelfb_i2c.c	/^static void intelfb_gpio_setscl(void *data, int state)$/;"	f	file:
intelfb_gpio_setsda	intelfb/intelfb_i2c.c	/^static void intelfb_gpio_setsda(void *data, int state)$/;"	f	file:
intelfb_heap_data	intelfb/intelfb.h	/^struct intelfb_heap_data {$/;"	s
intelfb_hwstate	intelfb/intelfb.h	/^struct intelfb_hwstate {$/;"	s
intelfb_i2c_chan	intelfb/intelfb.h	/^struct intelfb_i2c_chan {$/;"	s
intelfb_imageblit	intelfb/intelfbdrv.c	/^static void intelfb_imageblit(struct fb_info *info,$/;"	f	file:
intelfb_info	intelfb/intelfb.h	/^struct intelfb_info {$/;"	s
intelfb_init	intelfb/intelfbdrv.c	/^module_init(intelfb_init);$/;"	v
intelfb_init	intelfb/intelfbdrv.c	/^static int __init intelfb_init(void)$/;"	f	file:
intelfb_init_var	intelfb/intelfbdrv.c	/^static int __devinit intelfb_init_var(struct intelfb_info *dinfo)$/;"	f	file:
intelfb_ioctl	intelfb/intelfbdrv.c	/^static int intelfb_ioctl(struct fb_info *info, unsigned int cmd,$/;"	f	file:
intelfb_open	intelfb/intelfbdrv.c	/^static int intelfb_open(struct fb_info *info, int user)$/;"	f	file:
intelfb_output_rec	intelfb/intelfb.h	/^struct intelfb_output_rec {$/;"	s
intelfb_pan_display	intelfb/intelfbdrv.c	/^static int intelfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
intelfb_pci_register	intelfb/intelfbdrv.c	/^static int __devinit intelfb_pci_register(struct pci_dev *pdev,$/;"	f	file:
intelfb_pci_unregister	intelfb/intelfbdrv.c	/^intelfb_pci_unregister(struct pci_dev *pdev)$/;"	f	file:
intelfb_release	intelfb/intelfbdrv.c	/^static int intelfb_release(struct fb_info *info, int user)$/;"	f	file:
intelfb_set_fbinfo	intelfb/intelfbdrv.c	/^static int __devinit intelfb_set_fbinfo(struct intelfb_info *dinfo)$/;"	f	file:
intelfb_set_par	intelfb/intelfbdrv.c	/^static int intelfb_set_par(struct fb_info *info)$/;"	f	file:
intelfb_setcolreg	intelfb/intelfbdrv.c	/^static int intelfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
intelfb_setup	intelfb/intelfbdrv.c	/^static int __init intelfb_setup(char *options)$/;"	f	file:
intelfb_setup_i2c_bus	intelfb/intelfb_i2c.c	/^static int intelfb_setup_i2c_bus(struct intelfb_info *dinfo,$/;"	f	file:
intelfb_sync	intelfb/intelfbdrv.c	/^static int intelfb_sync(struct fb_info *info)$/;"	f	file:
intelfb_var_to_depth	intelfb/intelfbdrv.c	/^int __inline__ intelfb_var_to_depth(const struct fb_var_screeninfo *var)$/;"	f
intelfb_vsync	intelfb/intelfb.h	/^struct intelfb_vsync {$/;"	s
intelfbhw_2d_start	intelfb/intelfbhw.c	/^void intelfbhw_2d_start(struct intelfb_info *dinfo)$/;"	f
intelfbhw_2d_stop	intelfb/intelfbhw.c	/^void intelfbhw_2d_stop(struct intelfb_info *dinfo)$/;"	f
intelfbhw_check_non_crt	intelfb/intelfbhw.c	/^int intelfbhw_check_non_crt(struct intelfb_info *dinfo)$/;"	f
intelfbhw_cursor_hide	intelfb/intelfbhw.c	/^void intelfbhw_cursor_hide(struct intelfb_info *dinfo)$/;"	f
intelfbhw_cursor_init	intelfb/intelfbhw.c	/^void intelfbhw_cursor_init(struct intelfb_info *dinfo)$/;"	f
intelfbhw_cursor_load	intelfb/intelfbhw.c	/^void intelfbhw_cursor_load(struct intelfb_info *dinfo, int width, int height,$/;"	f
intelfbhw_cursor_reset	intelfb/intelfbhw.c	/^void intelfbhw_cursor_reset(struct intelfb_info *dinfo)$/;"	f
intelfbhw_cursor_setcolor	intelfb/intelfbhw.c	/^void intelfbhw_cursor_setcolor(struct intelfb_info *dinfo, u32 bg, u32 fg)$/;"	f
intelfbhw_cursor_setpos	intelfb/intelfbhw.c	/^void intelfbhw_cursor_setpos(struct intelfb_info *dinfo, int x, int y)$/;"	f
intelfbhw_cursor_show	intelfb/intelfbhw.c	/^void intelfbhw_cursor_show(struct intelfb_info *dinfo)$/;"	f
intelfbhw_disable_irq	intelfb/intelfbhw.c	/^void intelfbhw_disable_irq(struct intelfb_info *dinfo)$/;"	f
intelfbhw_do_bitblt	intelfb/intelfbhw.c	/^intelfbhw_do_bitblt(struct intelfb_info *dinfo, u32 curx, u32 cury,$/;"	f
intelfbhw_do_blank	intelfb/intelfbhw.c	/^void intelfbhw_do_blank(int blank, struct fb_info *info)$/;"	f
intelfbhw_do_drawglyph	intelfb/intelfbhw.c	/^int intelfbhw_do_drawglyph(struct intelfb_info *dinfo, u32 fg, u32 bg, u32 w,$/;"	f
intelfbhw_do_fillrect	intelfb/intelfbhw.c	/^void intelfbhw_do_fillrect(struct intelfb_info *dinfo, u32 x, u32 y, u32 w,$/;"	f
intelfbhw_do_sync	intelfb/intelfbhw.c	/^void intelfbhw_do_sync(struct intelfb_info *dinfo)$/;"	f
intelfbhw_dvo_to_string	intelfb/intelfbhw.c	/^const char * intelfbhw_dvo_to_string(int dvo)$/;"	f
intelfbhw_enable_irq	intelfb/intelfbhw.c	/^int intelfbhw_enable_irq(struct intelfb_info *dinfo)$/;"	f
intelfbhw_get_chipset	intelfb/intelfbhw.c	/^int intelfbhw_get_chipset(struct pci_dev *pdev, struct intelfb_info *dinfo)$/;"	f
intelfbhw_get_memory	intelfb/intelfbhw.c	/^int intelfbhw_get_memory(struct pci_dev *pdev, int *aperture_size,$/;"	f
intelfbhw_get_p1p2	intelfb/intelfbhw.c	/^static void intelfbhw_get_p1p2(struct intelfb_info *dinfo, int dpll,$/;"	f	file:
intelfbhw_irq	intelfb/intelfbhw.c	/^static irqreturn_t intelfbhw_irq(int irq, void *dev_id)$/;"	f	file:
intelfbhw_mode_to_hw	intelfb/intelfbhw.c	/^int intelfbhw_mode_to_hw(struct intelfb_info *dinfo,$/;"	f
intelfbhw_pan_display	intelfb/intelfbhw.c	/^int intelfbhw_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f
intelfbhw_print_hw_state	intelfb/intelfbhw.c	/^void intelfbhw_print_hw_state(struct intelfb_info *dinfo,$/;"	f
intelfbhw_program_mode	intelfb/intelfbhw.c	/^int intelfbhw_program_mode(struct intelfb_info *dinfo,$/;"	f
intelfbhw_read_hw_state	intelfb/intelfbhw.c	/^int intelfbhw_read_hw_state(struct intelfb_info *dinfo,$/;"	f
intelfbhw_setcolreg	intelfb/intelfbhw.c	/^void intelfbhw_setcolreg(struct intelfb_info *dinfo, unsigned regno,$/;"	f
intelfbhw_validate_mode	intelfb/intelfbhw.c	/^int intelfbhw_validate_mode(struct intelfb_info *dinfo,$/;"	f
intelfbhw_wait_for_vsync	intelfb/intelfbhw.c	/^int intelfbhw_wait_for_vsync(struct intelfb_info *dinfo, u32 pipe)$/;"	f
intenable	au1200fb.h	/^	volatile uint32	intenable;$/;"	m	struct:au1200_lcd
interlace	fbcvt.c	/^	u32 interlace;$/;"	m	struct:fb_cvt_data	file:
interlace	i810/i810.h	/^	u8 interlace;$/;"	m	struct:i810fb_par
interlace	nvidia/nv_type.h	/^	u32 interlace;$/;"	m	struct:_riva_hw_state
interlace	riva/riva_hw.h	/^    U032 interlace;$/;"	m	struct:_riva_hw_state
interlaced	aty/radeonfb.h	/^	int hAct_high, vAct_high, interlaced;$/;"	m	struct:panel_info
interlaced	matrox/matroxfb_base.h	/^	int	     interlaced;$/;"	m	struct:my_timming
interlaced	matrox/matroxfb_crtc2.h	/^	unsigned int		interlaced:1;$/;"	m	struct:matroxfb_dh_fb_info
interlaced	platinumfb.h	/^	int interlaced;$/;"	m	struct:vmode_attr
interlaced	savage/savagefb.h	/^	int	       interlaced;$/;"	m	struct:xtimings
interleave	matrox/matroxfb_base.h	/^	int			interleave;$/;"	m	struct:matrox_fb_info
internal	neofb.c	/^static int internal;$/;"	v	file:
interrupt_active_high	w100fb.h	/^	u32 interrupt_active_high    : 1;$/;"	m	struct:cif_cntl_t
intf_cntl_t	w100fb.h	/^struct intf_cntl_t {$/;"	s
intf_cntl_u	w100fb.h	/^union intf_cntl_u {$/;"	u
intr	valkyriefb.h	/^	struct vpreg intr;$/;"	m	struct:valkyrie_regs	typeref:struct:valkyrie_regs::vpreg
intr_ena	controlfb.h	/^	struct preg intr_ena;	\/* interrupt enable *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
intr_enb	valkyriefb.h	/^	struct vpreg intr_enb;$/;"	m	struct:valkyrie_regs	typeref:struct:valkyrie_regs::vpreg
intr_stat	controlfb.h	/^	struct preg intr_stat;	\/* interrupt status *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
intstatus	au1200fb.h	/^	volatile uint32	intstatus;$/;"	m	struct:au1200_lcd
inv24	matrox/matroxfb_base.c	/^static int inv24;			\/* "matrox:inv24" *\/$/;"	v	file:
invalidate_cache	platinumfb.c	524;"	d	file:
invalidate_cache	platinumfb.c	528;"	d	file:
inverse	atafb.c	/^static int inverse;$/;"	v	file:
inverse	console/fbcon.h	/^    u_short inverse;                \/* != 0 text black on white as default *\/$/;"	m	struct:display
inverse	imacfb.c	/^static int inverse;$/;"	v	file:
inverse	imsttfb.c	/^static int inverse = 0;$/;"	v	file:
inverse	macfb.c	/^static int inverse   = 0;$/;"	v	file:
inverse	matrox/matroxfb_base.c	/^static int inverse;			\/* "matrox:inverse" *\/$/;"	v	file:
inverted	console/promcon.c	35;"	d	file:
inverted	console/promcon.c	37;"	d	file:
io	s3c2410fb.h	/^	void __iomem		*io;$/;"	m	struct:s3c2410fb_info
io_base	igafb.c	/^	unsigned long io_base;$/;"	m	struct:iga_par	file:
io_virt	cyblafb.c	/^static void __iomem *io_virt;	\/\/ iospace virtual memory address$/;"	v	file:
io_virt	tridentfb.c	/^	void __iomem *io_virt;	\/* iospace virtual memory address *\/$/;"	m	struct:tridentfb_par	file:
ioaddr	savage/savagefb.h	/^	volatile u8 __iomem *ioaddr;$/;"	m	struct:savagefb_i2c_chan
ioctl32registered	sis/sis.h	/^	int		ioctl32registered;$/;"	m	struct:sis_video_info
iospace	cg14.c	/^	unsigned long		iospace;$/;"	m	struct:cg14_par	file:
iounmap_macfb	macfb.c	/^static void __init iounmap_macfb(void)$/;"	f	file:
ipu_cmd	jz4750_ipu.h	/^	int			ipu_cmd;			\/\/ IPU command$/;"	m	struct:ipu_img_param_t
ipu_ctrl	jz4750_ipu.h	/^	unsigned int		ipu_ctrl;			\/\/ IPU Control Register$/;"	m	struct:ipu_img_param_t
ipu_d_fmt	jz4750_ipu.h	/^	unsigned int		ipu_d_fmt;			\/\/ IPU Data Format Register$/;"	m	struct:ipu_img_param_t
ipu_disable	jz4750_ipu.h	162;"	d
ipu_driver_close	jz4750_android_ipu.c	/^int ipu_driver_close(struct ipu_driver_priv *ipu)$/;"	f
ipu_driver_deinit	jz4750_android_ipu.c	/^int ipu_driver_deinit(struct ipu_driver_priv *ipu, struct ipu_img_param_t *new_img)$/;"	f
ipu_driver_dump_regs	jz4750_android_ipu.c	/^int ipu_driver_dump_regs(struct ipu_driver_priv *ipu)$/;"	f
ipu_driver_init	jz4750_android_ipu.c	/^int ipu_driver_init(struct ipu_driver_priv *ipu, struct ipu_img_param_t *new_img)$/;"	f
ipu_driver_ioctl	jz4750_android_ipu.c	/^int ipu_driver_ioctl(struct ipu_driver_priv *ipu, void *uimg)$/;"	f
ipu_driver_open	jz4750_android_ipu.c	/^int ipu_driver_open(struct ipu_driver_priv *ipu)$/;"	f
ipu_driver_priv	jz4750_ipu.h	/^struct ipu_driver_priv {$/;"	s
ipu_driver_register_irq	jz4750_android_ipu.c	/^int ipu_driver_register_irq(struct ipu_driver_priv *ipu)$/;"	f
ipu_driver_resize	jz4750_android_ipu.c	/^int ipu_driver_resize(struct ipu_driver_priv *ipu, struct ipu_img_param_t *new_img)$/;"	f
ipu_driver_setBuffer	jz4750_android_ipu.c	/^int ipu_driver_setBuffer(struct ipu_driver_priv *ipu, struct ipu_img_param_t *new_img)$/;"	f
ipu_driver_start	jz4750_android_ipu.c	/^int ipu_driver_start(struct ipu_driver_priv *ipu)$/;"	f
ipu_driver_stop	jz4750_android_ipu.c	/^int ipu_driver_stop(struct ipu_driver_priv *ipu)$/;"	f
ipu_driver_swapBuffer	jz4750_android_ipu.c	/^int ipu_driver_swapBuffer(struct ipu_driver_priv *ipu, struct ipu_img_param_t *new_img)$/;"	f
ipu_enable	jz4750_ipu.h	159;"	d
ipu_img_param_t	jz4750_ipu.h	/^struct ipu_img_param_t$/;"	s
ipu_interrupt_handler	jz4750_android_ipu.c	/^static irqreturn_t ipu_interrupt_handler(int irq, void *dev_id)$/;"	f	file:
ipu_irq_cnt	jz4750_android_ipu.c	/^static int ipu_irq_cnt = 0;$/;"	v	file:
ipu_is_enable	jz4750_ipu.h	165;"	d
ipu_is_run	jz4750_ipu.h	219;"	d
ipu_module	jz4750_ipu.h	/^struct ipu_module$/;"	s
ipu_priv	jz4750_android_ipu.c	/^struct ipu_driver_priv *ipu_priv = &g_ipu_native_data;$/;"	v	typeref:struct:ipu_driver_priv
ipu_ratio_table	jz4750_ipu.h	/^	struct Ration2m ipu_ratio_table[IPU_LUT_LEN*IPU_LUT_LEN];$/;"	m	struct:ipu_driver_priv	typeref:struct:ipu_driver_priv::Ration2m
ipu_reg_val	jz4750_ipu.h	184;"	d
ipu_regs_name	jz4750_android_ipu.c	/^char *ipu_regs_name[] = {$/;"	v
ipu_restart	9331/jz4750_lcd.h	/^	unsigned int ipu_restart; \/* IPU Restart enable, ipu restart interval time *\/$/;"	m	struct:jz4750lcd_osd_t
ipu_restart	jz4750_lcd.h	/^	unsigned int ipu_restart; \/* IPU Restart enable, ipu restart interval time *\/$/;"	m	struct:jz4750lcd_osd_t
ipu_restart	l009_bak/jz4750_lcd.h	/^	unsigned int ipu_restart; \/* IPU Restart enable, ipu restart interval time *\/$/;"	m	struct:jz4750lcd_osd_t
ipu_state	jz4750_ipu.h	/^	unsigned int ipu_state;$/;"	m	struct:ipu_driver_priv
iring	i810/i810.h	/^	struct heap_data         iring;$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::heap_data
irq	arcfb.c	/^	unsigned int irq;$/;"	m	struct:arcfb_par	file:
irq	arcfb.c	/^static unsigned int irq;$/;"	v	file:
irq	aty/atyfb.h	/^	unsigned int irq;$/;"	m	struct:atyfb_par
irq	bf54x-lq043fb.c	/^	int irq;$/;"	m	struct:bfin_bf54xfb_info	file:
irq	hecubafb.c	/^	unsigned int irq;$/;"	m	struct:hecubafb_par	file:
irq	hecubafb.c	/^static unsigned int irq;$/;"	v	file:
irq	ps3fb.c	/^	struct gpu_irq irq;$/;"	m	struct:gpu_driver_info	typeref:struct:gpu_driver_info::gpu_irq	file:
irq	sm501fb.c	/^	int			 irq;$/;"	m	struct:sm501fb_info	file:
irq_callback	omap/dispc.c	/^	void		(*irq_callback)(void *);$/;"	m	struct:__anon50	file:
irq_callback_data	omap/dispc.c	/^	void		*irq_callback_data;$/;"	m	struct:__anon50	file:
irq_flags	aty/atyfb.h	/^	unsigned long irq_flags;$/;"	m	struct:atyfb_par
irq_flags	intelfb/intelfb.h	/^	unsigned long irq_flags;$/;"	m	struct:intelfb_info
irq_flags	matrox/matroxfb_base.h	/^	unsigned long		irq_flags;$/;"	m	struct:matrox_fb_info
irq_mask	omap/lcdc.c	/^	unsigned int		irq_mask;$/;"	m	struct:omap_lcd_controller	file:
irq_no	ps3fb.c	/^	unsigned int irq_no;$/;"	m	struct:ps3fb_priv	file:
irq_outlet	ps3fb.c	/^	u32 irq_outlet;$/;"	m	struct:gpu_irq	file:
is3Dchip	tridentfb.c	/^static int is3Dchip(int id)$/;"	f	file:
isInterleave	matrox/matroxfb_base.h	744;"	d
isInterleave	matrox/matroxfb_base.h	748;"	d
isMillenium	matrox/matroxfb_base.h	745;"	d
isMillenium	matrox/matroxfb_base.h	749;"	d
isMilleniumII	matrox/matroxfb_base.h	746;"	d
isMilleniumII	matrox/matroxfb_base.h	750;"	d
isPReP	cirrusfb.c	61;"	d	file:
isPReP	cirrusfb.c	63;"	d	file:
isVGA	vga16fb.c	/^	int palette_blanked, vesa_blanked, mode, isVGA;$/;"	m	struct:vga16fb_par	file:
is_IGP	aty/radeonfb.h	/^	int			is_IGP;$/;"	m	struct:radeonfb_info
is_blanked	amifb.c	/^static u_short is_blanked = 0;		\/* Screen is Blanked *\/$/;"	v	file:
is_blanked	ps3fb.c	/^	int is_blanked;$/;"	m	struct:ps3fb_priv	file:
is_blanked	pvr2fb.c	/^static unsigned int is_blanked = 0;		\/* Is the screen blanked? *\/$/;"	v	file:
is_doublescan	pvr2fb.c	/^	unsigned char is_doublescan;	\/* Are scanlines output twice? (doublescan) *\/$/;"	m	struct:pvr2fb_par	file:
is_interlaced	pvr2fb.c	/^	unsigned char is_interlaced;	\/* Is the display interlaced? *\/$/;"	m	struct:pvr2fb_par	file:
is_kicked	ps3fb.c	/^	int is_kicked;$/;"	m	struct:ps3fb_priv	file:
is_lace	amifb.c	/^static u_short is_lace = 0;		\/* Screen is laced *\/$/;"	v	file:
is_lowres	pvr2fb.c	/^	unsigned char is_lowres;	\/* Is horizontal pixel-doubling enabled? *\/$/;"	m	struct:pvr2fb_par	file:
is_mobility	aty/radeonfb.h	/^	int			is_mobility;$/;"	m	struct:radeonfb_info
is_set_reg	jz4740_slcd.c	/^static unsigned char is_set_reg = 0;$/;"	v	file:
iscyber	tridentfb.c	/^static int iscyber(int id)$/;"	f	file:
ivideo	sis/vstruct.h	/^	void				*ivideo;$/;"	m	struct:SiS_Private
jet_cmap_regs	macfb.c	/^struct jet_cmap_regs {$/;"	s	file:
jet_setpalette	macfb.c	/^static int jet_setpalette(unsigned int regno, unsigned int red,$/;"	f	file:
jz4750_info_tve	9331/jz4750_lcd.c	/^struct jz4750lcd_info jz4750_info_tve = {$/;"	v	typeref:struct:jz4750lcd_info
jz4750_info_tve	jz4750_lcd.c	/^struct jz4750lcd_info jz4750_info_tve = {$/;"	v	typeref:struct:jz4750lcd_info
jz4750_info_tve	l009_bak/jz4750_lcd.c	/^struct jz4750lcd_info jz4750_info_tve = {$/;"	v	typeref:struct:jz4750lcd_info
jz4750_lcd_dma_desc	9331/jz4750_lcd.h	/^struct jz4750_lcd_dma_desc {$/;"	s
jz4750_lcd_dma_desc	jz4750_lcd.h	/^struct jz4750_lcd_dma_desc {$/;"	s
jz4750_lcd_dma_desc	l009_bak/jz4750_lcd.h	/^struct jz4750_lcd_dma_desc {$/;"	s
jz4750_lcd_info	9331/jz4750_lcd.c	/^struct jz4750lcd_info *jz4750_lcd_info = &jz4750_lcd_panel; \/* default output to lcd panel *\/$/;"	v	typeref:struct:jz4750lcd_info
jz4750_lcd_info	jz4750_lcd.c	/^struct jz4750lcd_info *jz4750_lcd_info = &jz4750_lcd_panel; \/* default output to lcd panel *\/$/;"	v	typeref:struct:jz4750lcd_info
jz4750_lcd_info	l009_bak/jz4750_lcd.c	/^struct jz4750lcd_info *jz4750_lcd_info = &jz4750_lcd_panel; \/* default output to lcd panel *\/$/;"	v	typeref:struct:jz4750lcd_info
jz4750_lcd_panel	9331/jz4750_lcd.c	/^struct jz4750lcd_info jz4750_lcd_panel = {$/;"	v	typeref:struct:jz4750lcd_info
jz4750_lcd_panel	jz4750_lcd.c	/^struct jz4750lcd_info jz4750_lcd_panel = {$/;"	v	typeref:struct:jz4750lcd_info
jz4750_lcd_panel	l009_bak/jz4750_lcd.c	/^struct jz4750lcd_info jz4750_lcd_panel = {$/;"	v	typeref:struct:jz4750lcd_info
jz4750_tve_info	jz4750_tve.c	/^struct jz4750tve_info *jz4750_tve_info = &jz4750_tve_info_PAL; \/* default as PAL mode *\/$/;"	v	typeref:struct:jz4750tve_info
jz4750_tve_info	l009_bak/jz4750_tve.c	/^struct jz4750tve_info *jz4750_tve_info = &jz4750_tve_info_PAL; \/* default as PAL mode *\/$/;"	v	typeref:struct:jz4750tve_info
jz4750_tve_info_NTSC	jz4750_tve.c	/^struct jz4750tve_info jz4750_tve_info_NTSC = {$/;"	v	typeref:struct:jz4750tve_info
jz4750_tve_info_NTSC	l009_bak/jz4750_tve.c	/^struct jz4750tve_info jz4750_tve_info_NTSC = {$/;"	v	typeref:struct:jz4750tve_info
jz4750_tve_info_PAL	jz4750_tve.c	/^struct jz4750tve_info jz4750_tve_info_PAL = {$/;"	v	typeref:struct:jz4750tve_info
jz4750_tve_info_PAL	l009_bak/jz4750_tve.c	/^struct jz4750tve_info jz4750_tve_info_PAL = {$/;"	v	typeref:struct:jz4750tve_info
jz4750fb_alloc_fb_info	9331/jz4750_lcd.c	/^static struct lcd_cfb_info * jz4750fb_alloc_fb_info(void)$/;"	f	file:
jz4750fb_alloc_fb_info	jz4750_lcd.c	/^static struct lcd_cfb_info * jz4750fb_alloc_fb_info(void)$/;"	f	file:
jz4750fb_alloc_fb_info	l009_bak/jz4750_lcd.c	/^static struct lcd_cfb_info * jz4750fb_alloc_fb_info(void)$/;"	f	file:
jz4750fb_blank	9331/jz4750_lcd.c	/^static int jz4750fb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
jz4750fb_blank	jz4750_lcd.c	/^static int jz4750fb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
jz4750fb_blank	l009_bak/jz4750_lcd.c	/^static int jz4750fb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
jz4750fb_change_clock	9331/jz4750_lcd.c	/^static void jz4750fb_change_clock( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_change_clock	jz4750_lcd.c	/^static void jz4750fb_change_clock( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_change_clock	l009_bak/jz4750_lcd.c	/^static void jz4750fb_change_clock( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_check_var	9331/jz4750_lcd.c	/^static int jz4750fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
jz4750fb_check_var	jz4750_lcd.c	/^static int jz4750fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
jz4750fb_check_var	l009_bak/jz4750_lcd.c	/^static int jz4750fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
jz4750fb_cleanup	9331/jz4750_lcd.c	/^module_exit(jz4750fb_cleanup);$/;"	v
jz4750fb_cleanup	9331/jz4750_lcd.c	/^static void __exit jz4750fb_cleanup(void)$/;"	f	file:
jz4750fb_cleanup	jz4750_lcd.c	/^module_exit(jz4750fb_cleanup);$/;"	v
jz4750fb_cleanup	jz4750_lcd.c	/^static void __exit jz4750fb_cleanup(void)$/;"	f	file:
jz4750fb_cleanup	l009_bak/jz4750_lcd.c	/^module_exit(jz4750fb_cleanup);$/;"	v
jz4750fb_cleanup	l009_bak/jz4750_lcd.c	/^static void __exit jz4750fb_cleanup(void)$/;"	f	file:
jz4750fb_deep_set_mode	9331/jz4750_lcd.c	/^static void jz4750fb_deep_set_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_deep_set_mode	jz4750_lcd.c	/^static void jz4750fb_deep_set_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_deep_set_mode	l009_bak/jz4750_lcd.c	/^static void jz4750fb_deep_set_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_descriptor_init	9331/jz4750_lcd.c	/^static void jz4750fb_descriptor_init( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_descriptor_init	jz4750_lcd.c	/^static void jz4750fb_descriptor_init( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_descriptor_init	l009_bak/jz4750_lcd.c	/^static void jz4750fb_descriptor_init( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_foreground_resize	9331/jz4750_lcd.c	/^static void jz4750fb_foreground_resize( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_foreground_resize	jz4750_lcd.c	/^static void jz4750fb_foreground_resize( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_foreground_resize	l009_bak/jz4750_lcd.c	/^static void jz4750fb_foreground_resize( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_free_fb_info	9331/jz4750_lcd.c	/^static void jz4750fb_free_fb_info(struct lcd_cfb_info *cfb)$/;"	f	file:
jz4750fb_free_fb_info	jz4750_lcd.c	/^static void jz4750fb_free_fb_info(struct lcd_cfb_info *cfb)$/;"	f	file:
jz4750fb_free_fb_info	l009_bak/jz4750_lcd.c	/^static void jz4750fb_free_fb_info(struct lcd_cfb_info *cfb)$/;"	f	file:
jz4750fb_info	9331/jz4750_lcd.c	/^static struct lcd_cfb_info *jz4750fb_info;$/;"	v	typeref:struct:lcd_cfb_info	file:
jz4750fb_info	jz4750_lcd.c	/^static struct lcd_cfb_info *jz4750fb_info;$/;"	v	typeref:struct:lcd_cfb_info	file:
jz4750fb_info	l009_bak/jz4750_lcd.c	/^static struct lcd_cfb_info *jz4750fb_info;$/;"	v	typeref:struct:lcd_cfb_info	file:
jz4750fb_init	9331/jz4750_lcd.c	/^module_init(jz4750fb_init);$/;"	v
jz4750fb_init	9331/jz4750_lcd.c	/^static int __init jz4750fb_init(void)$/;"	f	file:
jz4750fb_init	jz4750_lcd.c	/^module_init(jz4750fb_init);$/;"	v
jz4750fb_init	jz4750_lcd.c	/^static int __init jz4750fb_init(void)$/;"	f	file:
jz4750fb_init	l009_bak/jz4750_lcd.c	/^module_init(jz4750fb_init);$/;"	v
jz4750fb_init	l009_bak/jz4750_lcd.c	/^static int __init jz4750fb_init(void)$/;"	f	file:
jz4750fb_interrupt_handler	9331/jz4750_lcd.c	/^static irqreturn_t jz4750fb_interrupt_handler(int irq, void *dev_id)$/;"	f	file:
jz4750fb_interrupt_handler	jz4750_lcd.c	/^static irqreturn_t jz4750fb_interrupt_handler(int irq, void *dev_id)$/;"	f	file:
jz4750fb_interrupt_handler	l009_bak/jz4750_lcd.c	/^static irqreturn_t jz4750fb_interrupt_handler(int irq, void *dev_id)$/;"	f	file:
jz4750fb_ioctl	9331/jz4750_lcd.c	/^static int jz4750fb_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
jz4750fb_ioctl	jz4750_lcd.c	/^static int jz4750fb_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
jz4750fb_ioctl	l009_bak/jz4750_lcd.c	/^static int jz4750fb_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
jz4750fb_map_smem	9331/jz4750_lcd.c	/^static int jz4750fb_map_smem(struct lcd_cfb_info *cfb)$/;"	f	file:
jz4750fb_map_smem	jz4750_lcd.c	/^static int jz4750fb_map_smem(struct lcd_cfb_info *cfb)$/;"	f	file:
jz4750fb_map_smem	l009_bak/jz4750_lcd.c	/^static int jz4750fb_map_smem(struct lcd_cfb_info *cfb)$/;"	f	file:
jz4750fb_mmap	9331/jz4750_lcd.c	/^static int jz4750fb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
jz4750fb_mmap	jz4750_lcd.c	/^static int jz4750fb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
jz4750fb_mmap	l009_bak/jz4750_lcd.c	/^static int jz4750fb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
jz4750fb_ops	9331/jz4750_lcd.c	/^static struct fb_ops jz4750fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
jz4750fb_ops	jz4750_lcd.c	/^static struct fb_ops jz4750fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
jz4750fb_ops	l009_bak/jz4750_lcd.c	/^static struct fb_ops jz4750fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
jz4750fb_pan_display	9331/jz4750_lcd.c	/^static int jz4750fb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
jz4750fb_pan_display	jz4750_lcd.c	/^static int jz4750fb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
jz4750fb_pan_display	l009_bak/jz4750_lcd.c	/^static int jz4750fb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
jz4750fb_set_mode	9331/jz4750_lcd.c	/^static void jz4750fb_set_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_set_mode	jz4750_lcd.c	/^static void jz4750fb_set_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_set_mode	l009_bak/jz4750_lcd.c	/^static void jz4750fb_set_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_set_osd_mode	9331/jz4750_lcd.c	/^static void jz4750fb_set_osd_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_set_osd_mode	jz4750_lcd.c	/^static void jz4750fb_set_osd_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_set_osd_mode	l009_bak/jz4750_lcd.c	/^static void jz4750fb_set_osd_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_set_panel_mode	9331/jz4750_lcd.c	/^static void jz4750fb_set_panel_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_set_panel_mode	jz4750_lcd.c	/^static void jz4750fb_set_panel_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_set_panel_mode	l009_bak/jz4750_lcd.c	/^static void jz4750fb_set_panel_mode( struct jz4750lcd_info * lcd_info )$/;"	f	file:
jz4750fb_set_par	9331/jz4750_lcd.c	/^static int jz4750fb_set_par(struct fb_info *info)$/;"	f	file:
jz4750fb_set_par	jz4750_lcd.c	/^static int jz4750fb_set_par(struct fb_info *info)$/;"	f	file:
jz4750fb_set_par	l009_bak/jz4750_lcd.c	/^static int jz4750fb_set_par(struct fb_info *info)$/;"	f	file:
jz4750fb_set_var	9331/jz4750_lcd.c	/^static int jz4750fb_set_var(struct fb_var_screeninfo *var, int con,$/;"	f	file:
jz4750fb_set_var	jz4750_lcd.c	/^static int jz4750fb_set_var(struct fb_var_screeninfo *var, int con,$/;"	f	file:
jz4750fb_set_var	l009_bak/jz4750_lcd.c	/^static int jz4750fb_set_var(struct fb_var_screeninfo *var, int con,$/;"	f	file:
jz4750fb_setcolreg	9331/jz4750_lcd.c	/^static int jz4750fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
jz4750fb_setcolreg	jz4750_lcd.c	/^static int jz4750fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
jz4750fb_setcolreg	l009_bak/jz4750_lcd.c	/^static int jz4750fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
jz4750fb_unmap_smem	9331/jz4750_lcd.c	/^static void jz4750fb_unmap_smem(struct lcd_cfb_info *cfb)$/;"	f	file:
jz4750fb_unmap_smem	jz4750_lcd.c	/^static void jz4750fb_unmap_smem(struct lcd_cfb_info *cfb)$/;"	f	file:
jz4750fb_unmap_smem	l009_bak/jz4750_lcd.c	/^static void jz4750fb_unmap_smem(struct lcd_cfb_info *cfb)$/;"	f	file:
jz4750lcd_fg_t	9331/jz4750_lcd.h	/^struct jz4750lcd_fg_t {$/;"	s
jz4750lcd_fg_t	jz4750_lcd.h	/^struct jz4750lcd_fg_t {$/;"	s
jz4750lcd_fg_t	l009_bak/jz4750_lcd.h	/^struct jz4750lcd_fg_t {$/;"	s
jz4750lcd_info	9331/jz4750_lcd.h	/^struct jz4750lcd_info {$/;"	s
jz4750lcd_info	jz4750_lcd.h	/^struct jz4750lcd_info {$/;"	s
jz4750lcd_info	l009_bak/jz4750_lcd.h	/^struct jz4750lcd_info {$/;"	s
jz4750lcd_info_switch_to_TVE	9331/jz4750_lcd.c	/^static void jz4750lcd_info_switch_to_TVE(int mode)$/;"	f	file:
jz4750lcd_info_switch_to_TVE	jz4750_lcd.c	/^static void jz4750lcd_info_switch_to_TVE(int mode)$/;"	f	file:
jz4750lcd_info_switch_to_TVE	l009_bak/jz4750_lcd.c	/^static void jz4750lcd_info_switch_to_TVE(int mode)$/;"	f	file:
jz4750lcd_osd_t	9331/jz4750_lcd.h	/^struct jz4750lcd_osd_t {$/;"	s
jz4750lcd_osd_t	jz4750_lcd.h	/^struct jz4750lcd_osd_t {$/;"	s
jz4750lcd_osd_t	l009_bak/jz4750_lcd.h	/^struct jz4750lcd_osd_t {$/;"	s
jz4750lcd_panel_t	9331/jz4750_lcd.h	/^struct jz4750lcd_panel_t {$/;"	s
jz4750lcd_panel_t	jz4750_lcd.h	/^struct jz4750lcd_panel_t {$/;"	s
jz4750lcd_panel_t	l009_bak/jz4750_lcd.h	/^struct jz4750lcd_panel_t {$/;"	s
jz4750tve_deinit	jz4750_tve.c	/^void jz4750tve_deinit()$/;"	f
jz4750tve_disable_tve	jz4750_tve.c	/^void jz4750tve_disable_tve(void)$/;"	f
jz4750tve_disable_tve	l009_bak/jz4750_tve.c	/^void jz4750tve_disable_tve(void)$/;"	f
jz4750tve_enable_tve	jz4750_tve.c	/^void jz4750tve_enable_tve(void)$/;"	f
jz4750tve_enable_tve	l009_bak/jz4750_tve.c	/^void jz4750tve_enable_tve(void)$/;"	f
jz4750tve_info	jz4750_tve.h	/^struct jz4750tve_info {$/;"	s
jz4750tve_info	l009_bak/jz4750_tve.h	/^struct jz4750tve_info {$/;"	s
jz4750tve_init	jz4750_tve.c	/^void jz4750tve_init( int tve_mode )$/;"	f
jz4750tve_init	l009_bak/jz4750_tve.c	/^void jz4750tve_init( int tve_mode )$/;"	f
jz4750tve_set_tve_mode	jz4750_tve.c	/^void jz4750tve_set_tve_mode( struct jz4750tve_info *tve )$/;"	f
jz4750tve_set_tve_mode	l009_bak/jz4750_tve.c	/^void jz4750tve_set_tve_mode( struct jz4750tve_info *tve )$/;"	f
jz47_dump_ipu_regs	jz4750_android_ipu.c	/^int jz47_dump_ipu_regs(struct ipu_driver_priv *ipu, int num)$/;"	f
jz47_ipu_init	jz4750_android_ipu.c	/^int jz47_ipu_init(struct ipu_driver_priv *ipu, struct ipu_img_param_t *img)$/;"	f
jz47_ipu_wait_frame_end_flag	jz4750_android_ipu.c	/^static inline int jz47_ipu_wait_frame_end_flag(void)$/;"	f	file:
jz47_set_ipu_buf	jz4750_android_ipu.c	/^static int jz47_set_ipu_buf(struct ipu_driver_priv *ipu, struct ipu_img_param_t *new_img)$/;"	f	file:
jz47_set_ipu_csc_cfg	jz4750_android_ipu.c	/^static int jz47_set_ipu_csc_cfg(struct ipu_driver_priv *ipu, int outW, int outH,$/;"	f	file:
jz47_set_ipu_resize	jz4750_android_ipu.c	/^static int jz47_set_ipu_resize(struct ipu_driver_priv *ipu, int *outWp, int *outHp, int *Wdiff, int *Hdiff)$/;"	f	file:
jz_lcd_buffer_addrs	jzlcd.c	/^struct jz_lcd_buffer_addrs_t jz_lcd_buffer_addrs;$/;"	v	typeref:struct:jz_lcd_buffer_addrs_t
jz_lcd_buffer_addrs_t	jzlcd.h	/^struct jz_lcd_buffer_addrs_t {$/;"	s
jzfb	jz4740_slcd.c	/^static struct jzfb_info jzfb = {$/;"	v	typeref:struct:jzfb_info	file:
jzfb	jzlcd.c	/^static struct jzfb_info jzfb = {$/;"	v	typeref:struct:jzfb_info	file:
jzfb_alloc_fb_info	jz4740_slcd.c	/^static struct lcd_cfb_info * jzfb_alloc_fb_info(void)$/;"	f	file:
jzfb_alloc_fb_info	jzlcd.c	/^static struct lcd_cfb_info * jzfb_alloc_fb_info(void)$/;"	f	file:
jzfb_blank	jz4740_slcd.c	/^static int jzfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
jzfb_blank	jzlcd.c	/^static int jzfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
jzfb_check_var	jz4740_slcd.c	/^static int jzfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
jzfb_check_var	jzlcd.c	/^static int jzfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
jzfb_cleanup	jzlcd.c	/^module_exit(jzfb_cleanup);$/;"	v
jzfb_cleanup	jzlcd.c	/^static void __exit jzfb_cleanup(void)$/;"	f	file:
jzfb_fb_rotate	jzlcd.c	/^void jzfb_fb_rotate(struct fb_info *fbi, int angle)$/;"	f
jzfb_free_fb_info	jz4740_slcd.c	/^static void jzfb_free_fb_info(struct lcd_cfb_info *cfb)$/;"	f	file:
jzfb_free_fb_info	jzlcd.c	/^static void jzfb_free_fb_info(struct lcd_cfb_info *cfb)$/;"	f	file:
jzfb_info	jz4740_slcd.c	/^struct jzfb_info {$/;"	s	file:
jzfb_info	jzlcd.c	/^struct jzfb_info {$/;"	s	file:
jzfb_init	jzlcd.c	/^module_init(jzfb_init);$/;"	v
jzfb_init	jzlcd.c	/^static int __init jzfb_init(void)$/;"	f	file:
jzfb_ioctl	jz4740_slcd.c	/^static int jzfb_ioctl (struct fb_info *info, unsigned int cmd, unsigned long arg )$/;"	f	file:
jzfb_ioctl	jzlcd.c	/^static int jzfb_ioctl (struct fb_info *fb, unsigned int cmd, unsigned long arg )$/;"	f	file:
jzfb_map_smem	jz4740_slcd.c	/^static int jzfb_map_smem(struct lcd_cfb_info *cfb)$/;"	f	file:
jzfb_map_smem	jzlcd.c	/^static int jzfb_map_smem(struct lcd_cfb_info *cfb)$/;"	f	file:
jzfb_mmap	jz4740_slcd.c	/^static int jzfb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
jzfb_mmap	jzlcd.c	/^static int jzfb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
jzfb_ops	jz4740_slcd.c	/^static struct fb_ops jzfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
jzfb_ops	jzlcd.c	/^static struct fb_ops jzfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
jzfb_pan_display	jz4740_slcd.c	/^static int jzfb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
jzfb_pan_display	jzlcd.c	/^static int jzfb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
jzfb_resume	9331/jz4750_lcd.c	/^static int jzfb_resume(void)$/;"	f	file:
jzfb_resume	9331/jz4750_lcd.c	1956;"	d	file:
jzfb_resume	jz4740_slcd.c	/^static int jzfb_resume(void)$/;"	f	file:
jzfb_resume	jz4740_slcd.c	1269;"	d	file:
jzfb_resume	jz4750_lcd.c	/^static int jzfb_resume(void)$/;"	f	file:
jzfb_resume	jz4750_lcd.c	1993;"	d	file:
jzfb_resume	jzlcd.c	/^static int jzfb_resume(void)$/;"	f	file:
jzfb_resume	jzlcd.c	1444;"	d	file:
jzfb_resume	l009_bak/jz4750_lcd.c	/^static int jzfb_resume(void)$/;"	f	file:
jzfb_resume	l009_bak/jz4750_lcd.c	1957;"	d	file:
jzfb_rotate_change	jzlcd.c	/^static int jzfb_rotate_change( int angle )$/;"	f	file:
jzfb_rotate_daemon_thread	jzlcd.c	/^static int jzfb_rotate_daemon_thread(void *info)$/;"	f	file:
jzfb_set_par	jz4740_slcd.c	/^static int jzfb_set_par(struct fb_info *info)$/;"	f	file:
jzfb_set_par	jzlcd.c	/^static int jzfb_set_par(struct fb_info *info)$/;"	f	file:
jzfb_set_var	jz4740_slcd.c	/^static int jzfb_set_var(struct fb_var_screeninfo *var, int con,$/;"	f	file:
jzfb_set_var	jzlcd.c	/^static int jzfb_set_var(struct fb_var_screeninfo *var, int con,$/;"	f	file:
jzfb_setcolreg	jz4740_slcd.c	/^static int jzfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
jzfb_setcolreg	jzlcd.c	/^static int jzfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
jzfb_suspend	9331/jz4750_lcd.c	/^static int jzfb_suspend(void)$/;"	f	file:
jzfb_suspend	9331/jz4750_lcd.c	1955;"	d	file:
jzfb_suspend	jz4740_slcd.c	/^static int jzfb_suspend(void)$/;"	f	file:
jzfb_suspend	jz4740_slcd.c	1268;"	d	file:
jzfb_suspend	jz4750_lcd.c	/^static int jzfb_suspend(void)$/;"	f	file:
jzfb_suspend	jz4750_lcd.c	1992;"	d	file:
jzfb_suspend	jzlcd.c	/^static int jzfb_suspend(void)$/;"	f	file:
jzfb_suspend	jzlcd.c	1443;"	d	file:
jzfb_suspend	l009_bak/jz4750_lcd.c	/^static int jzfb_suspend(void)$/;"	f	file:
jzfb_suspend	l009_bak/jz4750_lcd.c	1956;"	d	file:
jzfb_unmap_smem	jz4740_slcd.c	/^static void jzfb_unmap_smem(struct lcd_cfb_info *cfb)$/;"	f	file:
jzfb_unmap_smem	jzlcd.c	/^static void jzfb_unmap_smem(struct lcd_cfb_info *cfb)$/;"	f	file:
jzlcd_info	jzlcd.c	/^static struct lcd_cfb_info *jzlcd_info;$/;"	v	typeref:struct:lcd_cfb_info	file:
jzlcd_pm_callback	9331/jz4750_lcd.c	/^static int jzlcd_pm_callback(struct pm_dev *pm_dev, pm_request_t req, void *data)$/;"	f	file:
jzlcd_pm_callback	jz4750_lcd.c	/^static int jzlcd_pm_callback(struct pm_dev *pm_dev, pm_request_t req, void *data)$/;"	f	file:
jzlcd_pm_callback	jzlcd.c	/^static int jzlcd_pm_callback(struct pm_dev *pm_dev, pm_request_t req, void *data)$/;"	f	file:
jzlcd_pm_callback	l009_bak/jz4750_lcd.c	/^static int jzlcd_pm_callback(struct pm_dev *pm_dev, pm_request_t req, void *data)$/;"	f	file:
jzslcd_fb_cleanup	jz4740_slcd.c	/^module_exit(jzslcd_fb_cleanup);$/;"	v
jzslcd_fb_cleanup	jz4740_slcd.c	/^static void __exit jzslcd_fb_cleanup(void)$/;"	f	file:
jzslcd_fb_init	jz4740_slcd.c	/^module_init(jzslcd_fb_init);$/;"	v
jzslcd_fb_init	jz4740_slcd.c	/^static int __init jzslcd_fb_init(void)$/;"	f	file:
jzslcd_info	jz4740_slcd.c	/^static struct lcd_cfb_info *jzslcd_info;$/;"	v	typeref:struct:lcd_cfb_info	file:
jzslcd_pm_callback	jz4740_slcd.c	/^static int jzslcd_pm_callback(struct pm_dev *pm_dev, pm_request_t req, void *data)$/;"	f	file:
k_addr	sm501fb.c	/^	void __iomem	*k_addr;$/;"	m	struct:sm501_mem	file:
keyer_en	w100fb.h	/^	u32 keyer_en         : 1;$/;"	m	struct:video_ctrl_t
known_lcd_panels	au1100fb.h	/^static struct au1100fb_panel known_lcd_panels[] =$/;"	v	typeref:struct:au1100fb_panel
known_lcd_panels	au1200fb.c	/^static struct panel_settings known_lcd_panels[] =$/;"	v	typeref:struct:panel_settings	file:
krn_csr	leo.c	/^	u32	krn_csr;$/;"	m	struct:leo_lx_krn	file:
krn_type	leo.c	/^	u32	krn_type;$/;"	m	struct:leo_lx_krn	file:
krn_value	leo.c	/^	u32	krn_value;$/;"	m	struct:leo_lx_krn	file:
ks108_clear_lcd	arcfb.c	/^static void ks108_clear_lcd(struct arcfb_par *par, unsigned int chipindex)$/;"	f	file:
ks108_readb_ctl2	arcfb.c	/^static unsigned char ks108_readb_ctl2(struct arcfb_par *par)$/;"	f	file:
ks108_set_start_line	arcfb.c	/^static void ks108_set_start_line(struct arcfb_par *par,$/;"	f	file:
ks108_set_xaddr	arcfb.c	/^static void ks108_set_xaddr(struct arcfb_par *par,$/;"	f	file:
ks108_set_yaddr	arcfb.c	/^static void ks108_set_yaddr(struct arcfb_par *par,$/;"	f	file:
ks108_writeb_ctl	arcfb.c	/^static void ks108_writeb_ctl(struct arcfb_par *par,$/;"	f	file:
ks108_writeb_data	arcfb.c	/^static void ks108_writeb_data(struct arcfb_par *par,$/;"	f	file:
ks108_writeb_mainctl	arcfb.c	/^static void ks108_writeb_mainctl(struct arcfb_par *par, unsigned char value)$/;"	f	file:
kyro_dev_overlay_create	kyro/fbdev.c	/^static int kyro_dev_overlay_create(u32 ulWidth,$/;"	f	file:
kyro_dev_overlay_viewport_set	kyro/fbdev.c	/^static int kyro_dev_overlay_viewport_set(u32 x, u32 y, u32 ulWidth, u32 ulHeight)$/;"	f	file:
kyro_dev_video_mode_set	kyro/fbdev.c	/^static int kyro_dev_video_mode_set(struct fb_info *info)$/;"	f	file:
kyrofb-objs	kyro/Makefile	/^kyrofb-objs	:= STG4000Ramdac.o STG4000VTG.o STG4000OverlayDevice.o \\$/;"	m
kyrofb_check_var	kyro/fbdev.c	/^static int kyrofb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
kyrofb_exit	kyro/fbdev.c	/^module_exit(kyrofb_exit);$/;"	v
kyrofb_exit	kyro/fbdev.c	/^static void __exit kyrofb_exit(void)$/;"	f	file:
kyrofb_init	kyro/fbdev.c	/^module_init(kyrofb_init);$/;"	v
kyrofb_init	kyro/fbdev.c	/^static int __init kyrofb_init(void)$/;"	f	file:
kyrofb_ioctl	kyro/fbdev.c	/^static int kyrofb_ioctl(struct fb_info *info,$/;"	f	file:
kyrofb_ops	kyro/fbdev.c	/^static struct fb_ops kyrofb_ops = {$/;"	v	typeref:struct:fb_ops	file:
kyrofb_pci_driver	kyro/fbdev.c	/^static struct pci_driver kyrofb_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
kyrofb_pci_tbl	kyro/fbdev.c	/^static struct pci_device_id kyrofb_pci_tbl[] = {$/;"	v	typeref:struct:pci_device_id	file:
kyrofb_probe	kyro/fbdev.c	/^static int __devinit kyrofb_probe(struct pci_dev *pdev,$/;"	f	file:
kyrofb_remove	kyro/fbdev.c	/^static void __devexit kyrofb_remove(struct pci_dev *pdev)$/;"	f	file:
kyrofb_set_par	kyro/fbdev.c	/^static int kyrofb_set_par(struct fb_info *info)$/;"	f	file:
kyrofb_setcolreg	kyro/fbdev.c	/^static int kyrofb_setcolreg(u_int regno, u_int red, u_int green,$/;"	f	file:
kyrofb_setup	kyro/fbdev.c	/^static int __init kyrofb_setup(char *options)$/;"	f	file:
l	amifb.c	/^	u_long l;$/;"	m	union:__anon127	file:
l4_khz	omap/rfbi.c	/^	unsigned long	l4_khz;$/;"	m	struct:__anon52	file:
lDstX1	kyro/STG4000OverlayDevice.c	/^	s32 lDstX1;$/;"	m	struct:_OVRL_SRC_DEST	file:
lDstX2	kyro/STG4000OverlayDevice.c	/^	s32 lDstX2;$/;"	m	struct:_OVRL_SRC_DEST	file:
lDstY1	kyro/STG4000OverlayDevice.c	/^	s32 lDstY1;$/;"	m	struct:_OVRL_SRC_DEST	file:
lDstY2	kyro/STG4000OverlayDevice.c	/^	s32 lDstY2;$/;"	m	struct:_OVRL_SRC_DEST	file:
l_margin	acornfb.h	/^	u_int	l_margin;$/;"	m	struct:modex_params
last	sticore.h	/^		u32 last	: 1;	\/* last region in list *\/$/;"	m	struct:region::__anon40
last_access	omap/sossi.c	/^	int		last_access;$/;"	m	struct:__anon51	file:
last_addr	sticore.h	/^	u32 last_addr;$/;"	m	struct:sti_rom
last_char	sticore.h	/^	u16 last_char;$/;"	m	struct:sti_rom_font
last_color_mode	omap/blizzard.c	/^	int			last_color_mode;$/;"	m	struct:blizzard_struct	file:
last_fb_vc	console/fbcon.c	/^static int last_fb_vc = MAX_NR_CONSOLES - 1;$/;"	v	file:
last_frame_complete	omap/lcdc.c	/^	struct completion	last_frame_complete;$/;"	m	struct:omap_lcd_controller	typeref:struct:omap_lcd_controller::completion	file:
lat_busy_count	w100fb.h	/^	u32 lat_busy_count           : 2;$/;"	m	struct:cif_cntl_t
lat_rd_pm4_sclk_busy	w100fb.h	/^	u32 lat_rd_pm4_sclk_busy     : 1;$/;"	m	struct:cif_cntl_t
lc_ss0_usr	leo.c	/^	struct leo_lc_ss0_usr	__iomem *lc_ss0_usr;$/;"	m	struct:leo_par	typeref:struct:leo_par::__iomem	file:
lccr0	pxafb.h	/^	u_int			lccr0;$/;"	m	struct:pxafb_info
lccr0	pxafb.h	/^	unsigned int lccr0;$/;"	m	struct:pxafb_lcd_reg
lccr0	sa1100fb.h	/^	u_int			lccr0;$/;"	m	struct:sa1100fb_info
lccr0	sa1100fb.h	/^	u_int		lccr0;$/;"	m	struct:sa1100fb_mach_info
lccr0	sa1100fb.h	/^	unsigned long lccr0;$/;"	m	struct:sa1100fb_lcd_reg
lccr1	pxafb.h	/^	unsigned int lccr1;$/;"	m	struct:pxafb_lcd_reg
lccr1	sa1100fb.h	/^	unsigned long lccr1;$/;"	m	struct:sa1100fb_lcd_reg
lccr2	pxafb.h	/^	unsigned int lccr2;$/;"	m	struct:pxafb_lcd_reg
lccr2	sa1100fb.h	/^	unsigned long lccr2;$/;"	m	struct:sa1100fb_lcd_reg
lccr3	pxafb.h	/^	u_int			lccr3;$/;"	m	struct:pxafb_info
lccr3	pxafb.h	/^	unsigned int lccr3;$/;"	m	struct:pxafb_lcd_reg
lccr3	sa1100fb.h	/^	u_int			lccr3;$/;"	m	struct:sa1100fb_info
lccr3	sa1100fb.h	/^	u_int		lccr3;$/;"	m	struct:sa1100fb_mach_info
lccr3	sa1100fb.h	/^	unsigned long lccr3;$/;"	m	struct:sa1100fb_lcd_reg
lccr4	pxafb.h	/^	u_int			lccr4;$/;"	m	struct:pxafb_info
lcd	au1200fb.c	/^static struct au1200_lcd *lcd = (struct au1200_lcd *) AU1200_LCD_ADDR;$/;"	v	typeref:struct:au1200_lcd	file:
lcd_ac_prescale	clps711xfb.c	/^static unsigned int lcd_ac_prescale = 13;$/;"	v	file:
lcd_cfb_info	9331/jz4750_lcd.c	/^struct lcd_cfb_info {$/;"	s	file:
lcd_cfb_info	jz4740_slcd.c	/^struct lcd_cfb_info {$/;"	s	file:
lcd_cfb_info	jz4750_lcd.c	/^struct lcd_cfb_info {$/;"	s	file:
lcd_cfb_info	jzlcd.c	/^struct lcd_cfb_info {$/;"	s	file:
lcd_cfb_info	l009_bak/jz4750_lcd.c	/^struct lcd_cfb_info {$/;"	s	file:
lcd_ck	omap/lcdc.c	/^	struct clk		*lcd_ck;$/;"	m	struct:omap_lcd_controller	typeref:struct:omap_lcd_controller::clk	file:
lcd_class	backlight/lcd.c	/^static struct class *lcd_class;$/;"	v	typeref:struct:class	file:
lcd_class_exit	backlight/lcd.c	/^module_exit(lcd_class_exit);$/;"	v
lcd_class_exit	backlight/lcd.c	/^static void __exit lcd_class_exit(void)$/;"	f	file:
lcd_class_init	backlight/lcd.c	/^postcore_initcall(lcd_class_init);$/;"	v
lcd_class_init	backlight/lcd.c	/^static int __init lcd_class_init(void)$/;"	f	file:
lcd_clkcontrol	au1100fb.h	/^	u32  lcd_clkcontrol;$/;"	m	struct:au1100fb_regs
lcd_cmdbuf	9331/jz4750_lcd.c	/^static unsigned char *lcd_cmdbuf ;$/;"	v	file:
lcd_cmdbuf	jz4750_lcd.c	/^static unsigned char *lcd_cmdbuf ;$/;"	v	file:
lcd_cmdbuf	l009_bak/jz4750_lcd.c	/^static unsigned char *lcd_cmdbuf ;$/;"	v	file:
lcd_config_panel	aty/atyfb.h	/^	u32 lcd_config_panel;$/;"	m	struct:crtc
lcd_control	au1100fb.h	/^	u32  lcd_control;$/;"	m	struct:au1100fb_regs
lcd_desc	jzlcd.h	/^struct lcd_desc{$/;"	s
lcd_desc_base	jzlcd.c	/^static struct lcd_desc *lcd_desc_base;$/;"	v	typeref:struct:lcd_desc	file:
lcd_desc_phys_addr	jzlcd.h	/^	unsigned int lcd_desc_phys_addr;$/;"	m	struct:jz_lcd_buffer_addrs_t
lcd_descriptor_init	jzlcd.c	/^static void lcd_descriptor_init(void)$/;"	f	file:
lcd_dev	bf54x-lq043fb.c	/^static struct lcd_device *lcd_dev;$/;"	v	typeref:struct:lcd_device	file:
lcd_device_attributes	backlight/lcd.c	/^static struct device_attribute lcd_device_attributes[] = {$/;"	v	typeref:struct:device_attribute	file:
lcd_device_register	backlight/lcd.c	/^EXPORT_SYMBOL(lcd_device_register);$/;"	v
lcd_device_register	backlight/lcd.c	/^struct lcd_device *lcd_device_register(const char *name, struct device *parent,$/;"	f
lcd_device_release	backlight/lcd.c	/^static void lcd_device_release(struct device *dev)$/;"	f	file:
lcd_device_unregister	backlight/lcd.c	/^EXPORT_SYMBOL(lcd_device_unregister);$/;"	v
lcd_device_unregister	backlight/lcd.c	/^void lcd_device_unregister(struct lcd_device *ld)$/;"	f
lcd_dmaaddr0	au1100fb.h	/^	u32  lcd_dmaaddr0;$/;"	m	struct:au1100fb_regs
lcd_dmaaddr1	au1100fb.h	/^	u32  lcd_dmaaddr1;$/;"	m	struct:au1100fb_regs
lcd_enable	epson1355fb.c	/^static void lcd_enable(struct epson1355_par *par, int enable)$/;"	f	file:
lcd_enable	s1d13xxxfb.c	/^lcd_enable(struct s1d13xxxfb_par *par, int enable)$/;"	f	file:
lcd_frame	jzlcd.c	/^static unsigned char *lcd_frame[CONFIG_JZLCD_FRAMEBUFFER_MAX];$/;"	v	file:
lcd_frame0	9331/jz4750_lcd.c	/^static unsigned char *lcd_frame0;$/;"	v	file:
lcd_frame0	jz4750_lcd.c	/^static unsigned char *lcd_frame0;$/;"	v	file:
lcd_frame0	l009_bak/jz4750_lcd.c	/^static unsigned char *lcd_frame0;$/;"	v	file:
lcd_frame1	9331/jz4750_lcd.c	/^static unsigned char *lcd_frame1;$/;"	v	file:
lcd_frame1	jz4750_lcd.c	/^static unsigned char *lcd_frame1;$/;"	v	file:
lcd_frame1	l009_bak/jz4750_lcd.c	/^static unsigned char *lcd_frame1;$/;"	v	file:
lcd_frame_desc0	jzlcd.c	/^static struct lcd_desc *lcd_frame_desc0;$/;"	v	typeref:struct:lcd_desc	file:
lcd_frame_desc1	jzlcd.c	/^static struct lcd_desc *lcd_frame_desc1;$/;"	v	typeref:struct:lcd_desc	file:
lcd_frame_user_fb	jzlcd.c	/^static unsigned char *lcd_frame_user_fb;$/;"	v	file:
lcd_gen_cntl	aty/atyfb.h	/^	u32 lcd_gen_cntl;$/;"	m	struct:crtc
lcd_hblank_len	aty/atyfb.h	/^	u16 lcd_hblank_len;$/;"	m	struct:atyfb_par
lcd_hdisp	aty/atyfb.h	/^	u16 lcd_hdisp;$/;"	m	struct:atyfb_par
lcd_height	aty/atyfb.h	/^	u16 lcd_height;$/;"	m	struct:atyfb_par
lcd_horztiming	au1100fb.h	/^	u32  lcd_horztiming;$/;"	m	struct:au1100fb_regs
lcd_hsync_dly	aty/atyfb.h	/^	u16 lcd_hsync_dly;$/;"	m	struct:atyfb_par
lcd_hsync_len	aty/atyfb.h	/^	u16 lcd_hsync_len;$/;"	m	struct:atyfb_par
lcd_htotal	aty/atyfb.h	/^	u16 lcd_htotal;$/;"	m	struct:atyfb_par
lcd_hw_init	jzlcd.c	/^static int lcd_hw_init(void)$/;"	f	file:
lcd_index	aty/atyfb.h	/^	u32 lcd_index;$/;"	m	struct:crtc
lcd_info	jz4750_ipu.h	/^	struct jz4750lcd_info *lcd_info;$/;"	m	struct:ipu_driver_priv	typeref:struct:ipu_driver_priv::jz4750lcd_info
lcd_init	pnx4008/sdum.c	/^static void lcd_init(void)$/;"	f	file:
lcd_intenable	au1100fb.h	/^	u32  lcd_intenable;$/;"	m	struct:au1100fb_regs
lcd_interrupt_handler	jzlcd.c	/^static irqreturn_t lcd_interrupt_handler(int irq, void *dev_id)$/;"	f	file:
lcd_intstatus	au1100fb.h	/^	u32  lcd_intstatus;$/;"	m	struct:au1100fb_regs
lcd_lower_margin	aty/atyfb.h	/^	u16 lcd_lower_margin;$/;"	m	struct:atyfb_par
lcd_on	aty/aty128fb.c	/^	int crt_on, lcd_on;$/;"	m	struct:aty128fb_par	file:
lcd_palette	9331/jz4750_lcd.c	/^static unsigned char *lcd_palette;$/;"	v	file:
lcd_palette	jz4750_lcd.c	/^static unsigned char *lcd_palette;$/;"	v	file:
lcd_palette	jzlcd.c	/^static unsigned char *lcd_palette;$/;"	v	file:
lcd_palette	l009_bak/jz4750_lcd.c	/^static unsigned char *lcd_palette;$/;"	v	file:
lcd_palette_desc	jzlcd.c	/^static struct lcd_desc *lcd_palette_desc;$/;"	v	typeref:struct:lcd_desc	file:
lcd_pallettebase	au1100fb.h	/^	u32  lcd_pallettebase[256];$/;"	m	struct:au1100fb_regs
lcd_pclk_on	w100fb.h	/^	u32 lcd_pclk_on       : 1;$/;"	m	struct:graphic_ctrl_t_w100
lcd_pclk_on	w100fb.h	/^	u32 lcd_pclk_on       : 1;$/;"	m	struct:graphic_ctrl_t_w32xx
lcd_phys_start	pnx4008/sdum.c	/^	u32 lcd_phys_start;$/;"	m	struct:dum_data	file:
lcd_pixclock	aty/atyfb.h	/^	u32 lcd_pixclock;$/;"	m	struct:atyfb_par
lcd_power	imxfb.h	/^	void (*lcd_power)(int);$/;"	m	struct:imxfb_info
lcd_pwmdiv	au1100fb.h	/^	u32  lcd_pwmdiv;$/;"	m	struct:au1100fb_regs
lcd_pwmhi	au1100fb.h	/^	u32  lcd_pwmhi;$/;"	m	struct:au1100fb_regs
lcd_refreshrate	aty/atyfb.h	/^	u16 lcd_refreshrate;$/;"	m	struct:atyfb_par
lcd_register_fb	backlight/lcd.c	/^static int lcd_register_fb(struct lcd_device *ld)$/;"	f	file:
lcd_reset	pnx4008/sdum.c	/^static void lcd_reset(void)$/;"	f	file:
lcd_right_margin	aty/atyfb.h	/^	u16 lcd_right_margin;$/;"	m	struct:atyfb_par
lcd_sclk_on	w100fb.h	/^	u32 lcd_sclk_on       : 1;$/;"	m	struct:graphic_ctrl_t_w100
lcd_sclk_on	w100fb.h	/^	u32 lcd_sclk_on       : 1;$/;"	m	struct:graphic_ctrl_t_w32xx
lcd_show_contrast	backlight/lcd.c	/^static ssize_t lcd_show_contrast(struct device *dev,$/;"	f	file:
lcd_show_max_contrast	backlight/lcd.c	/^static ssize_t lcd_show_max_contrast(struct device *dev,$/;"	f	file:
lcd_show_power	backlight/lcd.c	/^static ssize_t lcd_show_power(struct device *dev, struct device_attribute *attr,$/;"	f	file:
lcd_store_contrast	backlight/lcd.c	/^static ssize_t lcd_store_contrast(struct device *dev,$/;"	f	file:
lcd_store_power	backlight/lcd.c	/^static ssize_t lcd_store_power(struct device *dev,$/;"	f	file:
lcd_table	aty/atyfb.h	/^	unsigned long lcd_table;$/;"	m	struct:atyfb_par
lcd_unregister_fb	backlight/lcd.c	/^static inline void lcd_unregister_fb(struct lcd_device *ld)$/;"	f	file:
lcd_unregister_fb	backlight/lcd.c	/^static void lcd_unregister_fb(struct lcd_device *ld)$/;"	f	file:
lcd_vblank_len	aty/atyfb.h	/^	u16 lcd_vblank_len;$/;"	m	struct:atyfb_par
lcd_vdisp	aty/atyfb.h	/^	u16 lcd_vdisp;$/;"	m	struct:atyfb_par
lcd_verttiming	au1100fb.h	/^	u32  lcd_verttiming;$/;"	m	struct:au1100fb_regs
lcd_virt_start	pnx4008/sdum.c	/^	u32 lcd_virt_start;$/;"	m	struct:dum_data	file:
lcd_vsync_len	aty/atyfb.h	/^	u16 lcd_vsync_len;$/;"	m	struct:atyfb_par
lcd_vtotal	aty/atyfb.h	/^	u16 lcd_vtotal;$/;"	m	struct:atyfb_par
lcd_width	aty/atyfb.h	/^	u16 lcd_width;$/;"	m	struct:atyfb_par
lcd_words	au1100fb.h	/^	u32  lcd_words;$/;"	m	struct:au1100fb_regs
lcdc	omap/lcdc.c	/^} lcdc;$/;"	v	typeref:struct:omap_lcd_controller	file:
lcdc_callback	omap/rfbi.c	/^	void		(*lcdc_callback)(void *data);$/;"	m	struct:__anon52	file:
lcdc_callback	omap/sossi.c	/^	void		(*lcdc_callback)(void *data);$/;"	m	struct:__anon51	file:
lcdc_callback_data	omap/rfbi.c	/^	void		*lcdc_callback_data;$/;"	m	struct:__anon52	file:
lcdc_callback_data	omap/sossi.c	/^	void		*lcdc_callback_data;$/;"	m	struct:__anon51	file:
lcdc_dma_handler	omap/lcdc.c	/^static void lcdc_dma_handler(u16 status, void *data)$/;"	f	file:
lcdc_irq_handler	omap/lcdc.c	/^static irqreturn_t lcdc_irq_handler(int irq, void *dev_id)$/;"	f	file:
lcdc_load_mode	omap/lcdc.c	/^enum lcdc_load_mode {$/;"	g	file:
lcdc_readl	atmel_lcdfb.c	26;"	d	file:
lcdc_writel	atmel_lcdfb.c	27;"	d	file:
lcddefmodeidx	sis/sis.h	/^	int		lcddefmodeidx, tvdefmodeidx, defmodeidx;$/;"	m	struct:sis_video_info
lcdtype	sis/sis_main.h	/^	u32 lcdtype;$/;"	m	struct:_sis_lcd_data
lcdxres	sis/sis.h	/^	int		lcdxres, lcdyres;$/;"	m	struct:sis_video_info
lcdyres	sis/sis.h	/^	int		lcdxres, lcdyres;$/;"	m	struct:sis_video_info
lckl_p	imsttfb.c	/^	__u8 lckl_p[3];	\/* P value of LCKL PLL *\/$/;"	m	struct:imstt_regvals	file:
ld	backlight/ltv350qv.c	/^	struct lcd_device	*ld;$/;"	m	struct:ltv350qv	typeref:struct:ltv350qv::lcd_device	file:
ld_ss0	leo.c	/^	struct leo_ld_ss0	__iomem *ld_ss0;$/;"	m	struct:leo_par	typeref:struct:leo_par::__iomem	file:
ld_ss1	leo.c	/^	struct leo_ld_ss1	__iomem *ld_ss1;$/;"	m	struct:leo_par	typeref:struct:leo_par::__iomem	file:
ldcmd	pxafb.h	/^	unsigned int ldcmd;$/;"	m	struct:pxafb_dma_descriptor
left	atafb.c	/^	int right, hsync, left;	\/* standard timing in clock cycles, not pixel *\/$/;"	m	struct:pixel_clock	file:
left	matrox/matroxfb_base.c	/^static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {$/;"	m	struct:__anon29	file:
left	matrox/matroxfb_base.c	/^static unsigned int left = ~0;		\/* "matrox:left:xxxxx" *\/$/;"	v	file:
left_margin	sa1100fb.h	/^	u_char		left_margin;$/;"	m	struct:sa1100fb_mach_info
len	fbmem.c	/^	u32			len;$/;"	m	struct:fb_cmap32	file:
len	matrox/matroxfb_base.h	/^	unsigned int	len;$/;"	m	struct:matrox_fb_info::__anon14
len	matrox/matroxfb_base.h	/^	unsigned int	len;$/;"	m	struct:matrox_fb_info::__anon15
len	matrox/matroxfb_crtc2.h	/^		unsigned int	len;$/;"	m	struct:matroxfb_dh_fb_info::__anon31
len	matrox/matroxfb_crtc2.h	/^		unsigned int	len;$/;"	m	struct:matroxfb_dh_fb_info::__anon32
len	savage/savagefb.h	/^		u32           len;$/;"	m	struct:savagefb_par::__anon122
len	savage/savagefb.h	/^		u32    len;$/;"	m	struct:savagefb_par::__anon121
len_maximum	matrox/matroxfb_base.h	/^	unsigned int	len_maximum;$/;"	m	struct:matrox_fb_info::__anon14
len_maximum	matrox/matroxfb_crtc2.h	/^		unsigned int	len_maximum;$/;"	m	struct:matroxfb_dh_fb_info::__anon31
len_usable	matrox/matroxfb_base.h	/^	unsigned int	len_usable;$/;"	m	struct:matrox_fb_info::__anon14
len_usable	matrox/matroxfb_crtc2.h	/^		unsigned int	len_usable;$/;"	m	struct:matroxfb_dh_fb_info::__anon31
length	sticore.h	/^		u32 length	: 14;	\/* length in 4kbyte page *\/$/;"	m	struct:region::__anon40
length	stifb.c	/^		unsigned length              : 10;$/;"	m	struct:__anon113::__anon114	file:
leo_blank	leo.c	/^static int leo_blank(int blank, struct fb_info *info)$/;"	f	file:
leo_cursor	leo.c	/^struct leo_cursor {$/;"	s	file:
leo_driver	leo.c	/^static struct of_platform_driver leo_driver = {$/;"	v	typeref:struct:of_platform_driver	file:
leo_exit	leo.c	/^module_exit(leo_exit);$/;"	v
leo_exit	leo.c	/^static void __exit leo_exit(void)$/;"	f	file:
leo_fixup_var_rgb	leo.c	/^static void leo_fixup_var_rgb(struct fb_var_screeninfo *var)$/;"	f	file:
leo_init	leo.c	/^module_init(leo_init);$/;"	v
leo_init	leo.c	/^static int __init leo_init(void)$/;"	f	file:
leo_init_fix	leo.c	/^leo_init_fix(struct fb_info *info, struct device_node *dp)$/;"	f	file:
leo_init_hw	leo.c	/^static void leo_init_hw(struct fb_info *info)$/;"	f	file:
leo_init_wids	leo.c	/^static void leo_init_wids(struct fb_info *info)$/;"	f	file:
leo_ioctl	leo.c	/^static int leo_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
leo_lc_ss0_krn	leo.c	/^struct leo_lc_ss0_krn {$/;"	s	file:
leo_lc_ss0_usr	leo.c	/^struct leo_lc_ss0_usr {$/;"	s	file:
leo_lc_ss1_krn	leo.c	/^struct leo_lc_ss1_krn {$/;"	s	file:
leo_lc_ss1_usr	leo.c	/^struct leo_lc_ss1_usr {$/;"	s	file:
leo_ld	leo.c	/^struct leo_ld {$/;"	s	file:
leo_ld_gbl	leo.c	/^struct leo_ld_gbl {$/;"	s	file:
leo_ld_ss1	leo.c	/^struct leo_ld_ss1 {$/;"	s	file:
leo_lx_krn	leo.c	/^struct leo_lx_krn {$/;"	s	file:
leo_match	leo.c	/^static struct of_device_id leo_match[] = {$/;"	v	typeref:struct:of_device_id	file:
leo_mmap	leo.c	/^static int leo_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
leo_mmap_map	leo.c	/^static struct sbus_mmap_map leo_mmap_map[] = {$/;"	v	typeref:struct:sbus_mmap_map	file:
leo_ops	leo.c	/^static struct fb_ops leo_ops = {$/;"	v	typeref:struct:fb_ops	file:
leo_pan_display	leo.c	/^static int leo_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
leo_par	leo.c	/^struct leo_par {$/;"	s	file:
leo_probe	leo.c	/^static int __devinit leo_probe(struct of_device *op, const struct of_device_id *match)$/;"	f	file:
leo_remove	leo.c	/^static int __devexit leo_remove(struct of_device *op)$/;"	f	file:
leo_setcolreg	leo.c	/^static int leo_setcolreg(unsigned regno,$/;"	f	file:
leo_switch_from_graph	leo.c	/^static void leo_switch_from_graph(struct fb_info *info)$/;"	f	file:
leo_unmap_regs	leo.c	/^static void leo_unmap_regs(struct of_device *op, struct fb_info *info,$/;"	f	file:
leo_wait	leo.c	/^static void leo_wait(struct leo_lx_krn __iomem *lx_krn)$/;"	f	file:
leo_wid_put	leo.c	/^static void leo_wid_put(struct fb_info *info, struct fb_wid_list *wl)$/;"	f	file:
libretto	neofb.c	/^static int libretto;$/;"	v	file:
limits	matrox/matroxfb_base.h	/^			      } limits;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon21
line_length	fbmem.c	/^	u32			line_length;$/;"	m	struct:fb_fix_screeninfo32	file:
line_offset	atafb.c	/^			short line_offset;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
line_shift	amifb.c	/^	u_short line_shift;	\/* vmode *\/$/;"	m	struct:amifb_par	file:
line_upd_time	omap/blizzard.c	/^	unsigned long		line_upd_time;$/;"	m	struct:blizzard_struct	file:
line_upd_time	omap/hwa742.c	/^	unsigned long		line_upd_time;$/;"	m	struct:__anon49	file:
line_width	atafb.c	/^			short line_width;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
linea	cg6.c	/^	u32	liner, lineg, lineb, linea;$/;"	m	struct:cg6_fbc	file:
lineb	cg6.c	/^	u32	liner, lineg, lineb, linea;$/;"	m	struct:cg6_fbc	file:
lineg	cg6.c	/^	u32	liner, lineg, lineb, linea;$/;"	m	struct:cg6_fbc	file:
liner	cg6.c	/^	u32	liner, lineg, lineb, linea;$/;"	m	struct:cg6_fbc	file:
list	amifb.c	/^	copins *list[2][2];$/;"	m	struct:copdisplay	file:
load_front	i810/i810_accel.c	/^static inline void load_front(int offset, struct fb_info *info)$/;"	f	file:
load_palette	omap/dispc.c	/^static void load_palette(void)$/;"	f	file:
load_palette	omap/lcdc.c	/^static void load_palette(void)$/;"	f	file:
locationAddr	aty/atyfb.h	/^	u32 locationAddr;$/;"	m	struct:pll_18818
lock	arcfb.c	/^	spinlock_t lock;$/;"	m	struct:arcfb_par	file:
lock	bf54x-lq043fb.c	/^	spinlock_t lock;	\/* lock *\/$/;"	m	struct:bfin_bf54xfb_info	file:
lock	bw2.c	/^	spinlock_t		lock;$/;"	m	struct:bw2_par	file:
lock	cg14.c	/^	spinlock_t		lock;$/;"	m	struct:cg14_par	file:
lock	cg3.c	/^	spinlock_t		lock;$/;"	m	struct:cg3_par	file:
lock	cg6.c	/^	spinlock_t		lock;$/;"	m	struct:cg6_par	file:
lock	ffb.c	/^	spinlock_t		lock;$/;"	m	struct:ffb_par	file:
lock	leo.c	/^	spinlock_t		lock;$/;"	m	struct:leo_par	file:
lock	matrox/matroxfb_base.h	/^			      } lock;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon17
lock	matrox/matroxfb_base.h	/^	struct rw_semaphore	lock;$/;"	m	struct:matrox_fb_info::__anon10	typeref:struct:matrox_fb_info::__anon10::rw_semaphore
lock	matrox/matroxfb_base.h	/^	struct rw_semaphore	lock;$/;"	m	struct:matrox_fb_info::__anon11	typeref:struct:matrox_fb_info::__anon11::rw_semaphore
lock	omap/sossi.c	/^	spinlock_t	lock;$/;"	m	struct:__anon51	file:
lock	p9100.c	/^	spinlock_t		lock;$/;"	m	struct:p9100_par	file:
lock	sticore.h	/^	spinlock_t lock;$/;"	m	struct:sti_struct
lock	sunxvr500.c	/^	spinlock_t		lock;$/;"	m	struct:e3d_info	file:
lock	tcx.c	/^	spinlock_t		lock;$/;"	m	struct:tcx_par	file:
lock_blank	aty/aty128fb.c	/^	int	lock_blank;$/;"	m	struct:aty128fb_par	file:
lock_blank	aty/atyfb.h	/^	int lock_blank;$/;"	m	struct:atyfb_par
lock_blank	aty/radeonfb.h	/^	int			lock_blank;$/;"	m	struct:radeonfb_info
lockaccel	sis/sis.h	/^	spinlock_t	lockaccel;		\/* Do not use outside of kernel! *\/$/;"	m	struct:sis_video_info
lockup	nvidia/nv_type.h	/^	int lockup;$/;"	m	struct:nvidia_par
locomobl_data	backlight/locomolcd.c	/^static struct backlight_ops locomobl_data = {$/;"	v	typeref:struct:backlight_ops	file:
locomolcd_bl_device	backlight/locomolcd.c	/^static struct backlight_device *locomolcd_bl_device;$/;"	v	typeref:struct:backlight_device	file:
locomolcd_dev	backlight/locomolcd.c	/^static struct locomo_dev *locomolcd_dev;$/;"	v	typeref:struct:locomo_dev	file:
locomolcd_exit	backlight/locomolcd.c	/^module_exit(locomolcd_exit);$/;"	v
locomolcd_exit	backlight/locomolcd.c	/^static void __exit locomolcd_exit(void)$/;"	f	file:
locomolcd_flags	backlight/locomolcd.c	/^static unsigned long locomolcd_flags;$/;"	v	file:
locomolcd_get_intensity	backlight/locomolcd.c	/^static int locomolcd_get_intensity(struct backlight_device *bd)$/;"	f	file:
locomolcd_init	backlight/locomolcd.c	/^module_init(locomolcd_init);$/;"	v
locomolcd_init	backlight/locomolcd.c	/^static int __init locomolcd_init(void)$/;"	f	file:
locomolcd_off	backlight/locomolcd.c	/^static void locomolcd_off(int comadj)$/;"	f	file:
locomolcd_on	backlight/locomolcd.c	/^static void locomolcd_on(int comadj)$/;"	f	file:
locomolcd_power	backlight/locomolcd.c	/^EXPORT_SYMBOL(locomolcd_power);$/;"	v
locomolcd_power	backlight/locomolcd.c	/^void locomolcd_power(int on)$/;"	f
locomolcd_probe	backlight/locomolcd.c	/^static int locomolcd_probe(struct locomo_dev *ldev)$/;"	f	file:
locomolcd_remove	backlight/locomolcd.c	/^static int locomolcd_remove(struct locomo_dev *dev)$/;"	f	file:
locomolcd_resume	backlight/locomolcd.c	/^static int locomolcd_resume(struct locomo_dev *dev)$/;"	f	file:
locomolcd_resume	backlight/locomolcd.c	165;"	d	file:
locomolcd_set_intensity	backlight/locomolcd.c	/^static int locomolcd_set_intensity(struct backlight_device *bd)$/;"	f	file:
locomolcd_suspend	backlight/locomolcd.c	/^static int locomolcd_suspend(struct locomo_dev *dev, pm_message_t state)$/;"	f	file:
locomolcd_suspend	backlight/locomolcd.c	164;"	d	file:
lofsprite	amifb.c	/^static u_short *lofsprite, *shfsprite, *dummysprite;$/;"	v	file:
logical	vermilion/vermilion.h	/^	unsigned long logical;$/;"	m	struct:vram_area
logo	fbmem.c	/^	const struct linux_logo *logo;$/;"	m	struct:logo_data	typeref:struct:logo_data::linux_logo	file:
logo	fbmem.c	/^	const struct linux_logo *logo;$/;"	m	struct:logo_data_extra	typeref:struct:logo_data_extra::linux_logo	file:
logo-cfiles	logo/Makefile	/^logo-cfiles = $(notdir $(patsubst %.$(2), %.c, \\$/;"	m
logo_active	console/newport_con.c	/^static int logo_active;$/;"	v	file:
logo_data	fbmem.c	/^static struct logo_data {$/;"	s	file:
logo_data_extra	fbmem.c	/^static struct logo_data_extra {$/;"	s	file:
logo_height	console/fbcon.c	/^static int logo_height;$/;"	v	file:
logo_lines	console/fbcon.c	/^static int logo_lines;$/;"	v	file:
logo_shown	console/fbcon.c	/^static int logo_shown = FBCON_LOGO_CANSHOW;$/;"	v	file:
low_power_on	w100fb.h	/^	u32 low_power_on      : 1;$/;"	m	struct:graphic_ctrl_t_w100
low_power_on	w100fb.h	/^	u32 low_power_on      : 1;$/;"	m	struct:graphic_ctrl_t_w32xx
lowdepth	tcx.c	/^	int			lowdepth;$/;"	m	struct:tcx_par	file:
lower	matrox/matroxfb_base.c	/^static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {$/;"	m	struct:__anon29	file:
lower	matrox/matroxfb_base.c	/^static unsigned int lower = ~0;		\/* "matrox:lower:xxxxx" *\/$/;"	v	file:
lower_margin	sa1100fb.h	/^	u_char		lower_margin;$/;"	m	struct:sa1100fb_mach_info
lowhsync	pm2fb.c	/^static int lowhsync;$/;"	v	file:
lowlevel	matrox/matroxfb_base.c	/^	struct matrox_switch* lowlevel;$/;"	m	struct:video_board	typeref:struct:video_board::matrox_switch	file:
lowvsync	pm2fb.c	/^static int lowvsync;$/;"	v	file:
loww	amifb.c	589;"	d	file:
lpc_dev	backlight/cr_bllcd.c	/^static struct pci_dev *lpc_dev;$/;"	v	typeref:struct:pci_dev	file:
lpcdev	sis/sis.h	/^	struct pci_dev  *lpcdev;$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::pci_dev
lq043_mmap	bf54x-lq043fb.c	/^	int lq043_mmap;$/;"	m	struct:bfin_bf54xfb_info	file:
lq043_open_cnt	bf54x-lq043fb.c	/^	int lq043_open_cnt;$/;"	m	struct:bfin_bf54xfb_info	file:
lscr1	imxfb.h	/^	u_int			lscr1;$/;"	m	struct:imxfb_info
lt_lcd_regs	aty/atyfb_base.c	/^static const u32 lt_lcd_regs[] = {$/;"	v	file:
ltcfg1	jz4750_tve.h	/^	unsigned int ltcfg1;$/;"	m	struct:jz4750tve_info
ltcfg1	l009_bak/jz4750_tve.h	/^	unsigned int ltcfg1;$/;"	m	struct:jz4750tve_info
ltcfg2	jz4750_tve.h	/^	unsigned int ltcfg2;$/;"	m	struct:jz4750tve_info
ltcfg2	l009_bak/jz4750_tve.h	/^	unsigned int ltcfg2;$/;"	m	struct:jz4750tve_info
ltv350qv	backlight/ltv350qv.c	/^struct ltv350qv {$/;"	s	file:
ltv350qv_driver	backlight/ltv350qv.c	/^static struct spi_driver ltv350qv_driver = {$/;"	v	typeref:struct:spi_driver	file:
ltv350qv_exit	backlight/ltv350qv.c	/^module_exit(ltv350qv_exit);$/;"	v
ltv350qv_exit	backlight/ltv350qv.c	/^static void __exit ltv350qv_exit(void)$/;"	f	file:
ltv350qv_get_power	backlight/ltv350qv.c	/^static int ltv350qv_get_power(struct lcd_device *ld)$/;"	f	file:
ltv350qv_init	backlight/ltv350qv.c	/^module_init(ltv350qv_init);$/;"	v
ltv350qv_init	backlight/ltv350qv.c	/^static int __init ltv350qv_init(void)$/;"	f	file:
ltv350qv_power	backlight/ltv350qv.c	/^static int ltv350qv_power(struct ltv350qv *lcd, int power)$/;"	f	file:
ltv350qv_power_off	backlight/ltv350qv.c	/^static int ltv350qv_power_off(struct ltv350qv *lcd)$/;"	f	file:
ltv350qv_power_on	backlight/ltv350qv.c	/^static int ltv350qv_power_on(struct ltv350qv *lcd)$/;"	f	file:
ltv350qv_probe	backlight/ltv350qv.c	/^static int __devinit ltv350qv_probe(struct spi_device *spi)$/;"	f	file:
ltv350qv_remove	backlight/ltv350qv.c	/^static int __devexit ltv350qv_remove(struct spi_device *spi)$/;"	f	file:
ltv350qv_resume	backlight/ltv350qv.c	/^static int ltv350qv_resume(struct spi_device *spi)$/;"	f	file:
ltv350qv_resume	backlight/ltv350qv.c	291;"	d	file:
ltv350qv_set_power	backlight/ltv350qv.c	/^static int ltv350qv_set_power(struct lcd_device *ld, int power)$/;"	f	file:
ltv350qv_shutdown	backlight/ltv350qv.c	/^static void ltv350qv_shutdown(struct spi_device *spi)$/;"	f	file:
ltv350qv_suspend	backlight/ltv350qv.c	/^static int ltv350qv_suspend(struct spi_device *spi, pm_message_t state)$/;"	f	file:
ltv350qv_suspend	backlight/ltv350qv.c	290;"	d	file:
ltv350qv_write_reg	backlight/ltv350qv.c	/^static int ltv350qv_write_reg(struct ltv350qv *lcd, u8 reg, u16 val)$/;"	f	file:
ltv_ops	backlight/ltv350qv.c	/^static struct lcd_ops ltv_ops = {$/;"	v	typeref:struct:lcd_ops	file:
luma	jz4750_ipu.h	/^	unsigned int luma;              \/\/	0				16$/;"	m	struct:YuvCsc
lut	controlfb.h	/^	unsigned char lut;	\/* cmap data *\/$/;"	m	struct:cmap_regs
lut	macfb.c	/^	unsigned char lut;	\/* OFFSET: 0x10 *\/$/;"	m	struct:__anon94	file:
lut	macfb.c	/^	unsigned char lut; \/* TFBClutWDataReg, offset 0x90018 *\/$/;"	m	struct:toby_cmap_regs	file:
lut	macfb.c	/^	unsigned char lut;$/;"	m	struct:__anon90	file:
lut	macfb.c	/^	unsigned char lut;$/;"	m	struct:__anon91	file:
lut	macfb.c	/^	unsigned char lut;$/;"	m	struct:__anon92	file:
lut	macfb.c	/^	unsigned char lut;$/;"	m	struct:__anon93	file:
lut	macfb.c	/^	unsigned char lut;$/;"	m	struct:jet_cmap_regs	file:
lut	macfb.c	/^	unsigned char lut;$/;"	m	struct:mdc_cmap_regs	file:
lut	platinumfb.h	/^	unsigned char lut;$/;"	m	struct:cmap_regs
lut	valkyriefb.h	/^	unsigned char lut;$/;"	m	struct:cmap_regs
lutOffset	stifb.c	/^		unsigned lutOffset           : 10;   \/* Within destination LUT *\/$/;"	m	struct:__anon113::__anon114	file:
lutType	stifb.c	/^		unsigned lutType             :  2;   \/* Cursor, image, overlay *\/$/;"	m	struct:__anon113::__anon114	file:
lut_timings	omap/blizzard.c	/^	struct extif_timings	reg_timings, lut_timings;$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::	file:
lut_timings	omap/hwa742.c	/^	struct extif_timings	reg_timings, lut_timings;$/;"	m	struct:__anon49	typeref:struct:__anon49::	file:
lvds	intelfb/intelfb.h	/^	u32 lvds;$/;"	m	struct:intelfb_hwstate
lvds_gen_cntl	aty/radeonfb.h	/^	u32		lvds_gen_cntl;$/;"	m	struct:radeon_regs
lvds_pll_cntl	aty/radeonfb.h	/^	u32		lvds_pll_cntl;$/;"	m	struct:radeon_regs
lvds_timer	aty/radeonfb.h	/^	struct timer_list	lvds_timer;$/;"	m	struct:radeonfb_info	typeref:struct:radeonfb_info::timer_list
lvdshl	sis/sis_main.c	/^static int		lvdshl = -1;$/;"	v	file:
lx_blank_display	geode/lxfb_ops.c	/^int lx_blank_display(struct fb_info *info, int blank_mode)$/;"	f
lx_framebuffer_size	geode/lxfb_ops.c	/^unsigned int lx_framebuffer_size(void)$/;"	f
lx_get_pitch	geode/lxfb.h	/^static inline unsigned int lx_get_pitch(unsigned int xres, int bpp)$/;"	f
lx_graphics_disable	geode/lxfb_ops.c	/^static void lx_graphics_disable(struct fb_info *info)$/;"	f	file:
lx_graphics_enable	geode/lxfb_ops.c	/^static void lx_graphics_enable(struct fb_info *info)$/;"	f	file:
lx_krn	leo.c	/^	struct leo_lx_krn	__iomem *lx_krn;$/;"	m	struct:leo_par	typeref:struct:leo_par::__iomem	file:
lx_set_clock	geode/lxfb_ops.c	/^static void lx_set_clock(struct fb_info *info)$/;"	f	file:
lx_set_dotpll	geode/lxfb_ops.c	/^static void lx_set_dotpll(u32 pllval)$/;"	f	file:
lx_set_mode	geode/lxfb_ops.c	/^void lx_set_mode(struct fb_info *info)$/;"	f
lx_set_palette_reg	geode/lxfb_ops.c	/^void lx_set_palette_reg(struct fb_info *info, unsigned regno,$/;"	f
lxfb-objs	geode/Makefile	/^lxfb-objs  := lxfb_core.o lxfb_ops.o$/;"	m
lxfb_blank	geode/lxfb_core.c	/^static int lxfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
lxfb_check_var	geode/lxfb_core.c	/^static int lxfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
lxfb_cleanup	geode/lxfb_core.c	/^module_exit(lxfb_cleanup);$/;"	v
lxfb_cleanup	geode/lxfb_core.c	/^static void __exit lxfb_cleanup(void)$/;"	f	file:
lxfb_driver	geode/lxfb_core.c	/^static struct pci_driver lxfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
lxfb_id_table	geode/lxfb_core.c	/^static struct pci_device_id lxfb_id_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
lxfb_init	geode/lxfb_core.c	/^module_init(lxfb_init);$/;"	v
lxfb_init	geode/lxfb_core.c	/^static int __init lxfb_init(void)$/;"	f	file:
lxfb_init_fbinfo	geode/lxfb_core.c	/^static struct fb_info * __init lxfb_init_fbinfo(struct device *dev)$/;"	f	file:
lxfb_map_video_memory	geode/lxfb_core.c	/^static int __init lxfb_map_video_memory(struct fb_info *info,$/;"	f	file:
lxfb_ops	geode/lxfb_core.c	/^static struct fb_ops lxfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
lxfb_par	geode/lxfb.h	/^struct lxfb_par {$/;"	s
lxfb_probe	geode/lxfb_core.c	/^static int __init lxfb_probe(struct pci_dev *pdev,$/;"	f	file:
lxfb_remove	geode/lxfb_core.c	/^static void lxfb_remove(struct pci_dev *pdev)$/;"	f	file:
lxfb_set_par	geode/lxfb_core.c	/^static int lxfb_set_par(struct fb_info *info)$/;"	f	file:
lxfb_setcolreg	geode/lxfb_core.c	/^static int lxfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
lxfb_setup	geode/lxfb_core.c	/^static int __init lxfb_setup(char *options)$/;"	f	file:
m	aty/atyfb.h	/^	u8 m;$/;"	m	struct:pll_514
m	controlfb.h	/^	int m[2];	\/* 0: 2MB vram, 1: 4MB vram *\/$/;"	m	struct:max_cmodes
m	jz4750_ipu.h	/^  int n, m;$/;"	m	struct:Ration2m
m	mbx/mbxfb.c	/^	u8 m;$/;"	m	struct:pixclock_div	file:
m1064	matrox/matroxfb_DAC1064.c	/^static struct matrox_altout m1064 = {$/;"	v	typeref:struct:matrox_altout	file:
m1064_compute	matrox/matroxfb_DAC1064.c	/^static int m1064_compute(void* out, struct my_timming* m) {$/;"	f	file:
m2info	matrox/matroxfb_crtc2.c	262;"	d	file:
m2info	matrox/matroxfb_crtc2.c	277;"	d	file:
m2info	matrox/matroxfb_crtc2.c	281;"	d	file:
m2info	matrox/matroxfb_crtc2.c	289;"	d	file:
m2info	matrox/matroxfb_crtc2.c	308;"	d	file:
m2info	matrox/matroxfb_crtc2.c	314;"	d	file:
m2info	matrox/matroxfb_crtc2.c	318;"	d	file:
m2info	matrox/matroxfb_crtc2.c	32;"	d	file:
m2info	matrox/matroxfb_crtc2.c	386;"	d	file:
m2info	matrox/matroxfb_crtc2.c	390;"	d	file:
m2info	matrox/matroxfb_crtc2.c	393;"	d	file:
m2info	matrox/matroxfb_crtc2.c	420;"	d	file:
m2info	matrox/matroxfb_crtc2.c	542;"	d	file:
m2info	matrox/matroxfb_crtc2.c	546;"	d	file:
m2info	matrox/matroxfb_crtc2.c	556;"	d	file:
m2info	matrox/matroxfb_crtc2.c	59;"	d	file:
m_dwg_rect	matrox/matroxfb_base.h	/^	u_int32_t	m_dwg_rect;$/;"	m	struct:matrox_accel_data
m_opmode	matrox/matroxfb_base.h	/^	u_int32_t	m_opmode;$/;"	m	struct:matrox_accel_data
mac_find_mode	macmodes.c	/^EXPORT_SYMBOL(mac_find_mode);$/;"	v
mac_find_mode	macmodes.c	/^int mac_find_mode(struct fb_var_screeninfo *var, struct fb_info *info,$/;"	f
mac_map_monitor_sense	macmodes.c	/^EXPORT_SYMBOL(mac_map_monitor_sense);$/;"	v
mac_map_monitor_sense	macmodes.c	/^int mac_map_monitor_sense(int sense)$/;"	f
mac_modedb	macmodes.c	/^static const struct fb_videomode mac_modedb[] = {$/;"	v	typeref:struct:fb_videomode	file:
mac_modes	macmodes.c	/^} mac_modes[] = {$/;"	v	typeref:struct:mode_map	file:
mac_monitors	macmodes.c	/^} mac_monitors[] = {$/;"	v	typeref:struct:monitor_map	file:
mac_var_to_vmode	macmodes.c	/^int mac_var_to_vmode(const struct fb_var_screeninfo *var, int *vmode,$/;"	f
mac_vmode_to_var	macmodes.c	/^EXPORT_SYMBOL(mac_vmode_to_var);$/;"	v
mac_vmode_to_var	macmodes.c	/^int mac_vmode_to_var(int vmode, int cmode, struct fb_var_screeninfo *var)$/;"	f
maccess	matrox/matroxfb_base.h	/^			u_int32_t	maccess;$/;"	m	struct:matrox_fb_info::__anon23::__anon25
macfb_defined	macfb.c	/^static struct fb_var_screeninfo macfb_defined = {$/;"	v	typeref:struct:fb_var_screeninfo	file:
macfb_fix	macfb.c	/^static struct fb_fix_screeninfo macfb_fix = {$/;"	v	typeref:struct:fb_fix_screeninfo	file:
macfb_init	macfb.c	/^module_init(macfb_init);$/;"	v
macfb_init	macfb.c	/^static int __init macfb_init(void)$/;"	f	file:
macfb_ops	macfb.c	/^static struct fb_ops macfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
macfb_setcolreg	macfb.c	/^static int macfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
macfb_setpalette	macfb.c	/^static int (*macfb_setpalette) (unsigned int regno, unsigned int red,$/;"	v	file:
macfb_setup	macfb.c	/^void __init macfb_setup(char *options)$/;"	f
mach_info	bf54x-lq043fb.c	/^	struct bfin_bf54xfb_mach_info *mach_info;$/;"	m	struct:bfin_bf54xfb_info	typeref:struct:bfin_bf54xfb_info::bfin_bf54xfb_mach_info	file:
magnab	ffb.c	/^	u32	magnab;$/;"	m	struct:ffb_fbc	file:
magnc	ffb.c	/^	u32	magnc;$/;"	m	struct:ffb_fbc	file:
manual_height	imacfb.c	/^static int manual_height;$/;"	v	file:
manual_update	omap/omapfb_main.c	/^static int		manual_update = 1;$/;"	v	file:
manual_update	omap/omapfb_main.c	/^static int		manual_update;$/;"	v	file:
manual_width	imacfb.c	/^static int manual_width;$/;"	v	file:
manufacturer	fbmon.c	/^	u8  manufacturer[4];$/;"	m	struct:broken_edid	file:
map	omap/dispc.c	/^	unsigned long	*map;$/;"	m	struct:resmap	file:
map_count	omap/dispc.c	/^	atomic_t		map_count[OMAPFB_PLANE_NUM];$/;"	m	struct:__anon50	file:
map_cpu	imxfb.h	/^	u_char *		map_cpu;$/;"	m	struct:imxfb_info
map_cpu	pxafb.h	/^	u_char *		map_cpu;	\/* virtual *\/$/;"	m	struct:pxafb_info
map_cpu	sa1100fb.h	/^	u_char *		map_cpu;$/;"	m	struct:sa1100fb_info
map_dma	imxfb.h	/^	dma_addr_t		map_dma;$/;"	m	struct:imxfb_info
map_dma	pxafb.h	/^	dma_addr_t		map_dma;	\/* physical *\/$/;"	m	struct:pxafb_info
map_dma	sa1100fb.h	/^	dma_addr_t		map_dma;$/;"	m	struct:sa1100fb_info
map_override	console/fbcon.c	/^static int map_override;$/;"	v	file:
map_size	imxfb.h	/^	u_int			map_size;$/;"	m	struct:imxfb_info
map_size	pxafb.h	/^	u_int			map_size;$/;"	m	struct:pxafb_info
map_size	sa1100fb.h	/^	u_int			map_size;$/;"	m	struct:sa1100fb_info
mapped_vram	aty/radeonfb.h	/^	unsigned long		mapped_vram;$/;"	m	struct:radeonfb_info
mask	au1200fb.c	/^	unsigned int mask;$/;"	m	struct:au1200_lcd_global_regs_t	file:
mask	matrox/matroxfb_maven.h	/^				      } mask;$/;"	m	struct:i2c_bit_adapter	typeref:struct:i2c_bit_adapter::__anon27
mask	ps3fb.c	/^	u32 mask;$/;"	m	struct:gpu_irq	file:
mask	sis/sis_main.h	/^	u32 mask;$/;"	m	struct:_sisfbddcsmodes
mask_pm4_wrptr_dec	w100fb.h	/^	u32 mask_pm4_wrptr_dec            : 1;$/;"	m	struct:cif_write_dbg_t
masked_point	tridentfb.c	256;"	d	file:
match_format	svgalib.c	/^static inline int match_format(const struct svga_fb_format *frm,$/;"	f	file:
matchab	ffb.c	/^	u32	matchab;$/;"	m	struct:ffb_fbc	file:
matchc	ffb.c	/^	u32	matchc;$/;"	m	struct:ffb_fbc	file:
matrox_DAC1064_features	matrox/matroxfb_base.h	/^struct matrox_DAC1064_features {$/;"	s
matrox_G100	matrox/matroxfb_DAC1064.c	/^EXPORT_SYMBOL(matrox_G100);$/;"	v
matrox_G100	matrox/matroxfb_DAC1064.c	/^struct matrox_switch matrox_G100 = {$/;"	v	typeref:struct:matrox_switch
matrox_accel_bmove	matrox/matroxfb_accel.c	/^static void matrox_accel_bmove(WPMINFO int vxres, int sy, int sx, int dy, int dx, int height, int width) {$/;"	f	file:
matrox_accel_bmove_lin	matrox/matroxfb_accel.c	/^static void matrox_accel_bmove_lin(WPMINFO int vxres, int sy, int sx, int dy, int dx, int height, int width) {$/;"	f	file:
matrox_accel_data	matrox/matroxfb_base.h	/^struct matrox_accel_data {$/;"	s
matrox_altout	matrox/matroxfb_base.h	/^struct matrox_altout {$/;"	s
matrox_bios	matrox/matroxfb_base.h	/^struct matrox_bios {$/;"	s
matrox_cfb4_pal	matrox/matroxfb_accel.c	/^static inline void matrox_cfb4_pal(u_int32_t* pal) {$/;"	f	file:
matrox_cfb8_pal	matrox/matroxfb_accel.c	/^static inline void matrox_cfb8_pal(u_int32_t* pal) {$/;"	f	file:
matrox_cfbX_init	matrox/matroxfb_accel.c	/^EXPORT_SYMBOL(matrox_cfbX_init);$/;"	v
matrox_cfbX_init	matrox/matroxfb_accel.c	/^void matrox_cfbX_init(WPMINFO2) {$/;"	f
matrox_crtc2	matrox/matroxfb_base.h	/^struct matrox_crtc2 {$/;"	s
matrox_done	matrox/matroxfb_base.c	/^module_exit(matrox_done);$/;"	v
matrox_done	matrox/matroxfb_base.c	/^static void __exit matrox_done(void) {$/;"	f	file:
matrox_fb_info	matrox/matroxfb_base.h	/^struct matrox_fb_info {$/;"	s
matrox_hw_state	matrox/matroxfb_base.h	/^struct matrox_hw_state {$/;"	s
matrox_i2c_adapter_template	matrox/i2c-matroxfb.c	/^static struct i2c_adapter matrox_i2c_adapter_template =$/;"	v	typeref:struct:i2c_adapter	file:
matrox_i2c_algo_template	matrox/i2c-matroxfb.c	/^static struct i2c_algo_bit_data matrox_i2c_algo_template =$/;"	v	typeref:struct:i2c_algo_bit_data	file:
matrox_init	matrox/matroxfb_base.c	/^static int __init matrox_init(void) {$/;"	f	file:
matrox_irq	matrox/matroxfb_base.c	/^static irqreturn_t matrox_irq(int irq, void *dev_id)$/;"	f	file:
matrox_millennium	matrox/matroxfb_Ti3026.c	/^EXPORT_SYMBOL(matrox_millennium);$/;"	v
matrox_millennium	matrox/matroxfb_Ti3026.c	/^struct matrox_switch matrox_millennium = {$/;"	v	typeref:struct:matrox_switch
matrox_mystique	matrox/matroxfb_DAC1064.c	/^EXPORT_SYMBOL(matrox_mystique);$/;"	v
matrox_mystique	matrox/matroxfb_DAC1064.c	/^struct matrox_switch matrox_mystique = {$/;"	v	typeref:struct:matrox_switch
matrox_pan_var	matrox/matroxfb_base.c	/^static void matrox_pan_var(WPMINFO struct fb_var_screeninfo *var) {$/;"	f	file:
matrox_pll_cache	matrox/matroxfb_base.h	/^struct matrox_pll_cache {$/;"	s
matrox_pll_ctl	matrox/matroxfb_maven.c	/^struct matrox_pll_ctl {$/;"	s	file:
matrox_pll_features	matrox/matroxfb_base.h	/^struct matrox_pll_features {$/;"	s
matrox_pll_features2	matrox/matroxfb_maven.c	/^struct matrox_pll_features2 {$/;"	s	file:
matrox_pll_limits	matrox/matroxfb_base.h	/^struct matrox_pll_limits {$/;"	s
matrox_switch	matrox/matroxfb_base.h	/^struct matrox_switch {$/;"	s
matrox_vsync	matrox/matroxfb_base.h	/^struct matrox_vsync {$/;"	s
matroxfb_1bpp_imageblit	matrox/matroxfb_accel.c	/^static void matroxfb_1bpp_imageblit(WPMINFO u_int32_t fgx, u_int32_t bgx,$/;"	f	file:
matroxfb_DAC_in	matrox/matroxfb_misc.c	/^EXPORT_SYMBOL(matroxfb_DAC_in);$/;"	v
matroxfb_DAC_in	matrox/matroxfb_misc.c	/^int matroxfb_DAC_in(CPMINFO int reg) {$/;"	f
matroxfb_DAC_lock	matrox/matroxfb_base.h	753;"	d
matroxfb_DAC_lock_irqsave	matrox/matroxfb_base.h	755;"	d
matroxfb_DAC_out	matrox/matroxfb_misc.c	/^EXPORT_SYMBOL(matroxfb_DAC_out);$/;"	v
matroxfb_DAC_out	matrox/matroxfb_misc.c	/^void matroxfb_DAC_out(CPMINFO int reg, int val) {$/;"	f
matroxfb_DAC_unlock	matrox/matroxfb_base.h	754;"	d
matroxfb_DAC_unlock_irqrestore	matrox/matroxfb_base.h	756;"	d
matroxfb_PLL_calcclock	matrox/matroxfb_misc.c	/^EXPORT_SYMBOL(matroxfb_PLL_calcclock);$/;"	v
matroxfb_PLL_calcclock	matrox/matroxfb_misc.c	/^int matroxfb_PLL_calcclock(const struct matrox_pll_features* pll, unsigned int freq, unsigned int fmax,$/;"	f
matroxfb_PLL_mavenclock	matrox/matroxfb_maven.c	/^static int matroxfb_PLL_mavenclock(const struct matrox_pll_features2* pll,$/;"	f	file:
matroxfb_accel_clear	matrox/matroxfb_accel.c	/^static void matroxfb_accel_clear(WPMINFO u_int32_t color, int sy, int sx, int height,$/;"	f	file:
matroxfb_blank	matrox/matroxfb_base.c	/^static int matroxfb_blank(int blank, struct fb_info *info)$/;"	f	file:
matroxfb_cfb4_clear	matrox/matroxfb_accel.c	/^static void matroxfb_cfb4_clear(WPMINFO u_int32_t bgx, int sy, int sx, int height, int width) {$/;"	f	file:
matroxfb_cfb4_copyarea	matrox/matroxfb_accel.c	/^static void matroxfb_cfb4_copyarea(struct fb_info* info, const struct fb_copyarea* area) {$/;"	f	file:
matroxfb_cfb4_fillrect	matrox/matroxfb_accel.c	/^static void matroxfb_cfb4_fillrect(struct fb_info* info, const struct fb_fillrect* rect) {$/;"	f	file:
matroxfb_check_var	matrox/matroxfb_base.c	/^static int matroxfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
matroxfb_copyarea	matrox/matroxfb_accel.c	/^static void matroxfb_copyarea(struct fb_info* info, const struct fb_copyarea* area) {$/;"	f	file:
matroxfb_crtc1_panpos	matrox/matroxfb_base.c	/^static void matroxfb_crtc1_panpos(WPMINFO2) {$/;"	f	file:
matroxfb_crtc2_exit	matrox/matroxfb_crtc2.c	/^module_exit(matroxfb_crtc2_exit);$/;"	v
matroxfb_crtc2_exit	matrox/matroxfb_crtc2.c	/^static void matroxfb_crtc2_exit(void) {$/;"	f	file:
matroxfb_crtc2_init	matrox/matroxfb_crtc2.c	/^module_init(matroxfb_crtc2_init);$/;"	v
matroxfb_crtc2_init	matrox/matroxfb_crtc2.c	/^static int matroxfb_crtc2_init(void) {$/;"	f	file:
matroxfb_crtc2_probe	matrox/matroxfb_crtc2.c	/^static void* matroxfb_crtc2_probe(struct matrox_fb_info* minfo) {$/;"	f	file:
matroxfb_crtc2_remove	matrox/matroxfb_crtc2.c	/^static void matroxfb_crtc2_remove(struct matrox_fb_info* minfo, void* crtc2) {$/;"	f	file:
matroxfb_decode_var	matrox/matroxfb_base.c	/^static int matroxfb_decode_var(CPMINFO struct fb_var_screeninfo *var, int *visual, int *video_cmap_len, unsigned int* ydstorg) {$/;"	f	file:
matroxfb_devices	matrox/matroxfb_base.c	/^static struct pci_device_id matroxfb_devices[] = {$/;"	v	typeref:struct:pci_device_id	file:
matroxfb_dh_blank	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_blank(int blank, struct fb_info* info) {$/;"	f	file:
matroxfb_dh_check_var	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_check_var(struct fb_var_screeninfo* var, struct fb_info* info) {$/;"	f	file:
matroxfb_dh_decode_var	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_decode_var(struct matroxfb_dh_fb_info* m2info,$/;"	f	file:
matroxfb_dh_defined	matrox/matroxfb_crtc2.c	/^static struct fb_var_screeninfo matroxfb_dh_defined = {$/;"	v	typeref:struct:fb_var_screeninfo	file:
matroxfb_dh_deregisterfb	matrox/matroxfb_crtc2.c	/^static void matroxfb_dh_deregisterfb(struct matroxfb_dh_fb_info* m2info) {$/;"	f	file:
matroxfb_dh_disable	matrox/matroxfb_crtc2.c	/^static void matroxfb_dh_disable(struct matroxfb_dh_fb_info* m2info) {$/;"	f	file:
matroxfb_dh_fb_info	matrox/matroxfb_crtc2.h	/^struct matroxfb_dh_fb_info {$/;"	s
matroxfb_dh_get_vblank	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_get_vblank(const struct matroxfb_dh_fb_info* m2info, struct fb_vblank* vblank) {$/;"	f	file:
matroxfb_dh_init_fix	matrox/matroxfb_crtc2.c	/^static void matroxfb_dh_init_fix(struct matroxfb_dh_fb_info *m2info) {$/;"	f	file:
matroxfb_dh_ioctl	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_ioctl(struct fb_info *info,$/;"	f	file:
matroxfb_dh_maven_info	matrox/i2c-matroxfb.c	/^struct matroxfb_dh_maven_info {$/;"	s	file:
matroxfb_dh_open	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_open(struct fb_info* info, int user) {$/;"	f	file:
matroxfb_dh_ops	matrox/matroxfb_crtc2.c	/^static struct fb_ops matroxfb_dh_ops = {$/;"	v	typeref:struct:fb_ops	file:
matroxfb_dh_pan_display	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_pan_display(struct fb_var_screeninfo* var, struct fb_info* info) {$/;"	f	file:
matroxfb_dh_pan_var	matrox/matroxfb_crtc2.c	/^static void matroxfb_dh_pan_var(struct matroxfb_dh_fb_info* m2info,$/;"	f	file:
matroxfb_dh_registerfb	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_registerfb(struct matroxfb_dh_fb_info* m2info) {$/;"	f	file:
matroxfb_dh_regit	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_regit(CPMINFO struct matroxfb_dh_fb_info* m2info) {$/;"	f	file:
matroxfb_dh_release	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_release(struct fb_info* info, int user) {$/;"	f	file:
matroxfb_dh_restore	matrox/matroxfb_crtc2.c	/^static void matroxfb_dh_restore(struct matroxfb_dh_fb_info* m2info,$/;"	f	file:
matroxfb_dh_set_par	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_set_par(struct fb_info* info) {$/;"	f	file:
matroxfb_dh_setcolreg	matrox/matroxfb_crtc2.c	/^static int matroxfb_dh_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
matroxfb_disable_irq	matrox/matroxfb_base.c	/^static void matroxfb_disable_irq(WPMINFO2) {$/;"	f	file:
matroxfb_driver	matrox/matroxfb_base.c	/^static struct pci_driver matroxfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
matroxfb_driver	matrox/matroxfb_base.h	/^struct matroxfb_driver {$/;"	s
matroxfb_driver_l	matrox/matroxfb_base.c	1925;"	d	file:
matroxfb_enable_irq	matrox/matroxfb_base.c	/^EXPORT_SYMBOL(matroxfb_enable_irq);$/;"	v
matroxfb_enable_irq	matrox/matroxfb_base.c	/^int matroxfb_enable_irq(WPMINFO int reenable) {$/;"	f
matroxfb_fillrect	matrox/matroxfb_accel.c	/^static void matroxfb_fillrect(struct fb_info* info, const struct fb_fillrect* rect) {$/;"	f	file:
matroxfb_g450_altout	matrox/matroxfb_g450.c	/^static struct matrox_altout matroxfb_g450_altout = {$/;"	v	typeref:struct:matrox_altout	file:
matroxfb_g450_compute	matrox/matroxfb_g450.c	/^static int matroxfb_g450_compute(void* md, struct my_timming* mt) {$/;"	f	file:
matroxfb_g450_connect	matrox/matroxfb_g450.c	/^EXPORT_SYMBOL(matroxfb_g450_connect);$/;"	v
matroxfb_g450_connect	matrox/matroxfb_g450.c	/^void matroxfb_g450_connect(WPMINFO2) {$/;"	f
matroxfb_g450_connect	matrox/matroxfb_g450.h	/^static inline void matroxfb_g450_connect(WPMINFO2) { };$/;"	f
matroxfb_g450_dvi	matrox/matroxfb_g450.c	/^static struct matrox_altout matroxfb_g450_dvi = {$/;"	v	typeref:struct:matrox_altout	file:
matroxfb_g450_program	matrox/matroxfb_g450.c	/^static int matroxfb_g450_program(void* md) {$/;"	f	file:
matroxfb_g450_setclk	matrox/g450_pll.c	/^EXPORT_SYMBOL(matroxfb_g450_setclk);$/;"	v
matroxfb_g450_setclk	matrox/g450_pll.c	/^int matroxfb_g450_setclk(WPMINFO unsigned int fout, unsigned int pll) {$/;"	f
matroxfb_g450_setpll_cond	matrox/g450_pll.c	/^EXPORT_SYMBOL(matroxfb_g450_setpll_cond);$/;"	v
matroxfb_g450_setpll_cond	matrox/g450_pll.c	/^void matroxfb_g450_setpll_cond(WPMINFO unsigned int mnp, unsigned int pll) {$/;"	f
matroxfb_g450_shutdown	matrox/matroxfb_g450.c	/^EXPORT_SYMBOL(matroxfb_g450_shutdown);$/;"	v
matroxfb_g450_shutdown	matrox/matroxfb_g450.c	/^void matroxfb_g450_shutdown(WPMINFO2) {$/;"	f
matroxfb_g450_shutdown	matrox/matroxfb_g450.h	/^static inline void matroxfb_g450_shutdown(WPMINFO2) { };$/;"	f
matroxfb_g450_verify_mode	matrox/matroxfb_g450.c	/^static int matroxfb_g450_verify_mode(void* md, u_int32_t arg) {$/;"	f	file:
matroxfb_get_cmap_len	matrox/matroxfb_base.c	/^static int matroxfb_get_cmap_len(struct fb_var_screeninfo *var) {$/;"	f	file:
matroxfb_get_final_bppShift	matrox/matroxfb_base.c	/^static int matroxfb_get_final_bppShift(CPMINFO int bpp) {$/;"	f	file:
matroxfb_get_vblank	matrox/matroxfb_base.c	/^static int matroxfb_get_vblank(WPMINFO struct fb_vblank *vblank)$/;"	f	file:
matroxfb_getmemory	matrox/matroxfb_base.c	/^static int matroxfb_getmemory(WPMINFO unsigned int maxSize, unsigned int *realSize){$/;"	f	file:
matroxfb_global_mxinfo	matrox/matroxfb_misc.c	/^EXPORT_SYMBOL(matroxfb_global_mxinfo);$/;"	v
matroxfb_global_mxinfo	matrox/matroxfb_misc.c	/^struct matrox_fb_info matroxfb_global_mxinfo;$/;"	v	typeref:struct:matrox_fb_info
matroxfb_gpio_getscl	matrox/i2c-matroxfb.c	/^static int matroxfb_gpio_getscl(void* data) {$/;"	f	file:
matroxfb_gpio_getsda	matrox/i2c-matroxfb.c	/^static int matroxfb_gpio_getsda(void* data) {$/;"	f	file:
matroxfb_gpio_setscl	matrox/i2c-matroxfb.c	/^static void matroxfb_gpio_setscl(void* data, int state) {$/;"	f	file:
matroxfb_gpio_setsda	matrox/i2c-matroxfb.c	/^static void matroxfb_gpio_setsda(void* data, int state) {$/;"	f	file:
matroxfb_i2c_set	matrox/i2c-matroxfb.c	/^static inline void matroxfb_i2c_set(struct matrox_fb_info* minfo, int mask, int state) {$/;"	f	file:
matroxfb_imageblit	matrox/matroxfb_accel.c	/^static void matroxfb_imageblit(struct fb_info* info, const struct fb_image* image) {$/;"	f	file:
matroxfb_init	matrox/matroxfb_base.c	/^module_init(matroxfb_init);$/;"	v
matroxfb_init	matrox/matroxfb_base.c	/^static int __init matroxfb_init(void)$/;"	f	file:
matroxfb_init_fix	matrox/matroxfb_base.c	/^static void matroxfb_init_fix(WPMINFO2)$/;"	f	file:
matroxfb_init_params	matrox/matroxfb_base.c	/^static void __init matroxfb_init_params(void) {$/;"	f	file:
matroxfb_ioctl	matrox/matroxfb_base.c	/^static int matroxfb_ioctl(struct fb_info *info,$/;"	f	file:
matroxfb_l	matrox/matroxfb_base.c	1924;"	d	file:
matroxfb_maven_exit	matrox/matroxfb_maven.c	/^module_exit(matroxfb_maven_exit);$/;"	v
matroxfb_maven_exit	matrox/matroxfb_maven.c	/^static void __exit matroxfb_maven_exit(void)$/;"	f	file:
matroxfb_maven_init	matrox/matroxfb_maven.c	/^module_init(matroxfb_maven_init);$/;"	v
matroxfb_maven_init	matrox/matroxfb_maven.c	/^static int __init matroxfb_maven_init(void)$/;"	f	file:
matroxfb_mavenclock	matrox/matroxfb_maven.c	/^static unsigned int matroxfb_mavenclock(const struct matrox_pll_ctl* ctl,$/;"	f	file:
matroxfb_open	matrox/matroxfb_base.c	/^static int matroxfb_open(struct fb_info *info, int user)$/;"	f	file:
matroxfb_ops	matrox/matroxfb_base.c	/^static struct fb_ops matroxfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
matroxfb_pan_display	matrox/matroxfb_base.c	/^static int matroxfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
matroxfb_par	matrox/matroxfb_base.h	/^struct matroxfb_par$/;"	s
matroxfb_pitch_adjust	matrox/matroxfb_base.c	/^static int matroxfb_pitch_adjust(CPMINFO int xres, int bpp) {$/;"	f	file:
matroxfb_probe	matrox/matroxfb_base.c	/^static int matroxfb_probe(struct pci_dev* pdev, const struct pci_device_id* dummy) {$/;"	f	file:
matroxfb_read_gpio	matrox/i2c-matroxfb.c	/^static int matroxfb_read_gpio(struct matrox_fb_info* minfo) {$/;"	f	file:
matroxfb_read_pins	matrox/matroxfb_misc.c	/^EXPORT_SYMBOL(matroxfb_read_pins);$/;"	v
matroxfb_read_pins	matrox/matroxfb_misc.c	/^void matroxfb_read_pins(WPMINFO2) {$/;"	f
matroxfb_register_device	matrox/matroxfb_base.c	/^static void matroxfb_register_device(struct matrox_fb_info* minfo) {$/;"	f	file:
matroxfb_register_driver	matrox/matroxfb_base.c	/^EXPORT_SYMBOL(matroxfb_register_driver);$/;"	v
matroxfb_register_driver	matrox/matroxfb_base.c	/^int matroxfb_register_driver(struct matroxfb_driver* drv) {$/;"	f
matroxfb_release	matrox/matroxfb_base.c	/^static int matroxfb_release(struct fb_info *info, int user)$/;"	f	file:
matroxfb_remove	matrox/matroxfb_base.c	/^static void matroxfb_remove(WPMINFO int dummy) {$/;"	f	file:
matroxfb_set_gpio	matrox/i2c-matroxfb.c	/^static void matroxfb_set_gpio(struct matrox_fb_info* minfo, int mask, int val) {$/;"	f	file:
matroxfb_set_limits	matrox/matroxfb_misc.c	/^static int matroxfb_set_limits(WPMINFO const struct matrox_bios* bd) {$/;"	f	file:
matroxfb_set_par	matrox/matroxfb_base.c	/^static int matroxfb_set_par(struct fb_info *info)$/;"	f	file:
matroxfb_setcolreg	matrox/matroxfb_base.c	/^static int matroxfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
matroxfb_setup	matrox/matroxfb_base.c	/^static int __init matroxfb_setup(char *options) {$/;"	f	file:
matroxfb_test_and_set_rounding	matrox/matroxfb_base.c	/^static int matroxfb_test_and_set_rounding(CPMINFO int xres, int bpp) {$/;"	f	file:
matroxfb_unregister_device	matrox/matroxfb_base.c	/^static void matroxfb_unregister_device(struct matrox_fb_info* minfo) {$/;"	f	file:
matroxfb_unregister_driver	matrox/matroxfb_base.c	/^EXPORT_SYMBOL(matroxfb_unregister_driver);$/;"	v
matroxfb_unregister_driver	matrox/matroxfb_base.c	/^void matroxfb_unregister_driver(struct matroxfb_driver* drv) {$/;"	f
matroxfb_update_fix	matrox/matroxfb_base.c	/^static void matroxfb_update_fix(WPMINFO2)$/;"	f	file:
matroxfb_var2my	matrox/matroxfb_misc.c	/^EXPORT_SYMBOL(matroxfb_var2my);$/;"	v
matroxfb_var2my	matrox/matroxfb_misc.c	/^void matroxfb_var2my(struct fb_var_screeninfo* var, struct my_timming* mt) {$/;"	f
matroxfb_vgaHWinit	matrox/matroxfb_misc.c	/^EXPORT_SYMBOL(matroxfb_vgaHWinit);		\/* DAC1064, Ti3026 *\/$/;"	v
matroxfb_vgaHWinit	matrox/matroxfb_misc.c	/^int matroxfb_vgaHWinit(WPMINFO struct my_timming* m) {$/;"	f
matroxfb_vgaHWrestore	matrox/matroxfb_misc.c	/^EXPORT_SYMBOL(matroxfb_vgaHWrestore);		\/* DAC1064, Ti3026 *\/$/;"	v
matroxfb_vgaHWrestore	matrox/matroxfb_misc.c	/^void matroxfb_vgaHWrestore(WPMINFO2) {$/;"	f
matroxfb_wait_for_sync	matrox/matroxfb_base.c	/^EXPORT_SYMBOL(matroxfb_wait_for_sync);$/;"	v
matroxfb_wait_for_sync	matrox/matroxfb_base.c	/^int matroxfb_wait_for_sync(WPMINFO u_int32_t crtc) {$/;"	f
maven	matrox/i2c-matroxfb.c	/^	struct i2c_bit_adapter	maven;$/;"	m	struct:matroxfb_dh_maven_info	typeref:struct:matroxfb_dh_maven_info::i2c_bit_adapter	file:
maven	matrox/matroxfb_base.h	/^	struct mavenregs	maven;$/;"	m	struct:matrox_hw_state	typeref:struct:matrox_hw_state::mavenregs
maven1000_pll	matrox/matroxfb_maven.c	/^static const struct matrox_pll_features2 maven1000_pll = {$/;"	v	typeref:struct:matrox_pll_features2	file:
maven_NTSC	matrox/matroxfb_maven.c	/^static const struct matrox_pll_ctl maven_NTSC = {$/;"	v	typeref:struct:matrox_pll_ctl	file:
maven_PAL	matrox/matroxfb_maven.c	/^static const struct matrox_pll_ctl maven_PAL = {$/;"	v	typeref:struct:matrox_pll_ctl	file:
maven_altout	matrox/matroxfb_maven.c	/^static struct matrox_altout maven_altout = {$/;"	v	typeref:struct:matrox_altout	file:
maven_attach_adapter	matrox/matroxfb_maven.c	/^static int maven_attach_adapter(struct i2c_adapter* adapter) {$/;"	f	file:
maven_capable	matrox/matroxfb_base.h	/^		int		maven_capable;$/;"	m	struct:matrox_fb_info::__anon20
maven_compute_bwlevel	matrox/matroxfb_maven.c	/^static void maven_compute_bwlevel (const struct maven_data* md,$/;"	f	file:
maven_compute_deflicker	matrox/matroxfb_maven.c	/^static unsigned char maven_compute_deflicker (const struct maven_data* md) {$/;"	f	file:
maven_compute_gamma	matrox/matroxfb_maven.c	/^static const struct maven_gamma* maven_compute_gamma (const struct maven_data* md) {$/;"	f	file:
maven_compute_timming	matrox/matroxfb_maven.c	/^static inline int maven_compute_timming(struct maven_data* md,$/;"	f	file:
maven_controls	matrox/matroxfb_maven.c	/^static const struct mctl maven_controls[] =$/;"	v	typeref:struct:mctl	file:
maven_data	matrox/matroxfb_maven.c	/^struct maven_data {$/;"	s	file:
maven_detach_client	matrox/matroxfb_maven.c	/^static int maven_detach_client(struct i2c_client* client) {$/;"	f	file:
maven_detect_client	matrox/matroxfb_maven.c	/^static int maven_detect_client(struct i2c_adapter* adapter, int address, int kind) {$/;"	f	file:
maven_driver	matrox/matroxfb_maven.c	/^static struct i2c_driver maven_driver;$/;"	v	typeref:struct:i2c_driver	file:
maven_driver	matrox/matroxfb_maven.c	/^static struct i2c_driver maven_driver={$/;"	v	typeref:struct:i2c_driver	file:
maven_find_exact_clocks	matrox/matroxfb_maven.c	/^static int maven_find_exact_clocks(unsigned int ht, unsigned int vt,$/;"	f	file:
maven_gamma	matrox/matroxfb_maven.c	/^static const struct maven_gamma {$/;"	s	file:
maven_gamma	matrox/matroxfb_maven.c	/^} maven_gamma[] = {$/;"	v	typeref:struct:maven_gamma	file:
maven_get_control	matrox/matroxfb_maven.c	/^static int maven_get_control (struct maven_data* md, $/;"	f	file:
maven_get_queryctrl	matrox/matroxfb_maven.c	/^static int maven_get_queryctrl (struct maven_data* md, $/;"	f	file:
maven_get_reg	matrox/matroxfb_maven.c	/^static int maven_get_reg(struct i2c_client* c, char reg) {$/;"	f	file:
maven_init_TV	matrox/matroxfb_maven.c	/^static void maven_init_TV(struct i2c_client* c, const struct mavenregs* m) {$/;"	f	file:
maven_init_TVdata	matrox/matroxfb_maven.c	/^static void maven_init_TVdata(const struct maven_data* md, struct mavenregs* data) {$/;"	f	file:
maven_init_client	matrox/matroxfb_maven.c	/^static int maven_init_client(struct i2c_client* clnt) {$/;"	f	file:
maven_out_compute	matrox/matroxfb_maven.c	/^static int maven_out_compute(void* md, struct my_timming* mt) {$/;"	f	file:
maven_out_get_ctrl	matrox/matroxfb_maven.c	/^static int maven_out_get_ctrl(void* md, struct v4l2_control* p) {$/;"	f	file:
maven_out_get_queryctrl	matrox/matroxfb_maven.c	/^static int maven_out_get_queryctrl(void* md, struct v4l2_queryctrl* p) {$/;"	f	file:
maven_out_program	matrox/matroxfb_maven.c	/^static int maven_out_program(void* md) {$/;"	f	file:
maven_out_set_ctrl	matrox/matroxfb_maven.c	/^static int maven_out_set_ctrl(void* md, struct v4l2_control* p) {$/;"	f	file:
maven_out_start	matrox/matroxfb_maven.c	/^static int maven_out_start(void* md) {$/;"	f	file:
maven_out_verify_mode	matrox/matroxfb_maven.c	/^static int maven_out_verify_mode(void* md, u_int32_t arg) {$/;"	f	file:
maven_pll	matrox/matroxfb_maven.c	/^static const struct matrox_pll_features maven_pll = {$/;"	v	typeref:struct:matrox_pll_features	file:
maven_program_timming	matrox/matroxfb_maven.c	/^static int maven_program_timming(struct maven_data* md,$/;"	f	file:
maven_resync	matrox/matroxfb_maven.c	/^static inline int maven_resync(struct maven_data* md) {$/;"	f	file:
maven_set_control	matrox/matroxfb_maven.c	/^static int maven_set_control (struct maven_data* md, $/;"	f	file:
maven_set_reg	matrox/matroxfb_maven.c	/^static int maven_set_reg(struct i2c_client* c, int reg, int val) {$/;"	f	file:
maven_set_reg_pair	matrox/matroxfb_maven.c	/^static int maven_set_reg_pair(struct i2c_client* c, int reg, int val) {$/;"	f	file:
maven_shutdown_client	matrox/matroxfb_maven.c	/^static int maven_shutdown_client(struct i2c_client* clnt) {$/;"	f	file:
mavenregs	matrox/matroxfb_base.h	/^struct mavenregs {$/;"	s
maxClock	savage/savagefb.h	/^	int maxClock;$/;"	m	struct:savagefb_par
max_bpp	imxfb.h	/^	u_int			max_bpp;$/;"	m	struct:imxfb_info
max_bpp	sa1100fb.h	/^	u_int			max_bpp;$/;"	m	struct:sa1100fb_info
max_clock	acornfb.c	/^	u_long	max_clock;$/;"	m	struct:pixclock	file:
max_cmodes	controlfb.h	/^struct max_cmodes {$/;"	s
max_freesize	sis/sis.h	/^	u32		max_freesize;$/;"	m	struct:SIS_HEAP
max_m	intelfb/intelfbhw.c	/^	int min_m, max_m, min_m1, max_m1;$/;"	m	struct:pll_min_max	file:
max_m1	intelfb/intelfbhw.c	/^	int min_m, max_m, min_m1, max_m1;$/;"	m	struct:pll_min_max	file:
max_m2	intelfb/intelfbhw.c	/^	int min_m2, max_m2, min_n, max_n;$/;"	m	struct:pll_min_max	file:
max_n	intelfb/intelfbhw.c	/^	int min_m2, max_m2, min_n, max_n;$/;"	m	struct:pll_min_max	file:
max_p	intelfb/intelfbhw.c	/^	int min_p, max_p, min_p1, max_p1;$/;"	m	struct:pll_min_max	file:
max_p1	intelfb/intelfbhw.c	/^	int min_p, max_p, min_p1, max_p1;$/;"	m	struct:pll_min_max	file:
max_pixel_clock	matrox/matroxfb_base.h	/^	unsigned int	max_pixel_clock;$/;"	m	struct:matrox_fb_info
max_pixel_clock_panellink	matrox/matroxfb_base.h	/^	unsigned int	max_pixel_clock_panellink;$/;"	m	struct:matrox_fb_info
max_transmit_size	omap/blizzard.c	/^	u32			max_transmit_size;$/;"	m	struct:blizzard_struct	file:
max_transmit_size	omap/hwa742.c	/^	u32			max_transmit_size;$/;"	m	struct:__anon49	file:
max_vco	intelfb/intelfbhw.c	/^	int min_vco, max_vco, p_transition_clk, ref_clk;$/;"	m	struct:pll_min_max	file:
max_xres	au1200fb.c	/^	u32	max_xres;		\/* Maximum horizontal resolution *\/$/;"	m	struct:panel_settings	file:
max_xres	imxfb.h	/^	u_int			max_xres;$/;"	m	struct:imxfb_info
max_xres	sa1100fb.h	/^	u_int			max_xres;$/;"	m	struct:sa1100fb_info
max_yres	au1200fb.c	/^	u32 	max_yres;		\/* Maximum vertical resolution *\/$/;"	m	struct:panel_settings	file:
max_yres	imxfb.h	/^	u_int			max_yres;$/;"	m	struct:imxfb_info
max_yres	sa1100fb.h	/^	u_int			max_yres;$/;"	m	struct:sa1100fb_info
maxadr	pnx4008/dum.h	/^	u32 maxadr;$/;"	m	struct:dum_ch_setup
maxclk	matrox/matroxfb_base.c	/^	unsigned int maxclk;$/;"	m	struct:board	file:
maxclk	matrox/matroxfb_base.c	/^static unsigned int maxclk;		\/* "matrox:maxclk:xxxxM" *\/$/;"	v	file:
maxclock	cirrusfb.c	/^	long maxclock[5];		\/* maximum video clock *\/$/;"	m	struct:cirrusfb_board_info_rec	file:
maxdepth	amifb.c	/^static u_short maxdepth[3];	\/* SHRES\/HIRES\/LORES: index = clk_shift *\/$/;"	v	file:
maxdisplayable	matrox/matroxfb_base.c	/^	int maxdisplayable;$/;"	m	struct:video_board	file:
maxfmode	amifb.c	/^static u_short maxfmode, chipset;$/;"	v	file:
maxinefb_defined	maxinefb.c	/^static struct fb_var_screeninfo maxinefb_defined = {$/;"	v	typeref:struct:fb_var_screeninfo	file:
maxinefb_exit	maxinefb.c	/^module_exit(maxinefb_exit);$/;"	v
maxinefb_exit	maxinefb.c	/^static void __exit maxinefb_exit(void)$/;"	f	file:
maxinefb_fix	maxinefb.c	/^static struct fb_fix_screeninfo maxinefb_fix = {$/;"	v	typeref:struct:fb_fix_screeninfo	file:
maxinefb_ims332_read_register	maxinefb.c	/^unsigned int maxinefb_ims332_read_register(int regno)$/;"	f
maxinefb_ims332_write_register	maxinefb.c	/^void maxinefb_ims332_write_register(int regno, register unsigned int val)$/;"	f
maxinefb_init	maxinefb.c	/^int __init maxinefb_init(void)$/;"	f
maxinefb_init	maxinefb.c	/^module_init(maxinefb_init);$/;"	v
maxinefb_ops	maxinefb.c	/^static struct fb_ops maxinefb_ops = {$/;"	v	typeref:struct:fb_ops	file:
maxinefb_setcolreg	maxinefb.c	/^static int maxinefb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
maxtime	sticore.h	/^	u16 maxtime;$/;"	m	struct:sti_rom
maxvram	matrox/matroxfb_base.c	/^	int maxvram;$/;"	m	struct:video_board	file:
mbxfb_blank	mbx/mbxfb.c	/^static int mbxfb_blank(int blank, struct fb_info *info)$/;"	f	file:
mbxfb_check_var	mbx/mbxfb.c	/^static int mbxfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
mbxfb_debugfs_data	mbx/mbxdebugfs.c	/^struct mbxfb_debugfs_data {$/;"	s	file:
mbxfb_debugfs_init	mbx/mbxdebugfs.c	/^static void __devinit mbxfb_debugfs_init(struct fb_info *fbi)$/;"	f	file:
mbxfb_debugfs_init	mbx/mbxfb.c	879;"	d	file:
mbxfb_debugfs_remove	mbx/mbxdebugfs.c	/^static void __devexit mbxfb_debugfs_remove(struct fb_info *fbi)$/;"	f	file:
mbxfb_debugfs_remove	mbx/mbxfb.c	880;"	d	file:
mbxfb_driver	mbx/mbxfb.c	/^static struct platform_driver mbxfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
mbxfb_exit	mbx/mbxfb.c	/^module_exit(mbxfb_exit);$/;"	v
mbxfb_exit	mbx/mbxfb.c	/^static void __devexit mbxfb_exit(void)$/;"	f	file:
mbxfb_get_pixclock	mbx/mbxfb.c	/^static unsigned int mbxfb_get_pixclock(unsigned int pixclock_ps,$/;"	f	file:
mbxfb_info	mbx/mbxfb.c	/^struct mbxfb_info {$/;"	s	file:
mbxfb_init	mbx/mbxfb.c	/^int __devinit mbxfb_init(void)$/;"	f
mbxfb_init	mbx/mbxfb.c	/^module_init(mbxfb_init);$/;"	v
mbxfb_ioctl	mbx/mbxfb.c	/^static int mbxfb_ioctl(struct fb_info *info, unsigned int cmd,$/;"	f	file:
mbxfb_ioctl_alphactl	mbx/mbxfb.c	/^static int mbxfb_ioctl_alphactl(struct mbxfb_alphaCtl *alpha)$/;"	f	file:
mbxfb_ioctl_planeorder	mbx/mbxfb.c	/^static int mbxfb_ioctl_planeorder(struct mbxfb_planeorder *porder)$/;"	f	file:
mbxfb_ops	mbx/mbxfb.c	/^static struct fb_ops mbxfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
mbxfb_probe	mbx/mbxfb.c	/^static int __devinit mbxfb_probe(struct platform_device *dev)$/;"	f	file:
mbxfb_remove	mbx/mbxfb.c	/^static int __devexit mbxfb_remove(struct platform_device *dev)$/;"	f	file:
mbxfb_resume	mbx/mbxfb.c	/^static int mbxfb_resume(struct platform_device *dev)$/;"	f	file:
mbxfb_resume	mbx/mbxfb.c	874;"	d	file:
mbxfb_set_par	mbx/mbxfb.c	/^static int mbxfb_set_par(struct fb_info *info)$/;"	f	file:
mbxfb_setcolreg	mbx/mbxfb.c	/^static int mbxfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
mbxfb_setupOverlay	mbx/mbxfb.c	/^static int mbxfb_setupOverlay(struct mbxfb_overlaySetup *set)$/;"	f	file:
mbxfb_suspend	mbx/mbxfb.c	/^static int mbxfb_suspend(struct platform_device *dev, pm_message_t state)$/;"	f	file:
mbxfb_suspend	mbx/mbxfb.c	873;"	d	file:
mc68x328fb_check_var	68328fb.c	/^static int mc68x328fb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
mc68x328fb_cleanup	68328fb.c	/^module_exit(mc68x328fb_cleanup);$/;"	v
mc68x328fb_cleanup	68328fb.c	/^static void __exit mc68x328fb_cleanup(void)$/;"	f	file:
mc68x328fb_init	68328fb.c	/^int __init mc68x328fb_init(void)$/;"	f
mc68x328fb_init	68328fb.c	/^module_init(mc68x328fb_init);$/;"	v
mc68x328fb_mmap	68328fb.c	/^static int mc68x328fb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
mc68x328fb_ops	68328fb.c	/^static struct fb_ops mc68x328fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
mc68x328fb_pan_display	68328fb.c	/^static int mc68x328fb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
mc68x328fb_pseudo_palette	68328fb.c	/^static u32 mc68x328fb_pseudo_palette[16];$/;"	v	file:
mc68x328fb_set_par	68328fb.c	/^static int mc68x328fb_set_par(struct fb_info *info)$/;"	f	file:
mc68x328fb_setcolreg	68328fb.c	/^static int mc68x328fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
mc68x328fb_setup	68328fb.c	/^int __init mc68x328fb_setup(char *options)$/;"	f
mc_ext_mem_location_t	w100fb.h	/^struct mc_ext_mem_location_t {$/;"	s
mc_ext_mem_location_u	w100fb.h	/^union mc_ext_mem_location_u {$/;"	u
mc_ext_mem_start	w100fb.h	/^	u32 mc_ext_mem_start : 16;$/;"	m	struct:mc_ext_mem_location_t
mc_ext_mem_top	w100fb.h	/^	u32 mc_ext_mem_top   : 16;$/;"	m	struct:mc_ext_mem_location_t
mc_fb_location_t	w100fb.h	/^struct mc_fb_location_t {$/;"	s
mc_fb_location_u	w100fb.h	/^union mc_fb_location_u {$/;"	u
mc_fb_start	w100fb.h	/^	u32 mc_fb_start      : 16;$/;"	m	struct:mc_fb_location_t
mc_fb_top	w100fb.h	/^	u32 mc_fb_top        : 16;$/;"	m	struct:mc_fb_location_t
mch_bar	vermilion/cr_pll.c	/^static u32 mch_bar;$/;"	v	file:
mch_dev	vermilion/cr_pll.c	/^static struct pci_dev *mch_dev;$/;"	v	typeref:struct:pci_dev	file:
mch_regs_base	vermilion/cr_pll.c	/^static void __iomem *mch_regs_base;$/;"	v	file:
mclk	aty/atyfb.h	/^	int sclk, mclk, mclk_pm, xclk;$/;"	m	struct:pll_info
mclk	aty/atyfb_base.c	/^	int pll, mclk, xclk, ecp_max;$/;"	m	struct:__anon97	file:
mclk	aty/atyfb_base.c	/^static int mclk;$/;"	v	file:
mclk	aty/radeonfb.h	/^	int sclk, mclk;$/;"	m	struct:pll_info
mclk	cirrusfb.c	/^	long mclk;$/;"	m	struct:cirrusfb_regs	file:
mclk_div	cyber2000fb.c	/^	u_char			mclk_div;$/;"	m	struct:cfb_info	file:
mclk_fb_div	aty/atyfb.h	/^	u8 mclk_fb_div;$/;"	m	struct:pll_ct
mclk_fb_div	aty/atyfb_base.c	/^	u8 mclk_fb_div;$/;"	m	struct:atyclk	file:
mclk_fb_mult	aty/atyfb.h	/^	u8 mclk_fb_mult; \/* 2 ro 4 *\/$/;"	m	struct:pll_ct
mclk_fb_mult	aty/atyfb_base.c	/^	u8 mclk_fb_mult;	\/* 2 or 4 *\/$/;"	m	struct:atyclk	file:
mclk_freq	arkfb.c	/^	int mclk_freq;$/;"	m	struct:arkfb_info	file:
mclk_freq	s3fb.c	/^	int chip, rev, mclk_freq;$/;"	m	struct:s3fb_info	file:
mclk_khz	nvidia/nv_hw.c	/^	int mclk_khz;$/;"	m	struct:__anon36	file:
mclk_khz	nvidia/nv_hw.c	/^	int mclk_khz;$/;"	m	struct:__anon38	file:
mclk_khz	riva/riva_hw.c	/^  int mclk_khz;$/;"	m	struct:__anon83	file:
mclk_khz	riva/riva_hw.c	/^  int mclk_khz;$/;"	m	struct:__anon85	file:
mclk_khz	riva/riva_hw.c	/^  int mclk_khz;$/;"	m	struct:__anon87	file:
mclk_mult	cyber2000fb.c	/^	u_char			mclk_mult;$/;"	m	struct:cfb_info	file:
mclk_per	aty/atyfb.h	/^	u32 mclk_per;$/;"	m	struct:atyfb_par
mclk_pm	aty/atyfb.h	/^	int sclk, mclk, mclk_pm, xclk;$/;"	m	struct:pll_info
mclk_post_div	aty/atyfb_base.c	/^	u8 mclk_post_div;	\/* 1,2,3,4,8 *\/$/;"	m	struct:atyclk	file:
mclk_post_div_real	aty/atyfb.h	/^	u8 mclk_post_div_real;$/;"	m	struct:pll_ct
mcr	cg14.c	/^	u8 mcr;	\/* Master Control Reg *\/$/;"	m	struct:cg14_regs	file:
mctl	matrox/matroxfb_g450.c	/^struct mctl {$/;"	s	file:
mctl	matrox/matroxfb_maven.c	/^struct mctl {$/;"	s	file:
mctlwtst	matrox/matroxfb_base.h	/^			u_int32_t	mctlwtst;$/;"	m	struct:matrox_fb_info::__anon23::__anon25
mctlwtst_core	matrox/matroxfb_base.h	/^			u_int32_t	mctlwtst_core;$/;"	m	struct:matrox_fb_info::__anon23::__anon25
mda_con	console/mdacon.c	/^static const struct consw mda_con = {$/;"	v	typeref:struct:consw	file:
mda_console_exit	console/mdacon.c	/^module_exit(mda_console_exit);$/;"	v
mda_console_exit	console/mdacon.c	/^static void __exit mda_console_exit(void)$/;"	f	file:
mda_console_init	console/mdacon.c	/^int __init mda_console_init(void)$/;"	f
mda_console_init	console/mdacon.c	/^module_init(mda_console_init);$/;"	v
mda_convert_attr	console/mdacon.c	/^static inline u16 mda_convert_attr(u16 ch)$/;"	f	file:
mda_cursor_loc	console/mdacon.c	/^static int	mda_cursor_loc=-1;$/;"	v	file:
mda_cursor_size_from	console/mdacon.c	/^static int	mda_cursor_size_from=-1;$/;"	v	file:
mda_cursor_size_to	console/mdacon.c	/^static int	mda_cursor_size_to=-1;$/;"	v	file:
mda_detect	console/mdacon.c	/^static int mda_detect(void)$/;"	f	file:
mda_display_fg	console/mdacon.c	/^static struct vc_data	*mda_display_fg = NULL;$/;"	v	typeref:struct:vc_data	file:
mda_first_vc	console/mdacon.c	/^static int	mda_first_vc = 1;$/;"	v	file:
mda_gfx_port	console/mdacon.c	/^static unsigned int	mda_gfx_port;		\/* Graphics control port *\/$/;"	v	file:
mda_index_port	console/mdacon.c	/^static unsigned int	mda_index_port;		\/* Register select port *\/$/;"	v	file:
mda_initialize	console/mdacon.c	/^static void mda_initialize(void)$/;"	f	file:
mda_last_vc	console/mdacon.c	/^static int	mda_last_vc  = 16;$/;"	v	file:
mda_mode_port	console/mdacon.c	/^static unsigned int	mda_mode_port;		\/* Mode control port *\/$/;"	v	file:
mda_num_columns	console/mdacon.c	/^static unsigned int	mda_num_columns;	\/* Number of text columns *\/$/;"	v	file:
mda_num_lines	console/mdacon.c	/^static unsigned int	mda_num_lines;		\/* Number of text lines *\/$/;"	v	file:
mda_set_cursor	console/mdacon.c	/^static inline void mda_set_cursor(unsigned int location) $/;"	f	file:
mda_set_cursor_size	console/mdacon.c	/^static inline void mda_set_cursor_size(int from, int to)$/;"	f	file:
mda_status_port	console/mdacon.c	/^static unsigned int	mda_status_port;	\/* Status and Config port *\/$/;"	v	file:
mda_type	console/mdacon.c	/^static enum { TYPE_MDA, TYPE_HERC, TYPE_HERCPLUS, TYPE_HERCCOLOR } mda_type;$/;"	v	typeref:enum:__anon45	file:
mda_type_name	console/mdacon.c	/^static char *mda_type_name;$/;"	v	file:
mda_value_port	console/mdacon.c	/^static unsigned int	mda_value_port;		\/* Register value port *\/$/;"	v	file:
mda_vram_base	console/mdacon.c	/^static unsigned long	mda_vram_base;		\/* Base of video memory *\/$/;"	v	file:
mda_vram_len	console/mdacon.c	/^static unsigned long	mda_vram_len;		\/* Size of video memory *\/$/;"	v	file:
mdacon_blank	console/mdacon.c	/^static int mdacon_blank(struct vc_data *c, int blank, int mode_switch)$/;"	f	file:
mdacon_bmove	console/mdacon.c	/^static void mdacon_bmove(struct vc_data *c, int sy, int sx, $/;"	f	file:
mdacon_build_attr	console/mdacon.c	/^static u8 mdacon_build_attr(struct vc_data *c, u8 color, u8 intensity, $/;"	f	file:
mdacon_clear	console/mdacon.c	/^static void mdacon_clear(struct vc_data *c, int y, int x, $/;"	f	file:
mdacon_cursor	console/mdacon.c	/^static void mdacon_cursor(struct vc_data *c, int mode)$/;"	f	file:
mdacon_deinit	console/mdacon.c	/^static void mdacon_deinit(struct vc_data *c)$/;"	f	file:
mdacon_init	console/mdacon.c	/^static void mdacon_init(struct vc_data *c, int init)$/;"	f	file:
mdacon_invert_region	console/mdacon.c	/^static void mdacon_invert_region(struct vc_data *c, u16 *p, int count)$/;"	f	file:
mdacon_putc	console/mdacon.c	/^static void mdacon_putc(struct vc_data *c, int ch, int y, int x)$/;"	f	file:
mdacon_putcs	console/mdacon.c	/^static void mdacon_putcs(struct vc_data *c, const unsigned short *s,$/;"	f	file:
mdacon_scroll	console/mdacon.c	/^static int mdacon_scroll(struct vc_data *c, int t, int b, int dir, int lines)$/;"	f	file:
mdacon_scrolldelta	console/mdacon.c	/^static int mdacon_scrolldelta(struct vc_data *c, int lines)$/;"	f	file:
mdacon_set_palette	console/mdacon.c	/^static int mdacon_set_palette(struct vc_data *c, unsigned char *table)$/;"	f	file:
mdacon_setup	console/mdacon.c	/^static int __init mdacon_setup(char *str)$/;"	f	file:
mdacon_startup	console/mdacon.c	/^static const char *mdacon_startup(void)$/;"	f	file:
mdacon_switch	console/mdacon.c	/^static int mdacon_switch(struct vc_data *c)$/;"	f	file:
mdc_cmap_regs	macfb.c	/^struct mdc_cmap_regs {$/;"	s	file:
mdc_setpalette	macfb.c	/^static int mdc_setpalette(unsigned int regno, unsigned int red,$/;"	f	file:
mdinfo	matrox/matroxfb_maven.c	1135;"	d	file:
mdinfo	matrox/matroxfb_maven.c	1139;"	d	file:
mdinfo	matrox/matroxfb_maven.c	1143;"	d	file:
mdinfo	matrox/matroxfb_maven.c	1147;"	d	file:
mdivtab	gxt4500.c	/^static const unsigned char mdivtab[] = {$/;"	v	file:
mdrain_rate	riva/riva_hw.c	/^  int mdrain_rate;$/;"	m	struct:__anon81	file:
media_hi_priority	riva/riva_hw.c	/^  int media_hi_priority;$/;"	m	struct:__anon82	file:
mem	aty/aty128fb.c	/^	const struct aty128_meminfo *mem;   \/* onboard mem info    *\/$/;"	m	struct:aty128fb_par	typeref:struct:aty128fb_par::aty128_meminfo	file:
mem	matrox/matroxfb_base.c	/^static unsigned int mem;		\/* "matrox:mem:xxxxxM" *\/$/;"	v	file:
mem	matrox/matroxfb_crtc2.c	/^static int mem = 8192;$/;"	v	file:
mem	s3c2410fb.h	/^	struct resource		*mem;$/;"	m	struct:s3c2410fb_info	typeref:struct:s3c2410fb_info::resource
mem	sis/sis_main.c	/^static unsigned int	mem = 0;$/;"	v	file:
mem	sstfb.c	/^static int mem;			\/* mem size in MB, 0 = autodetect *\/$/;"	v	file:
mem_aligned	nvidia/nv_hw.c	/^	char mem_aligned;$/;"	m	struct:__anon36	file:
mem_aligned	nvidia/nv_hw.c	/^	char mem_aligned;$/;"	m	struct:__anon38	file:
mem_aligned	riva/riva_hw.c	/^  char mem_aligned;$/;"	m	struct:__anon83	file:
mem_aligned	riva/riva_hw.c	/^  char mem_aligned;$/;"	m	struct:__anon85	file:
mem_aligned	riva/riva_hw.c	/^  char mem_aligned;$/;"	m	struct:__anon87	file:
mem_cntl	aty/atyfb.h	/^	u32 mem_cntl;$/;"	m	struct:atyfb_par
mem_config	pm2fb.c	/^	u32		mem_config;	\/* MemConfig reg at probe *\/$/;"	m	struct:pm2fb_par	file:
mem_control	pm2fb.c	/^	u32		mem_control;	\/* MemControl reg at probe *\/$/;"	m	struct:pm2fb_par	file:
mem_ctl1	cyber2000fb.c	/^	u_char			mem_ctl1;$/;"	m	struct:cfb_info	file:
mem_ctl2	cyber2000fb.c	/^	u_char			mem_ctl2;$/;"	m	struct:cfb_info	file:
mem_desc	omap/dispc.c	/^	struct omapfb_mem_desc	mem_desc;$/;"	m	struct:__anon50	typeref:struct:__anon50::omapfb_mem_desc	file:
mem_freq	i810/i810.h	/^	u32 mem_freq;$/;"	m	struct:i810fb_par
mem_latency	nvidia/nv_hw.c	/^	char mem_latency;$/;"	m	struct:__anon36	file:
mem_latency	nvidia/nv_hw.c	/^	char mem_latency;$/;"	m	struct:__anon38	file:
mem_latency	riva/riva_hw.c	/^  char mem_latency;$/;"	m	struct:__anon85	file:
mem_latency	riva/riva_hw.c	/^  char mem_latency;$/;"	m	struct:__anon87	file:
mem_latency	riva/riva_hw.c	/^  int mem_latency;$/;"	m	struct:__anon83	file:
mem_mode	intelfb/intelfb.h	/^	u32 mem_mode;$/;"	m	struct:intelfb_hwstate
mem_page_miss	nvidia/nv_hw.c	/^	char mem_page_miss;$/;"	m	struct:__anon36	file:
mem_page_miss	nvidia/nv_hw.c	/^	char mem_page_miss;$/;"	m	struct:__anon38	file:
mem_page_miss	riva/riva_hw.c	/^  char mem_page_miss;$/;"	m	struct:__anon85	file:
mem_page_miss	riva/riva_hw.c	/^  char mem_page_miss;$/;"	m	struct:__anon87	file:
mem_page_miss	riva/riva_hw.c	/^  int mem_page_miss;$/;"	m	struct:__anon83	file:
mem_refresh_rate	aty/atyfb.h	/^	u8 mem_refresh_rate;$/;"	m	struct:atyfb_par
memclock	pm2fb.c	/^	u32		memclock;	\/* memclock *\/$/;"	m	struct:pm2fb_par	file:
memdiff	tridentfb.c	/^static int memdiff;$/;"	v	file:
memmisc	matrox/matroxfb_base.h	/^			u_int32_t	memmisc;$/;"	m	struct:matrox_fb_info::__anon23::__anon25
memmove32_col	atafb_utils.h	/^static inline void memmove32_col(void *dst, void *src, u32 mask, u32 h, u32 bytes)$/;"	f
memory	matrox/matroxfb_base.h	/^				      } memory;$/;"	m	struct:matrox_fb_info::__anon23	typeref:struct:matrox_fb_info::__anon23::__anon26
memory_frequency	ps3fb.c	/^	u32 memory_frequency;$/;"	m	struct:gpu_driver_info	file:
memory_handle	ps3fb.c	/^	u64 context_handle, memory_handle;$/;"	m	struct:ps3fb_priv	file:
memory_size	ps3fb.c	/^	u32 memory_size;$/;"	m	struct:gpu_driver_info	file:
memory_type	nvidia/nv_hw.c	/^	int memory_type;$/;"	m	struct:__anon38	file:
memory_type	riva/riva_hw.c	/^  int memory_type;$/;"	m	struct:__anon87	file:
memory_width	nvidia/nv_hw.c	/^	int memory_width;$/;"	m	struct:__anon36	file:
memory_width	nvidia/nv_hw.c	/^	int memory_width;$/;"	m	struct:__anon38	file:
memory_width	riva/riva_hw.c	/^  int memory_width;$/;"	m	struct:__anon83	file:
memory_width	riva/riva_hw.c	/^  int memory_width;$/;"	m	struct:__anon85	file:
memory_width	riva/riva_hw.c	/^  int memory_width;$/;"	m	struct:__anon87	file:
memrdbk	matrox/matroxfb_base.h	/^			u_int32_t	memrdbk;$/;"	m	struct:matrox_fb_info::__anon23::__anon25
memsize	tridentfb.c	/^static int memsize;$/;"	v	file:
memtype	matrox/matroxfb_base.c	/^static int memtype = -1;		\/* "matrox:memtype:xxx" *\/$/;"	v	file:
memtype	matrox/matroxfb_base.h	/^		int		memtype;$/;"	m	struct:matrox_fb_info::__anon20
memyselfandi	sis/sis.h	/^	struct fb_info  *memyselfandi;$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::fb_info
mer	ffb.c	/^	u32	mer;$/;"	m	struct:ffb_fbc	file:
mga_24bpp_fix	matrox/matroxfb_base.h	/^		int		mga_24bpp_fix;$/;"	m	struct:matrox_fb_info::__anon20
mga_chip	matrox/matroxfb_base.h	/^enum mga_chip { MGA_2064, MGA_2164, MGA_1064, MGA_1164, MGA_G100, MGA_G200, MGA_G400, MGA_G450, MGA_G550 };$/;"	g
mga_fifo	matrox/matroxfb_base.h	738;"	d
mga_inb	matrox/matroxfb_base.h	730;"	d
mga_inl	matrox/matroxfb_base.h	731;"	d
mga_ioremap	matrox/matroxfb_base.h	/^static inline int mga_ioremap(unsigned long phys, unsigned long size, int flags, vaddr_t* virt) {$/;"	f
mga_iounmap	matrox/matroxfb_base.h	/^static inline void mga_iounmap(vaddr_t va) {$/;"	f
mga_memcpy_toio	matrox/matroxfb_base.h	/^static inline void mga_memcpy_toio(vaddr_t va, const void* src, int len) {$/;"	f
mga_outb	matrox/matroxfb_base.h	732;"	d
mga_outl	matrox/matroxfb_base.h	734;"	d
mga_outw	matrox/matroxfb_base.h	733;"	d
mga_readb	matrox/matroxfb_base.h	/^static inline unsigned int mga_readb(vaddr_t va, unsigned int offs) {$/;"	f
mga_readl	matrox/matroxfb_base.h	/^static inline u_int32_t mga_readl(vaddr_t va, unsigned int offs) {$/;"	f
mga_readr	matrox/matroxfb_base.h	735;"	d
mga_setr	matrox/matroxfb_base.h	736;"	d
mga_writeb	matrox/matroxfb_base.h	/^static inline void mga_writeb(vaddr_t va, unsigned int offs, u_int8_t value) {$/;"	f
mga_writel	matrox/matroxfb_base.h	/^static inline void mga_writel(vaddr_t va, unsigned int offs, u_int32_t value) {$/;"	f
mga_writew	matrox/matroxfb_base.h	/^static inline void mga_writew(vaddr_t va, unsigned int offs, u_int16_t value) {$/;"	f
mga_ydstlen	matrox/matroxfb_accel.c	86;"	d	file:
millenium	matrox/matroxfb_base.h	/^	int			millenium;$/;"	m	struct:matrox_fb_info
milleniumII	matrox/matroxfb_base.h	/^	int			milleniumII;$/;"	m	struct:matrox_fb_info
minClock	savage/savagefb.h	/^	int minClock;$/;"	m	struct:savagefb_par
min_clock	acornfb.c	/^	u_long	min_clock;$/;"	m	struct:pixclock	file:
min_fstrt	amifb.c	/^static u_long min_fstrt = 192;$/;"	v	file:
min_m	intelfb/intelfbhw.c	/^	int min_m, max_m, min_m1, max_m1;$/;"	m	struct:pll_min_max	file:
min_m1	intelfb/intelfbhw.c	/^	int min_m, max_m, min_m1, max_m1;$/;"	m	struct:pll_min_max	file:
min_m2	intelfb/intelfbhw.c	/^	int min_m2, max_m2, min_n, max_n;$/;"	m	struct:pll_min_max	file:
min_n	intelfb/intelfbhw.c	/^	int min_m2, max_m2, min_n, max_n;$/;"	m	struct:pll_min_max	file:
min_p	intelfb/intelfbhw.c	/^	int min_p, max_p, min_p1, max_p1;$/;"	m	struct:pll_min_max	file:
min_p1	intelfb/intelfbhw.c	/^	int min_p, max_p, min_p1, max_p1;$/;"	m	struct:pll_min_max	file:
min_vco	intelfb/intelfbhw.c	/^	int min_vco, max_vco, p_transition_clk, ref_clk;$/;"	m	struct:pll_min_max	file:
min_xres	au1200fb.c	/^	u32	min_xres;		\/* Minimum horizontal resolution *\/$/;"	m	struct:panel_settings	file:
min_yres	au1200fb.c	/^	u32 	min_yres;		\/* Minimum vertical resolution *\/$/;"	m	struct:panel_settings	file:
minadr	pnx4008/dum.h	/^	u32 minadr;$/;"	m	struct:dum_ch_setup
minfo	matrox/matroxfb_DAC1064.c	467;"	d	file:
minfo	matrox/matroxfb_DAC1064.c	490;"	d	file:
minfo	matrox/matroxfb_DAC1064.c	501;"	d	file:
minfo	matrox/matroxfb_DAC1064.c	508;"	d	file:
minfo	matrox/matroxfb_crtc2.c	594;"	d	file:
minfo	matrox/matroxfb_crtc2.c	640;"	d	file:
minfo	matrox/matroxfb_crtc2.c	646;"	d	file:
minfo	matrox/matroxfb_crtc2.c	655;"	d	file:
minfo	matrox/matroxfb_crtc2.c	659;"	d	file:
minfo	matrox/matroxfb_crtc2.c	682;"	d	file:
minfo	matrox/matroxfb_maven.c	1136;"	d	file:
minfo	matrox/matroxfb_maven.c	1138;"	d	file:
minfo	matrox/matroxfb_maven.c	1144;"	d	file:
minfo	matrox/matroxfb_maven.c	1146;"	d	file:
minfo	matrox/matroxfb_maven.h	/^	struct matrox_fb_info*		minfo;$/;"	m	struct:i2c_bit_adapter	typeref:struct:i2c_bit_adapter::matrox_fb_info
mirror	aty/radeon_base.c	/^static int mirror = 0;$/;"	v	file:
misc	leo.c	/^	u32 	misc;$/;"	m	struct:leo_lc_ss0_krn	file:
misc	mbx/mbxdebugfs.c	/^	struct dentry *misc;$/;"	m	struct:mbxfb_debugfs_data	typeref:struct:mbxfb_debugfs_data::dentry	file:
misc	vga16fb.c	/^	u8 misc, pel_msk, vss, clkdiv;$/;"	m	struct:vga16fb_par	file:
misc	vgastate.c	/^	__u8 misc;$/;"	m	struct:regstate	file:
misc_fops	mbx/mbxdebugfs.c	/^static const struct file_operations misc_fops = {$/;"	v	typeref:struct:file_operations	file:
misc_output	nvidia/nv_type.h	/^	u8 misc_output;$/;"	m	struct:_riva_hw_state
misc_output	riva/rivafb.h	/^	u8 misc_output;$/;"	m	struct:riva_regs
misc_read_file	mbx/mbxdebugfs.c	/^static ssize_t misc_read_file(struct file *file, char __user *userbuf,$/;"	f	file:
misc_video_end	stifb.c	/^	__s32	misc_video_end;$/;"	m	struct:__anon111	file:
misc_video_start	stifb.c	/^	__s32	misc_video_start;$/;"	m	struct:__anon111	file:
mlc	imsttfb.c	/^	__u8 mlc[3];	\/* Memory Loop Config 0x39 *\/$/;"	m	struct:imstt_regvals	file:
mmACTIVE_H_DISP	w100fb.h	66;"	d
mmACTIVE_V_DISP	w100fb.h	67;"	d
mmBM_CONFIG	w100fb.h	187;"	d
mmBM_DEBUG	w100fb.h	189;"	d
mmBM_EXT_MEM_BANDWIDTH	w100fb.h	181;"	d
mmBM_MEM_EXT_CNTL	w100fb.h	184;"	d
mmBM_MEM_EXT_TIMING_CNTL	w100fb.h	183;"	d
mmBM_MEM_IO_CNTL	w100fb.h	186;"	d
mmBM_MEM_MODE_REG	w100fb.h	185;"	d
mmBM_OFFSET	w100fb.h	182;"	d
mmBM_PERF2_COUNTERS	w100fb.h	193;"	d
mmBM_PERF2_MON_CNTL	w100fb.h	192;"	d
mmBM_PERF_COUNTERS	w100fb.h	191;"	d
mmBM_PERF_MON_CNTL	w100fb.h	190;"	d
mmBM_STATUS	w100fb.h	188;"	d
mmBRIGHTNESS_CNTL	w100fb.h	72;"	d
mmBRUSH_OFFSET	w100fb.h	130;"	d
mmBRUSH_Y_X	w100fb.h	131;"	d
mmCFGREG_BASE	w100fb.h	31;"	d
mmCHIP_ID	w100fb.h	24;"	d
mmCHIP_STRAP	w100fb.h	114;"	d
mmCIF_CNTL	w100fb.h	30;"	d
mmCIF_IO	w100fb.h	32;"	d
mmCIF_READ_DBG	w100fb.h	33;"	d
mmCIF_WRITE_DBG	w100fb.h	34;"	d
mmCLK_PIN_CNTL	w100fb.h	205;"	d
mmCLK_TEST_CNTL	w100fb.h	210;"	d
mmCRTC_ALW	w100fb.h	101;"	d
mmCRTC_ALW_VPOS	w100fb.h	102;"	d
mmCRTC_CV4_END	w100fb.h	106;"	d
mmCRTC_CV4_HPOS	w100fb.h	107;"	d
mmCRTC_CV4_START	w100fb.h	105;"	d
mmCRTC_DCLK	w100fb.h	77;"	d
mmCRTC_DEFAULT_COUNT	w100fb.h	94;"	d
mmCRTC_ECK	w100fb.h	108;"	d
mmCRTC_FRAME	w100fb.h	82;"	d
mmCRTC_FRAME_VPOS	w100fb.h	83;"	d
mmCRTC_GCLK	w100fb.h	80;"	d
mmCRTC_GCLK_EXT	w100fb.h	100;"	d
mmCRTC_GOE	w100fb.h	81;"	d
mmCRTC_GS	w100fb.h	78;"	d
mmCRTC_LS	w100fb.h	75;"	d
mmCRTC_PS1_ACTIVE	w100fb.h	98;"	d
mmCRTC_PS1_NACTIVE	w100fb.h	99;"	d
mmCRTC_PS2	w100fb.h	96;"	d
mmCRTC_PS2_VPOS	w100fb.h	97;"	d
mmCRTC_PSK	w100fb.h	103;"	d
mmCRTC_PSK_HPOS	w100fb.h	104;"	d
mmCRTC_REV	w100fb.h	76;"	d
mmCRTC_SS	w100fb.h	74;"	d
mmCRTC_TOTAL	w100fb.h	65;"	d
mmCRTC_VPOS_GS	w100fb.h	79;"	d
mmDEBUG_BUS_CNTL	w100fb.h	116;"	d
mmDEFAULT2_SC_BOTTOM_RIGHT	w100fb.h	138;"	d
mmDEFAULT_PITCH_OFFSET	w100fb.h	136;"	d
mmDEFAULT_SC_BOTTOM_RIGHT	w100fb.h	137;"	d
mmDISP_CRC_SIG	w100fb.h	93;"	d
mmDISP_DB_BUF_CNTL	w100fb.h	92;"	d
mmDISP_DEBUG	w100fb.h	91;"	d
mmDISP_DEBUG2	w100fb.h	115;"	d
mmDISP_INT_CNTL	w100fb.h	73;"	d
mmDP_BRUSH_FRGD_CLR	w100fb.h	132;"	d
mmDP_CNTL	w100fb.h	146;"	d
mmDP_CNTL_DST_DIR	w100fb.h	147;"	d
mmDP_DATATYPE	w100fb.h	148;"	d
mmDP_GUI_MASTER_CNTL	w100fb.h	129;"	d
mmDP_MIX	w100fb.h	149;"	d
mmDP_WRITE_MSK	w100fb.h	150;"	d
mmDST_OFFSET	w100fb.h	125;"	d
mmDST_PITCH	w100fb.h	126;"	d
mmDST_WIDTH_HEIGHT	w100fb.h	128;"	d
mmDST_Y_X	w100fb.h	127;"	d
mmE2_ARITHMETIC_CNTL	w100fb.h	145;"	d
mmENG_CNTL	w100fb.h	151;"	d
mmENG_PERF_CNT	w100fb.h	152;"	d
mmFILTER_COEF	w100fb.h	143;"	d
mmGAMMA_SLOPE	w100fb.h	119;"	d
mmGAMMA_VALUE1	w100fb.h	117;"	d
mmGAMMA_VALUE2	w100fb.h	118;"	d
mmGENLCD_CNTL1	w100fb.h	89;"	d
mmGENLCD_CNTL2	w100fb.h	90;"	d
mmGENLCD_CNTL3	w100fb.h	110;"	d
mmGEN_INT_CNTL	w100fb.h	56;"	d
mmGEN_INT_STATUS	w100fb.h	57;"	d
mmGEN_STATUS	w100fb.h	120;"	d
mmGLOBAL_ALPHA	w100fb.h	142;"	d
mmGPIO_CNTL1	w100fb.h	85;"	d
mmGPIO_CNTL2	w100fb.h	86;"	d
mmGPIO_CNTL3	w100fb.h	112;"	d
mmGPIO_CNTL4	w100fb.h	113;"	d
mmGPIO_DATA	w100fb.h	84;"	d
mmGPIO_DATA2	w100fb.h	111;"	d
mmGRAPHIC_CTRL	w100fb.h	62;"	d
mmGRAPHIC_H_DISP	w100fb.h	68;"	d
mmGRAPHIC_KEY	w100fb.h	71;"	d
mmGRAPHIC_OFFSET	w100fb.h	63;"	d
mmGRAPHIC_PITCH	w100fb.h	64;"	d
mmGRAPHIC_V_DISP	w100fb.h	69;"	d
mmHW_INT	w100fb.h	121;"	d
mmIDCT_AUTH	w100fb.h	160;"	d
mmIDCT_AUTH_CONTROL	w100fb.h	159;"	d
mmIDCT_CONTROL	w100fb.h	158;"	d
mmIDCT_LEVELS	w100fb.h	157;"	d
mmIDCT_RUNS	w100fb.h	156;"	d
mmISYNC_CNTL	w100fb.h	198;"	d
mmLCDD_CNTL1	w100fb.h	87;"	d
mmLCDD_CNTL2	w100fb.h	88;"	d
mmLCD_BACKGROUND_COLOR	w100fb.h	95;"	d
mmLCD_FORMAT	w100fb.h	61;"	d
mmMC_BIST_COLLAR_READ	w100fb.h	174;"	d
mmMC_BIST_CTRL	w100fb.h	173;"	d
mmMC_DEBUG	w100fb.h	172;"	d
mmMC_EXT_MEM_LOCATION	w100fb.h	168;"	d
mmMC_FB_LOCATION	w100fb.h	166;"	d
mmMC_PERF_COUNTERS	w100fb.h	177;"	d
mmMC_PERF_MON_CNTL	w100fb.h	176;"	d
mmMEM_ARB	w100fb.h	165;"	d
mmMEM_CNTL	w100fb.h	164;"	d
mmMEM_EXT_CNTL	w100fb.h	167;"	d
mmMEM_EXT_TIMING_CNTL	w100fb.h	169;"	d
mmMEM_IO_CNTL	w100fb.h	171;"	d
mmMEM_SDRAM_MODE_REG	w100fb.h	170;"	d
mmMVC_CNTL_START	w100fb.h	144;"	d
mmNQWAIT_UNTIL	w100fb.h	201;"	d
mmPCLK_CNTL	w100fb.h	209;"	d
mmPLL_CNTL	w100fb.h	207;"	d
mmPLL_REF_FB_DIV	w100fb.h	206;"	d
mmPWRMGT_CNTL	w100fb.h	211;"	d
mmPWRMGT_STATUS	w100fb.h	212;"	d
mmRBBM_CNTL	w100fb.h	200;"	d
mmRBBM_STATUS	w100fb.h	199;"	d
mmREFRESH_CNTL	w100fb.h	109;"	d
mmREVISION_ID	w100fb.h	25;"	d
mmSCLK_CNTL	w100fb.h	208;"	d
mmSCRATCH_ADDR	w100fb.h	55;"	d
mmSCRATCH_UMSK	w100fb.h	54;"	d
mmSC_BOTTOM_RIGHT	w100fb.h	140;"	d
mmSC_TOP_LEFT	w100fb.h	139;"	d
mmSRC_OFFSET	w100fb.h	133;"	d
mmSRC_PITCH	w100fb.h	134;"	d
mmSRC_SC_BOTTOM_RIGHT	w100fb.h	141;"	d
mmSRC_Y_X	w100fb.h	135;"	d
mmTC_MISMATCH	w100fb.h	175;"	d
mmVIDEO_CTRL	w100fb.h	70;"	d
mmWAIT_UNTIL	w100fb.h	197;"	d
mmWRAP_BUF_A	w100fb.h	26;"	d
mmWRAP_BUF_B	w100fb.h	27;"	d
mmWRAP_START_DIR	w100fb.h	29;"	d
mmWRAP_TOP_DIR	w100fb.h	28;"	d
mm_write_ar	asiliantfb.c	/^static void mm_write_ar(struct fb_info *p, u8 reg, u8 data)$/;"	f	file:
mm_write_cr	asiliantfb.c	/^static void mm_write_cr(struct fb_info *p, u8 reg, u8 data)$/;"	f	file:
mm_write_fr	asiliantfb.c	/^static void mm_write_fr(struct fb_info *p, u8 reg, u8 data)$/;"	f	file:
mm_write_gr	asiliantfb.c	/^static void mm_write_gr(struct fb_info *p, u8 reg, u8 data)$/;"	f	file:
mm_write_ind	asiliantfb.c	51;"	d	file:
mm_write_sr	asiliantfb.c	/^static void mm_write_sr(struct fb_info *p, u8 reg, u8 data)$/;"	f	file:
mm_write_xr	asiliantfb.c	/^static void mm_write_xr(struct fb_info *p, u8 reg, u8 data)$/;"	f	file:
mmap_kern	omap/dispc.c	/^static int mmap_kern(struct omapfb_mem_region *region)$/;"	f	file:
mmap_kern	omap/lcdc.c	/^static int mmap_kern(void)$/;"	f	file:
mmap_map	aty/atyfb.h	/^	struct pci_mmap_map *mmap_map;$/;"	m	struct:atyfb_par	typeref:struct:atyfb_par::pci_mmap_map
mmap_map	cg14.c	/^	struct sbus_mmap_map	mmap_map[CG14_MMAP_ENTRIES];$/;"	m	struct:cg14_par	typeref:struct:cg14_par::sbus_mmap_map	file:
mmap_map	igafb.c	/^	struct pci_mmap_map *mmap_map;$/;"	m	struct:iga_par	typeref:struct:iga_par::pci_mmap_map	file:
mmap_map	tcx.c	/^	struct sbus_mmap_map	mmap_map[TCX_MMAP_ENTRIES];$/;"	m	struct:tcx_par	typeref:struct:tcx_par::sbus_mmap_map	file:
mmap_user_close	omap/dispc.c	/^static void mmap_user_close(struct vm_area_struct *vma)$/;"	f	file:
mmap_user_open	omap/dispc.c	/^static void mmap_user_open(struct vm_area_struct *vma)$/;"	f	file:
mmap_user_ops	omap/dispc.c	/^static struct vm_operations_struct mmap_user_ops = {$/;"	v	typeref:struct:vm_operations_struct	file:
mmaped	aty/atyfb.h	/^	u8 mmaped;$/;"	m	struct:atyfb_par
mmio	matrox/matroxfb_base.h	/^		      } mmio;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon15
mmio	matrox/matroxfb_crtc2.h	/^			      } mmio;$/;"	m	struct:matroxfb_dh_fb_info	typeref:struct:matroxfb_dh_fb_info::__anon32
mmio	pmag-ba-fb.c	/^	volatile void __iomem *mmio;$/;"	m	struct:pmagbafb_par	file:
mmio	pmagb-b-fb.c	/^	volatile void __iomem *mmio;$/;"	m	struct:pmagbbfb_par	file:
mmio	savage/savagefb.h	/^	} mmio;$/;"	m	struct:savagefb_par	typeref:struct:savagefb_par::__anon122
mmio_base	asiliantfb.c	49;"	d	file:
mmio_base	aty/radeonfb.h	/^	void __iomem		*mmio_base;$/;"	m	struct:radeonfb_info
mmio_base	intelfb/intelfb.h	/^	u8 __iomem *mmio_base;$/;"	m	struct:intelfb_info
mmio_base	pvr2fb.c	/^	unsigned long mmio_base;	\/* MMIO base *\/$/;"	m	struct:pvr2fb_par	file:
mmio_base	sis/sis.h	/^	unsigned long	mmio_base;$/;"	m	struct:sis_video_info
mmio_base	vt8623fb.c	/^	char __iomem *mmio_base;$/;"	m	struct:vt8623fb_info	file:
mmio_base_phys	aty/radeonfb.h	/^	unsigned long		mmio_base_phys;$/;"	m	struct:radeonfb_info
mmio_base_phys	intelfb/intelfb.h	/^	u32 mmio_base_phys;$/;"	m	struct:intelfb_info
mmio_len	fbmem.c	/^	u32			mmio_len;$/;"	m	struct:fb_fix_screeninfo32	file:
mmio_size	sis/sis.h	/^	unsigned long	mmio_size;$/;"	m	struct:sis_video_info
mmio_start	fbmem.c	/^	compat_caddr_t		mmio_start;$/;"	m	struct:fb_fix_screeninfo32	file:
mmio_start_phys	i810/i810.h	/^	unsigned long mmio_start_phys;$/;"	m	struct:i810fb_par
mmio_start_virtual	i810/i810.h	/^	u8 __iomem *mmio_start_virtual;$/;"	m	struct:i810fb_par
mmio_vbase	sis/sis.h	/^	SIS_IOTYPE1	*mmio_vbase;$/;"	m	struct:sis_video_info
mni	sis/sis.h	/^	int		mni;	\/* Mode number index *\/$/;"	m	struct:sis_video_info
mni	sis/sis_main.h	/^	int		mni;$/;"	m	struct:sisfb_chip_info
mnp	matrox/matroxfb_base.h	/^		int		mnp;$/;"	m	struct:matrox_fb_info::__anon10
mnp	matrox/matroxfb_base.h	/^		int		mnp;$/;"	m	struct:matrox_fb_info::__anon9
mnp	matrox/matroxfb_base.h	/^	int mnp;$/;"	m	struct:my_timming
mnp_key	matrox/matroxfb_base.h	/^		unsigned int	mnp_key;$/;"	m	struct:matrox_pll_cache::__anon5
mnp_value	matrox/matroxfb_base.h	/^		unsigned int	mnp_value;$/;"	m	struct:matrox_pll_cache::__anon5
mobile	intelfb/intelfb.h	/^	int mobile;$/;"	m	struct:intelfb_info
mocc	riva/riva_hw.c	/^  int mocc;$/;"	m	struct:__anon81	file:
mod	cg14.c	/^	u8 mod;	\/* Monitor Operation Data Reg *\/$/;"	m	struct:cg14_regs	file:
mod16	amifb.c	562;"	d	file:
mod2	amifb.c	546;"	d	file:
mod32	amifb.c	567;"	d	file:
mod4	amifb.c	552;"	d	file:
mod64	amifb.c	572;"	d	file:
mod8	amifb.c	557;"	d	file:
mode	amifb.c	/^	__u16 mode;$/;"	m	struct:fb_cursorstate	file:
mode	arkfb.c	/^	u8 mode;$/;"	m	struct:ics5342_info	file:
mode	arkfb.c	/^static char *mode = "640x480-8@60";$/;"	v	file:
mode	atafb.c	/^			int mode;$/;"	m	struct:atafb_par::__anon115::__anon116	file:
mode	aty/atyfb_base.c	/^static char *mode;$/;"	v	file:
mode	cg14.c	/^	int			mode;$/;"	m	struct:cg14_par	file:
mode	cg14.c	/^	u8 mode;	\/* Mode Register *\/$/;"	m	struct:cg14_dac	file:
mode	cg6.c	/^	u32	mode;$/;"	m	struct:cg6_fbc	file:
mode	console/fbcon.h	/^    const struct fb_videomode *mode;$/;"	m	struct:display	typeref:struct:display::fb_videomode
mode	controlfb.h	/^	struct preg mode;$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
mode	controlfb.h	/^	unsigned char mode;$/;"	m	struct:control_regvals
mode	intelfb/intelfbdrv.c	/^static char *mode       = NULL;$/;"	v	file:
mode	macmodes.c	/^    const struct fb_videomode *mode;$/;"	m	struct:mode_map	typeref:struct:mode_map::fb_videomode	file:
mode	matrox/matroxfb_base.h	/^	int	 mode;$/;"	m	struct:mavenregs
mode	matrox/matroxfb_base.h	/^	unsigned int		mode;$/;"	m	struct:matrox_fb_info::__anon13
mode	platinumfb.h	/^	unsigned char mode[3];$/;"	m	struct:platinum_regvals
mode	s3fb.c	/^static char *mode = "640x480-8@60";$/;"	v	file:
mode	savage/savagefb.h	/^	unsigned int mode, refresh;$/;"	m	struct:savage_reg
mode	sis/sis_main.c	/^static char		*mode = NULL;$/;"	v	file:
mode	tridentfb.c	/^static char *mode = "640x480";$/;"	v	file:
mode	valkyriefb.h	/^	struct vpreg mode;$/;"	m	struct:valkyrie_regs	typeref:struct:valkyrie_regs::vpreg
mode	valkyriefb.h	/^	unsigned char mode;$/;"	m	struct:valkyrie_regvals
mode	vga16fb.c	/^	int palette_blanked, vesa_blanked, mode, isVGA;$/;"	m	struct:vga16fb_par	file:
mode	vt8623fb.c	/^static char *mode = "640x480-8@60";$/;"	v	file:
mode800x480	neofb.c	/^static struct fb_videomode __devinitdata mode800x480 = {$/;"	v	typeref:struct:__devinitdata	file:
mode_auxpll	au1200fb.c	/^	uint32 mode_auxpll;$/;"	m	struct:panel_settings	file:
mode_backcolor	au1200fb.c	/^	uint32 mode_backcolor;$/;"	m	struct:window_settings	file:
mode_backlight	au1200fb.c	/^	uint32 mode_backlight;$/;"	m	struct:panel_settings	file:
mode_clkcontrol	au1200fb.c	/^	uint32 mode_clkcontrol;$/;"	m	struct:panel_settings	file:
mode_colorkey	au1200fb.c	/^	uint32 mode_colorkey;$/;"	m	struct:window_settings	file:
mode_colorkeymsk	au1200fb.c	/^	uint32 mode_colorkeymsk;$/;"	m	struct:window_settings	file:
mode_fifoctrl	au1200fb.c	/^	uint32 mode_fifoctrl;$/;"	m	struct:panel_settings	file:
mode_horztiming	au1200fb.c	/^	uint32 mode_horztiming;$/;"	m	struct:panel_settings	file:
mode_id	ps3fb.c	/^	int mode_id, new_mode_id;$/;"	m	struct:ps3fb_par	file:
mode_map	macmodes.c	/^static const struct mode_map {$/;"	s	file:
mode_no	sis/sis.h	/^	u8		mode_no;$/;"	m	struct:sis_video_info
mode_no	sis/sis_main.h	/^	u8  mode_no[2];$/;"	m	struct:_sisbios_mode
mode_option	aty/radeon_base.c	/^static char *mode_option;$/;"	v	file:
mode_option	geode/gx1fb_core.c	/^static char mode_option[32] = "640x480-16@60";$/;"	v	file:
mode_option	geode/gxfb_core.c	/^static char *mode_option;$/;"	v	file:
mode_option	geode/lxfb_core.c	/^static char *mode_option;$/;"	v	file:
mode_option	gxt4500.c	/^static char *mode_option;$/;"	v	file:
mode_option	tgafb.c	/^static const char *mode_option;$/;"	v	file:
mode_option_pci	tgafb.c	/^static const char *mode_option_pci = "640x480@60";$/;"	v	file:
mode_option_tc	tgafb.c	/^static const char *mode_option_tc = "1280x1024@72";$/;"	v	file:
mode_outmask	au1200fb.c	/^	uint32 mode_outmask;$/;"	m	struct:panel_settings	file:
mode_pwmdiv	au1200fb.c	/^	uint32 mode_pwmdiv;$/;"	m	struct:panel_settings	file:
mode_pwmhi	au1200fb.c	/^	uint32 mode_pwmhi;$/;"	m	struct:panel_settings	file:
mode_registers	i810/i810.h	/^struct mode_registers {$/;"	s
mode_screen	au1200fb.c	/^	uint32 mode_screen;$/;"	m	struct:panel_settings	file:
mode_string	fbsysfs.c	/^static int mode_string(char *buf, unsigned int offset,$/;"	f	file:
mode_toyclksrc	au1200fb.c	/^	uint32 mode_toyclksrc;$/;"	m	struct:panel_settings	file:
mode_verttiming	au1200fb.c	/^	uint32 mode_verttiming;$/;"	m	struct:panel_settings	file:
mode_winctrl1	au1200fb.c	/^		uint32 mode_winctrl1; \/* winctrl1[FRM,CCO,PO,PIPE] *\/$/;"	m	struct:window_settings::__anon118	file:
mode_winenable	au1200fb.c	/^		uint32 mode_winenable;$/;"	m	struct:window_settings::__anon118	file:
modechanged	sis/sis.h	/^	int		modechanged;$/;"	m	struct:sis_video_info
modedb	modedb.c	/^static const struct fb_videomode modedb[] = {$/;"	v	typeref:struct:fb_videomode	file:
model	fbmon.c	/^	u32 model;$/;"	m	struct:broken_edid	file:
model	imacfb.c	/^static int model		= M_UNKNOWN;$/;"	v	file:
modeprechange	sis/sis.h	/^	unsigned char	modeprechange;$/;"	m	struct:sis_video_info
modex_params	acornfb.h	/^struct modex_params {$/;"	s
modey	acornfb.h	/^	const struct modey_params *modey;$/;"	m	struct:modex_params	typeref:struct:modex_params::modey_params
modey_params	acornfb.h	/^struct modey_params {$/;"	s
modify_gpio	s3c2410fb.c	/^static inline void modify_gpio(void __iomem *reg,$/;"	f	file:
modx	amifb.c	576;"	d	file:
mon1_EDID	aty/radeonfb.h	/^	u8			*mon1_EDID;$/;"	m	struct:radeonfb_info
mon1_dbsize	aty/radeonfb.h	/^	int			mon1_dbsize;$/;"	m	struct:radeonfb_info
mon1_modedb	aty/radeonfb.h	/^	struct fb_videomode	*mon1_modedb;$/;"	m	struct:radeonfb_info	typeref:struct:radeonfb_info::fb_videomode
mon1_type	aty/radeonfb.h	/^	int			mon1_type;$/;"	m	struct:radeonfb_info
mon2_EDID	aty/radeonfb.h	/^	u8		        *mon2_EDID;$/;"	m	struct:radeonfb_info
mon2_type	aty/radeonfb.h	/^	int			mon2_type;$/;"	m	struct:radeonfb_info
mon_sense	controlfb.h	/^	struct preg mon_sense;	\/* monitor sense bits *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
mon_tbl_addr	sticore.h	/^	u32 mon_tbl_addr;$/;"	m	struct:sti_rom
mon_type	atafb.c	/^static int mon_type;		\/* Falcon connected monitor *\/$/;"	v	file:
monitor_layout	aty/radeon_base.c	/^static char *monitor_layout;$/;"	v	file:
monitor_map	macmodes.c	/^static const struct monitor_map {$/;"	s	file:
mono	atafb.c	/^			short mono;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
mono_moni	atafb.c	/^static int mono_moni;$/;"	v	file:
mono_src_copy_imm_blit	i810/i810_accel.c	/^static inline void mono_src_copy_imm_blit(int dwidth, int dheight, int dpitch,$/;"	f	file:
monspecs	au1200fb.c	/^	struct 	fb_monspecs monspecs; 	\/* FB monitor specs *\/$/;"	m	struct:panel_settings	typeref:struct:panel_settings::fb_monspecs	file:
montype	acornfb.h	/^	  signed int	montype;$/;"	m	struct:acornfb_par
mpp_gp_config	aty/radeonfb.h	/^	u32		mpp_gp_config;$/;"	m	struct:radeon_regs
mpp_tb_config	aty/radeonfb.h	/^	u32		mpp_tb_config;$/;"	m	struct:radeon_regs
msense	valkyriefb.h	/^	struct vpreg msense;$/;"	m	struct:valkyrie_regs	typeref:struct:valkyrie_regs::vpreg
msr	cg14.c	/^	u8 msr;	\/* Master Status Reg *\/$/;"	m	struct:cg14_regs	file:
msr	i810/i810.h	/^	u8 cr39, cr41, cr70, sr01, msr;$/;"	m	struct:state_registers
msr	i810/i810.h	/^	u8 msr;$/;"	m	struct:mode_registers
mtrr	arkfb.c	/^static int mtrr = 1;$/;"	v	file:
mtrr	aty/aty128fb.c	/^	struct { int vram; int vram_valid; } mtrr;$/;"	m	struct:aty128fb_par	typeref:struct:aty128fb_par::__anon104	file:
mtrr	aty/aty128fb.c	/^static int mtrr = 1;$/;"	v	file:
mtrr	intelfb/intelfbdrv.c	/^static int mtrr         = 1;$/;"	v	file:
mtrr	matrox/matroxfb_base.c	/^static int mtrr = 1;			\/* "matrox:nomtrr" *\/$/;"	v	file:
mtrr	matrox/matroxfb_base.h	/^			      } mtrr;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon19
mtrr	nvidia/nv_type.h	/^	} mtrr;$/;"	m	struct:nvidia_par	typeref:struct:nvidia_par::__anon34
mtrr	riva/rivafb.h	/^	struct { int vram; int vram_valid; } mtrr;$/;"	m	struct:riva_par	typeref:struct:riva_par::__anon89
mtrr	s3fb.c	/^static int mtrr = 1;$/;"	v	file:
mtrr	savage/savagefb.h	/^		int    mtrr;$/;"	m	struct:savagefb_par::__anon121
mtrr	sis/sis.h	/^	int		mtrr;$/;"	m	struct:sis_video_info
mtrr	vt8623fb.c	/^static int mtrr = 1;$/;"	v	file:
mtrr_add	tdfxfb.c	/^static inline int mtrr_add(unsigned long base, unsigned long size,$/;"	f	file:
mtrr_aper	aty/atyfb.h	/^	int mtrr_aper;$/;"	m	struct:atyfb_par
mtrr_del	tdfxfb.c	/^static inline int mtrr_del(int reg, unsigned long base,$/;"	f	file:
mtrr_handle	pm2fb.c	/^	int		mtrr_handle;$/;"	m	struct:pm2fb_par	file:
mtrr_handle	pm3fb.c	/^	int		mtrr_handle;$/;"	m	struct:pm3_par	file:
mtrr_hdl	aty/radeonfb.h	/^	int			mtrr_hdl;$/;"	m	struct:radeonfb_info
mtrr_reg	arkfb.c	/^	int mtrr_reg;$/;"	m	struct:arkfb_info	file:
mtrr_reg	aty/atyfb.h	/^	int mtrr_reg;$/;"	m	struct:atyfb_par
mtrr_reg	i810/i810.h	/^	int mtrr_reg;$/;"	m	struct:i810fb_par
mtrr_reg	intelfb/intelfb.h	/^	int mtrr_reg;$/;"	m	struct:intelfb_info
mtrr_reg	s3fb.c	/^	int mtrr_reg;$/;"	m	struct:s3fb_info	file:
mtrr_reg	vt8623fb.c	/^	int mtrr_reg;$/;"	m	struct:vt8623fb_info	file:
mul4	amifb.c	550;"	d	file:
multiplexing	cirrusfb.c	/^	long multiplexing;$/;"	m	struct:cirrusfb_regs	file:
mux_int	pnx4008/dum.h	/^	int mux_int;$/;"	m	struct:dum_setup
my_atoi	modedb.c	/^static int my_atoi(const char *name)$/;"	f	file:
my_default_var	sis/sis_main.h	/^static struct fb_var_screeninfo my_default_var = {$/;"	v	typeref:struct:fb_var_screeninfo
my_fb_info	pmag-aa-fb.c	/^static struct aafb_info my_fb_info[3];$/;"	v	typeref:struct:aafb_info	file:
my_timming	matrox/matroxfb_base.h	/^struct my_timming {$/;"	s
myid	sis/sis.h	/^	char		myid[40];$/;"	m	struct:sis_video_info
myrops	sis/sis_accel.c	/^static const int myrops[] = {$/;"	v	file:
n	aty/atyfb.h	/^	u8 n;$/;"	m	struct:pll_514
n	fbmem.c	/^	unsigned int n;$/;"	m	struct:logo_data_extra	file:
n	jz4750_ipu.h	/^  int n, m;$/;"	m	struct:Ration2m
n	mbx/mbxfb.c	/^	u8 n;$/;"	m	struct:pixclock_div	file:
nDEST	dnfb.c	98;"	d	file:
nForceUpdateArbitrationSettings	nvidia/nv_hw.c	/^static void nForceUpdateArbitrationSettings(unsigned VClk,$/;"	f	file:
nForceUpdateArbitrationSettings	riva/riva_hw.c	/^static void nForceUpdateArbitrationSettings$/;"	f	file:
nRESET_SYNC	dnfb.c	63;"	d	file:
nSRC	dnfb.c	100;"	d	file:
nSRC_AND_DEST	dnfb.c	92;"	d	file:
nSRC_OR_DEST	dnfb.c	101;"	d	file:
name	acornfb.c	/^	char *name;$/;"	m	struct:options	file:
name	aty/aty128fb.c	/^	const char *name;$/;"	m	struct:aty128_meminfo	file:
name	aty/atyfb_base.c	/^	const char *name;$/;"	m	struct:__anon97	file:
name	aty/radeonfb.h	/^	char			name[DEVICE_NAME_SIZE];$/;"	m	struct:radeonfb_info
name	au1100fb.h	/^	const char name[25];		\/* Full name <vendor>_<model> *\/$/;"	m	struct:au1100fb_panel
name	au1200fb.c	/^	const char name[25];		\/* Full name <vendor>_<model> *\/$/;"	m	struct:panel_settings	file:
name	au1200fb.c	/^	unsigned char name[64];$/;"	m	struct:window_settings	file:
name	cirrusfb.c	/^	char *name;		\/* ASCII name of chipset *\/$/;"	m	struct:cirrusfb_board_info_rec	file:
name	cirrusfb.c	/^	const char *name;$/;"	m	struct:__anon150	file:
name	intelfb/intelfb.h	/^	const char *name;$/;"	m	struct:intelfb_info
name	matrox/matroxfb_base.c	/^	const char* name;$/;"	m	struct:board	file:
name	matrox/matroxfb_base.h	/^	char*			name;$/;"	m	struct:matroxfb_driver
name	matrox/matroxfb_base.h	/^	const char	*name;$/;"	m	struct:matrox_altout
name	omap/omapfb_main.c	/^	const char *name;$/;"	m	struct:caps_table_struct	file:
name	pvr2fb.c	/^	char name[16];$/;"	m	struct:pvr2_board	file:
name	pvr2fb.c	/^struct pvr2_params { unsigned int val; char *name; };$/;"	m	struct:pvr2_params	file:
name	sis/sis_main.h	/^	char name[15];$/;"	m	struct:_sisbios_mode
name	sis/sis_main.h	/^	char name[32];$/;"	m	struct:_sis_crt2type
name	sis/sis_main.h	/^	char name[6];$/;"	m	struct:_sis_tvtype
name	vermilion/vermilion.h	/^	char *name;$/;"	m	struct:vml_sys
name_matches	modedb.c	19;"	d	file:
nativex	cyblafb.c	/^static int nativex;$/;"	v	file:
nativex	tridentfb.c	/^static int nativex;$/;"	v	file:
nbridge	sis/sis.h	/^	struct pci_dev  *nbridge;$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::pci_dev
ndivtab	gxt4500.c	/^static const unsigned char ndivtab[] = {$/;"	v	file:
nearest_clock	vermilion/vermilion.h	/^	int (*nearest_clock) (const struct vml_sys * sys, int clock);$/;"	m	struct:vml_sys
needs_cmapreset	fbmem.c	/^	int needs_cmapreset;$/;"	m	struct:logo_data	file:
needs_directpalette	fbmem.c	/^	int needs_directpalette;$/;"	m	struct:logo_data	file:
needs_truepalette	fbmem.c	/^	int needs_truepalette;$/;"	m	struct:logo_data	file:
negative	aty/radeon_backlight.c	/^	uint8_t negative;$/;"	m	struct:radeon_bl_privdata	file:
neo2200_accel_init	neofb.c	/^static inline void neo2200_accel_init(struct fb_info *info,$/;"	f	file:
neo2200_copyarea	neofb.c	/^neo2200_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f	file:
neo2200_fillrect	neofb.c	/^neo2200_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
neo2200_imageblit	neofb.c	/^neo2200_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
neo2200_sync	neofb.c	/^static inline int neo2200_sync(struct fb_info *info)$/;"	f	file:
neo2200_wait_fifo	neofb.c	/^static inline void neo2200_wait_fifo(struct fb_info *info,$/;"	f	file:
neoCalcVCLK	neofb.c	/^static void neoCalcVCLK(const struct fb_info *info,$/;"	f	file:
neoFindMode	neofb.c	/^static int neoFindMode(int xres, int yres, int depth)$/;"	f	file:
neoLock	neofb.c	/^static void neoLock(struct vgastate *state)$/;"	f	file:
neoUnlock	neofb.c	/^static void neoUnlock(void)$/;"	f	file:
neo_alloc_fb_info	neofb.c	/^static struct fb_info *__devinit neo_alloc_fb_info(struct pci_dev *dev, const struct$/;"	f	file:
neo_free_fb_info	neofb.c	/^static void neo_free_fb_info(struct fb_info *info)$/;"	f	file:
neo_init_hw	neofb.c	/^static int __devinit neo_init_hw(struct fb_info *info)$/;"	f	file:
neo_map_mmio	neofb.c	/^static int __devinit neo_map_mmio(struct fb_info *info,$/;"	f	file:
neo_map_video	neofb.c	/^static int __devinit neo_map_video(struct fb_info *info,$/;"	f	file:
neo_scan_monitor	neofb.c	/^static int __devinit neo_scan_monitor(struct fb_info *info)$/;"	f	file:
neo_unmap_mmio	neofb.c	/^static void neo_unmap_mmio(struct fb_info *info)$/;"	f	file:
neo_unmap_video	neofb.c	/^static void neo_unmap_video(struct fb_info *info)$/;"	f	file:
neofb_blank	neofb.c	/^static int neofb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
neofb_check_var	neofb.c	/^neofb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
neofb_copyarea	neofb.c	/^neofb_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f	file:
neofb_devices	neofb.c	/^static struct pci_device_id neofb_devices[] = {$/;"	v	typeref:struct:pci_device_id	file:
neofb_driver	neofb.c	/^static struct pci_driver neofb_driver = {$/;"	v	typeref:struct:pci_driver	file:
neofb_exit	neofb.c	/^module_exit(neofb_exit);$/;"	v
neofb_exit	neofb.c	/^static void __exit neofb_exit(void)$/;"	f	file:
neofb_fillrect	neofb.c	/^neofb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
neofb_imageblit	neofb.c	/^neofb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
neofb_init	neofb.c	/^module_init(neofb_init);$/;"	v
neofb_init	neofb.c	/^static int __init neofb_init(void)$/;"	f	file:
neofb_open	neofb.c	/^neofb_open(struct fb_info *info, int user)$/;"	f	file:
neofb_ops	neofb.c	/^static struct fb_ops neofb_ops = {$/;"	v	typeref:struct:fb_ops	file:
neofb_pan_display	neofb.c	/^static int neofb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
neofb_probe	neofb.c	/^static int __devinit neofb_probe(struct pci_dev *dev,$/;"	f	file:
neofb_release	neofb.c	/^neofb_release(struct fb_info *info, int user)$/;"	f	file:
neofb_remove	neofb.c	/^static void __devexit neofb_remove(struct pci_dev *dev)$/;"	f	file:
neofb_set_par	neofb.c	/^static int neofb_set_par(struct fb_info *info)$/;"	f	file:
neofb_setcolreg	neofb.c	/^static int neofb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
neofb_setup	neofb.c	/^static int __init neofb_setup(char *options)$/;"	f	file:
neofb_sync	neofb.c	/^neofb_sync(struct fb_info *info)$/;"	f	file:
neofb_update_start	neofb.c	/^static void neofb_update_start(struct fb_info *info,$/;"	f	file:
new_mode_id	ps3fb.c	/^	int mode_id, new_mode_id;$/;"	m	struct:ps3fb_par	file:
new_reinit_func	aty/radeon_pm.c	/^	const reinit_function_ptr new_reinit_func;   \/* changed reinit_func *\/$/;"	m	struct:radeon_device_id	file:
newport_blank	console/newport_con.c	/^static int newport_blank(struct vc_data *c, int blank, int mode_switch)$/;"	f	file:
newport_bmove	console/newport_con.c	/^static void newport_bmove(struct vc_data *vc, int sy, int sx, int dy,$/;"	f	file:
newport_clear	console/newport_con.c	/^static void newport_clear(struct vc_data *vc, int sy, int sx, int height,$/;"	f	file:
newport_clear_lines	console/newport_con.c	/^static inline void newport_clear_lines(int ystart, int yend, int ci)$/;"	f	file:
newport_clear_screen	console/newport_con.c	/^static inline void newport_clear_screen(int xstart, int ystart, int xend,$/;"	f	file:
newport_con	console/newport_con.c	/^const struct consw newport_con = {$/;"	v	typeref:struct:consw
newport_console_exit	console/newport_con.c	/^module_exit(newport_console_exit);$/;"	v
newport_console_exit	console/newport_con.c	/^static void __exit newport_console_exit(void)$/;"	f	file:
newport_console_init	console/newport_con.c	/^module_init(newport_console_init);$/;"	v
newport_console_init	console/newport_con.c	/^static int __init newport_console_init(void)$/;"	f	file:
newport_cursor	console/newport_con.c	/^static void newport_cursor(struct vc_data *vc, int mode)$/;"	f	file:
newport_deinit	console/newport_con.c	/^static void newport_deinit(struct vc_data *c)$/;"	f	file:
newport_dummy	console/newport_con.c	/^static int newport_dummy(struct vc_data *c)$/;"	f	file:
newport_exit	console/newport_con.c	/^static void newport_exit(void)$/;"	f	file:
newport_font_default	console/newport_con.c	/^static int newport_font_default(struct vc_data *vc, struct console_font *op, char *name)$/;"	f	file:
newport_font_set	console/newport_con.c	/^static int newport_font_set(struct vc_data *vc, struct console_font *font, unsigned flags)$/;"	f	file:
newport_get_revisions	console/newport_con.c	/^static void newport_get_revisions(void)$/;"	f	file:
newport_get_screensize	console/newport_con.c	/^static void newport_get_screensize(void)$/;"	f	file:
newport_has_init	console/newport_con.c	/^static int newport_has_init;$/;"	v	file:
newport_init	console/newport_con.c	/^static void newport_init(struct vc_data *vc, int init)$/;"	f	file:
newport_init_cmap	console/newport_con.c	/^static inline void newport_init_cmap(void)$/;"	f	file:
newport_putc	console/newport_con.c	/^static void newport_putc(struct vc_data *vc, int charattr, int ypos,$/;"	f	file:
newport_putcs	console/newport_con.c	/^static void newport_putcs(struct vc_data *vc, const unsigned short *s,$/;"	f	file:
newport_render_background	console/newport_con.c	/^static inline void newport_render_background(int xstart, int ystart,$/;"	f	file:
newport_reset	console/newport_con.c	/^static void newport_reset(void)$/;"	f	file:
newport_scroll	console/newport_con.c	/^static int newport_scroll(struct vc_data *vc, int t, int b, int dir,$/;"	f	file:
newport_scrolldelta	console/newport_con.c	/^static int newport_scrolldelta(struct vc_data *vc, int lines)$/;"	f	file:
newport_set_def_font	console/newport_con.c	/^static int newport_set_def_font(int unit, struct console_font *op)$/;"	f	file:
newport_set_font	console/newport_con.c	/^static int newport_set_font(int unit, struct console_font *op)$/;"	f	file:
newport_set_palette	console/newport_con.c	/^static int newport_set_palette(struct vc_data *vc, unsigned char *table)$/;"	f	file:
newport_show_logo	console/newport_con.c	/^static const struct linux_logo *newport_show_logo(void)$/;"	f	file:
newport_startup	console/newport_con.c	/^static const char *newport_startup(void)$/;"	f	file:
newport_switch	console/newport_con.c	/^static int newport_switch(struct vc_data *vc)$/;"	f	file:
newport_xsize	console/newport_con.c	/^static int newport_xsize;$/;"	v	file:
newport_ysize	console/newport_con.c	/^static int newport_ysize;$/;"	v	file:
newrom	sis/sis.h	/^	int		newrom;$/;"	m	struct:sis_video_info
next	aty/aty128fb.c	/^	struct fb_info *next;$/;"	m	struct:aty128fb_par	typeref:struct:aty128fb_par::fb_info	file:
next	sis/sis.h	/^	struct sis_video_info *next;$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::sis_video_info
next_desc	9331/jz4750_lcd.h	/^	unsigned int next_desc; 	\/* LCDDAx *\/$/;"	m	struct:jz4750_lcd_dma_desc
next_desc	jz4750_lcd.h	/^	unsigned int next_desc; 	\/* LCDDAx *\/$/;"	m	struct:jz4750_lcd_dma_desc
next_desc	jzlcd.h	/^	unsigned int next_desc; \/* LCDDAx *\/$/;"	m	struct:lcd_desc
next_desc	l009_bak/jz4750_lcd.h	/^	unsigned int next_desc; 	\/* LCDDAx *\/$/;"	m	struct:jz4750_lcd_dma_desc
next_fb	matrox/matroxfb_base.h	/^	struct list_head	next_fb;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::list_head
next_font	sticore.h	/^	struct sti_cooked_font *next_font;$/;"	m	struct:sti_cooked_font	typeref:struct:sti_cooked_font::sti_cooked_font
next_font	sticore.h	/^	u32 next_font;$/;"	m	struct:sti_rom_font
next_line	amifb.c	/^	u_long next_line;	\/* modulo for next line *\/$/;"	m	struct:amifb_par	file:
next_line	atafb.c	/^	u_long next_line;$/;"	m	struct:atafb_par	file:
next_plane	amifb.c	/^	u_long next_plane;	\/* modulo for next plane *\/$/;"	m	struct:amifb_par	file:
next_plane	atafb.c	/^	u_long next_plane;$/;"	m	struct:atafb_par	file:
ngleClearOverlayPlanes	stifb.c	/^ngleClearOverlayPlanes(struct stifb_info *fb, int mask, int data)$/;"	f	file:
ngleDepth24_ClearImagePlanes	stifb.c	/^ngleDepth24_ClearImagePlanes(struct stifb_info *fb)$/;"	f	file:
ngleDepth8_ClearImagePlanes	stifb.c	/^ngleDepth8_ClearImagePlanes(struct stifb_info *fb)$/;"	f	file:
ngleGetDeviceRomData	stifb.c	/^ngleGetDeviceRomData(struct stifb_info *fb)$/;"	f	file:
ngleResetAttrPlanes	stifb.c	/^ngleResetAttrPlanes(struct stifb_info *fb, unsigned int ctlPlaneReg)$/;"	f	file:
ngleSetupAttrPlanes	stifb.c	/^ngleSetupAttrPlanes(struct stifb_info *fb, int BufferNumber)$/;"	f	file:
ngle_rom	stifb.c	/^	ngle_rom_t ngle_rom;$/;"	m	struct:stifb_info	file:
ngle_rom_t	stifb.c	/^} ngle_rom_t;$/;"	t	typeref:struct:__anon112	file:
no_chg_bei	sticore.h	/^	u32 no_chg_bei : 1;	\/* don't change berr int settings *\/$/;"	m	struct:sti_init_flags
no_chg_bet	sticore.h	/^	u32 no_chg_bet : 1;	\/* don't change berr timer settings *\/$/;"	m	struct:sti_init_flags
no_chg_ntx	sticore.h	/^	u32 no_chg_ntx : 1;	\/* don't change non-text settings *\/$/;"	m	struct:sti_init_flags
no_chg_tx	sticore.h	/^	u32 no_chg_tx : 1;	\/* don't change text settings *\/$/;"	m	struct:sti_init_flags
no_cursor	pnx4008/pnxrgbfb.c	/^static int no_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
no_pci_retry	matrox/matroxfb_base.c	/^static int no_pci_retry;		\/* "matrox:nopciretry" *\/$/;"	v	file:
no_schedule	aty/radeonfb.h	/^	int			no_schedule;$/;"	m	struct:radeonfb_info
no_scroll	console/vgacon.c	/^static int __init no_scroll(char *str)$/;"	f	file:
noaccel	aty/atyfb_base.c	/^static int noaccel;$/;"	v	file:
noaccel	aty/radeon_base.c	/^static int noaccel = 0;$/;"	v	file:
noaccel	cirrusfb.c	/^static int noaccel;$/;"	v	file:
noaccel	matrox/matroxfb_base.c	/^static int noaccel;			\/* "matrox:noaccel" *\/$/;"	v	file:
noaccel	sis/sis_main.c	/^static int		noaccel = -1;$/;"	v	file:
noaccel	tridentfb.c	/^static int noaccel;$/;"	v	file:
nobios	matrox/matroxfb_base.c	/^static int nobios;			\/* "matrox:nobios" *\/$/;"	v	file:
nobios	matrox/matroxfb_base.h	/^		int		nobios;$/;"	m	struct:matrox_fb_info::__anon20
nobits	gxt4500.c	/^static const struct fb_bitfield nobits = {0, 0};$/;"	v	typeref:struct:fb_bitfield	file:
noblanking	au1200fb.c	/^static int noblanking = 1;$/;"	v	file:
noclear	geode/lxfb_core.c	/^static int noclear, nopanel, nocrt;$/;"	v	file:
nocrt	geode/lxfb_core.c	/^static int noclear, nopanel, nocrt;$/;"	v	file:
nocrt2rate	sis/sis_main.c	/^static int		nocrt2rate = 0;$/;"	v	file:
nocursor	au1100fb.c	/^static int nocursor = 0;$/;"	v	file:
nocursor	bf54x-lq043fb.c	/^static int nocursor;$/;"	v	file:
node	matrox/matroxfb_base.h	/^	struct list_head	node;$/;"	m	struct:matroxfb_driver	typeref:struct:matroxfb_driver::list_head
nof_bytes	pnx4008/sdum.c	/^static u32 nof_bytes(struct dum_ch_setup *ch_setup)$/;"	f	file:
nof_pixels_dx	pnx4008/sdum.c	/^static u32 nof_pixels_dx(struct dum_ch_setup *ch_setup)$/;"	f	file:
nof_pixels_dxy	pnx4008/sdum.c	/^static u32 nof_pixels_dxy(struct dum_ch_setup *ch_setup)$/;"	f	file:
nof_pixels_dy	pnx4008/sdum.c	/^static u32 nof_pixels_dy(struct dum_ch_setup *ch_setup)$/;"	f	file:
nohwcursor	au1200fb.c	/^static int nohwcursor = 0;$/;"	v	file:
noinit	intelfb/intelfbdrv.c	/^static int noinit       = 0;$/;"	v	file:
noinit	matrox/matroxfb_base.c	/^static int noinit = 1;			\/* "matrox:init" *\/$/;"	v	file:
noinit	matrox/matroxfb_base.h	/^		int		noinit;$/;"	m	struct:matrox_fb_info::__anon20
nologo	hgafb.c	/^static int nologo = 0;$/;"	v	file:
nologo	logo/logo.c	/^static int nologo;$/;"	v	file:
nom	cirrusfb.c	/^	long nom;$/;"	m	struct:cirrusfb_regs	file:
nomax	sis/sis_main.c	/^static int		nomax = -1;$/;"	v	file:
nomodeset	aty/radeon_base.c	/^static int nomodeset = 0;$/;"	v	file:
nomtrr	aty/atyfb_base.c	/^static int nomtrr;$/;"	v	file:
nomtrr	aty/radeon_base.c	/^static int nomtrr = 0;$/;"	v	file:
non_link_desp	jz4740_slcd.c	/^static unsigned char non_link_desp = 0;$/;"	v	file:
non_text	sticore.h	/^	u32 non_text : 1;	\/* block move in non_text planes =1, text =0 *\/$/;"	m	struct:sti_blkmv_flags
non_text	sticore.h	/^	u32 non_text : 1;	\/* font unpack\/move in non_text planes =1, text =0 *\/$/;"	m	struct:sti_font_flags
nonstd	console/fbcon.h	/^    u32 nonstd;$/;"	m	struct:display
nontext	sticore.h	/^	u32 nontext : 1;	\/* turn on non-text display planes? *\/$/;"	m	struct:sti_init_flags
nopan	matrox/matroxfb_base.c	/^static int nopan;			\/* "matrox:nopan" *\/$/;"	v	file:
nopan	pvr2fb.c	/^static int nopan = 0;$/;"	v	file:
nopan	tdfxfb.c	/^static int nopan;$/;"	v	file:
nopanel	geode/lxfb_core.c	/^static int noclear, nopanel, nocrt;$/;"	v	file:
nopciburst	neofb.c	/^static int nopciburst;$/;"	v	file:
nopciretry	matrox/matroxfb_base.h	/^		int		nopciretry;$/;"	m	struct:matrox_fb_info::__anon20
noregister	intelfb/intelfbdrv.c	/^static int noregister   = 0;$/;"	v	file:
normal_i2c	matrox/matroxfb_maven.c	/^static unsigned short normal_i2c[] = { MAVEN_I2CID, I2C_CLIENT_END };$/;"	v	file:
nosplash	arcfb.c	/^static unsigned int nosplash;$/;"	v	file:
nosplash	hecubafb.c	/^static unsigned int nosplash;$/;"	v	file:
nostretch	neofb.c	/^static int nostretch;$/;"	v	file:
notifier_inited	omap/omapfb_main.c	/^static int notifier_inited;$/;"	v	file:
novga	matrox/matroxfb_base.c	/^static int novga;			\/* "matrox:novga" *\/$/;"	v	file:
novga	matrox/matroxfb_base.h	/^		int		novga;$/;"	m	struct:matrox_fb_info::__anon20
nowrap	pvr2fb.c	/^static int nowrap = 1;$/;"	v	file:
nowrap	tdfxfb.c	/^static int nowrap = 1;      \/* not implemented (yet) *\/$/;"	v	file:
noypan	sis/sis_main.c	/^static int		noypan  = -1;$/;"	v	file:
npregs	console/newport_con.c	/^static struct newport_regs *npregs;$/;"	v	typeref:struct:newport_regs	file:
numClocks	savage/savagefb.h	/^	int numClocks;$/;"	m	struct:savagefb_par
num_PLL_blocks	aty/aty128fb.c	/^	u8 num_PLL_blocks;$/;"	m	struct:__anon103	file:
num_areas	vermilion/vermilion.h	/^	u32 num_areas;$/;"	m	struct:vml_info
num_atafb_predefined	atafb.c	/^static int num_atafb_predefined = ARRAY_SIZE(atafb_predefined);$/;"	v	file:
num_cols	arcfb.c	/^static unsigned long num_cols;$/;"	v	file:
num_fonts	console/fonts.c	68;"	d	file:
num_frames	ps3fb.c	/^	unsigned int num_frames;	\/* num of frame buffers *\/$/;"	m	struct:ps3fb_par	file:
num_mons	sticore.h	/^	 u8 num_mons;$/;"	m	struct:sti_rom
num_outputs	intelfb/intelfb.h	/^	int num_outputs;$/;"	m	struct:intelfb_info
num_registered	intelfb/intelfbdrv.c	/^static int num_registered = 0;$/;"	v	file:
num_registered_fb	fbmem.c	/^EXPORT_SYMBOL(num_registered_fb);$/;"	v
num_rows	arcfb.c	/^static unsigned long num_rows;$/;"	v	file:
nv10Busy	riva/riva_hw.c	/^static int nv10Busy$/;"	f	file:
nv10CalcArbitration	nvidia/nv_hw.c	/^static void nv10CalcArbitration(nv10_fifo_info * fifo, nv10_sim_state * arb)$/;"	f	file:
nv10CalcArbitration	riva/riva_hw.c	/^static void nv10CalcArbitration $/;"	f	file:
nv10GetConfig	nvidia/nv_setup.c	/^static void nv10GetConfig(struct nvidia_par *par)$/;"	f	file:
nv10GetConfig	riva/riva_hw.c	/^static void nv10GetConfig$/;"	f	file:
nv10SetSurfaces2D	riva/riva_hw.c	/^static void nv10SetSurfaces2D$/;"	f	file:
nv10SetSurfaces3D	riva/riva_hw.c	/^static void nv10SetSurfaces3D$/;"	f	file:
nv10TableFIFO	riva/riva_tbl.h	/^static unsigned nv10TableFIFO[][2] =$/;"	v
nv10TablePFIFO	riva/riva_tbl.h	/^static unsigned nv10TablePFIFO[][2] =$/;"	v
nv10TablePGRAPH	riva/riva_tbl.h	/^static unsigned nv10TablePGRAPH[][2] =$/;"	v
nv10TablePGRAPH_15BPP	riva/riva_tbl.h	/^static unsigned nv10TablePGRAPH_15BPP[][2] =$/;"	v
nv10TablePGRAPH_16BPP	riva/riva_tbl.h	/^static unsigned nv10TablePGRAPH_16BPP[][2] =$/;"	v
nv10TablePGRAPH_32BPP	riva/riva_tbl.h	/^static unsigned nv10TablePGRAPH_32BPP[][2] =$/;"	v
nv10TablePGRAPH_8BPP	riva/riva_tbl.h	/^static unsigned nv10TablePGRAPH_8BPP[][2] =$/;"	v
nv10TablePRAMIN	riva/riva_tbl.h	/^static unsigned nv10TablePRAMIN[][2] =$/;"	v
nv10TablePRAMIN_15BPP	riva/riva_tbl.h	/^static unsigned nv10TablePRAMIN_15BPP[][2] =$/;"	v
nv10TablePRAMIN_16BPP	riva/riva_tbl.h	/^static unsigned nv10TablePRAMIN_16BPP[][2] =$/;"	v
nv10TablePRAMIN_32BPP	riva/riva_tbl.h	/^static unsigned nv10TablePRAMIN_32BPP[][2] =$/;"	v
nv10TablePRAMIN_8BPP	riva/riva_tbl.h	/^static unsigned nv10TablePRAMIN_8BPP[][2] =$/;"	v
nv10UpdateArbitrationSettings	nvidia/nv_hw.c	/^static void nv10UpdateArbitrationSettings(unsigned VClk,$/;"	f	file:
nv10UpdateArbitrationSettings	riva/riva_hw.c	/^static void nv10UpdateArbitrationSettings$/;"	f	file:
nv10_fifo_info	nvidia/nv_hw.c	/^} nv10_fifo_info;$/;"	t	typeref:struct:__anon37	file:
nv10_fifo_info	riva/riva_hw.c	/^} nv10_fifo_info;$/;"	t	typeref:struct:__anon86	file:
nv10_sim_state	nvidia/nv_hw.c	/^} nv10_sim_state;$/;"	t	typeref:struct:__anon38	file:
nv10_sim_state	riva/riva_hw.c	/^} nv10_sim_state;$/;"	t	typeref:struct:__anon87	file:
nv10tri05TablePGRAPH	riva/riva_tbl.h	/^static unsigned nv10tri05TablePGRAPH[][2] =$/;"	v
nv30UpdateArbitrationSettings	nvidia/nv_hw.c	/^static void nv30UpdateArbitrationSettings ($/;"	f	file:
nv3Busy	riva/riva_hw.c	/^static int nv3Busy$/;"	f	file:
nv3CalcArbitration	riva/riva_hw.c	/^static void nv3CalcArbitration $/;"	f	file:
nv3GetConfig	riva/riva_hw.c	/^static void nv3GetConfig$/;"	f	file:
nv3LockUnlock	riva/riva_hw.c	/^static void nv3LockUnlock$/;"	f	file:
nv3SetSurfaces2D	riva/riva_hw.c	/^static void nv3SetSurfaces2D$/;"	f	file:
nv3SetSurfaces3D	riva/riva_hw.c	/^static void nv3SetSurfaces3D$/;"	f	file:
nv3TablePFIFO	riva/riva_tbl.h	/^static unsigned nv3TablePFIFO[][2] =$/;"	v
nv3TablePGRAPH	riva/riva_tbl.h	/^static unsigned nv3TablePGRAPH[][2] =$/;"	v
nv3TablePGRAPH_15BPP	riva/riva_tbl.h	/^static unsigned nv3TablePGRAPH_15BPP[][2] =$/;"	v
nv3TablePGRAPH_32BPP	riva/riva_tbl.h	/^static unsigned nv3TablePGRAPH_32BPP[][2] =$/;"	v
nv3TablePGRAPH_8BPP	riva/riva_tbl.h	/^static unsigned nv3TablePGRAPH_8BPP[][2] =$/;"	v
nv3TablePRAMIN	riva/riva_tbl.h	/^static unsigned nv3TablePRAMIN[][2] =$/;"	v
nv3TablePRAMIN_15BPP	riva/riva_tbl.h	/^static unsigned nv3TablePRAMIN_15BPP[][2] =$/;"	v
nv3TablePRAMIN_32BPP	riva/riva_tbl.h	/^static unsigned nv3TablePRAMIN_32BPP[][2] =$/;"	v
nv3TablePRAMIN_8BPP	riva/riva_tbl.h	/^static unsigned nv3TablePRAMIN_8BPP[][2] =$/;"	v
nv3UpdateArbitrationSettings	riva/riva_hw.c	/^static void nv3UpdateArbitrationSettings$/;"	f	file:
nv3_arb	riva/riva_hw.c	/^static char nv3_arb(nv3_fifo_info * res_info, nv3_sim_state * state,  nv3_arb_info *ainfo) $/;"	f	file:
nv3_arb_info	riva/riva_hw.c	/^} nv3_arb_info;$/;"	t	typeref:struct:__anon81	file:
nv3_fifo_info	riva/riva_hw.c	/^} nv3_fifo_info;$/;"	t	typeref:struct:__anon82	file:
nv3_get_param	riva/riva_hw.c	/^static char nv3_get_param(nv3_fifo_info *res_info, nv3_sim_state * state, nv3_arb_info *ainfo)$/;"	f	file:
nv3_iterate	riva/riva_hw.c	/^static int nv3_iterate(nv3_fifo_info *res_info, nv3_sim_state * state, nv3_arb_info *ainfo)$/;"	f	file:
nv3_sim_state	riva/riva_hw.c	/^} nv3_sim_state;$/;"	t	typeref:struct:__anon83	file:
nv4Busy	riva/riva_hw.c	/^static int nv4Busy$/;"	f	file:
nv4CalcArbitration	nvidia/nv_hw.c	/^static void nv4CalcArbitration(nv4_fifo_info * fifo, nv4_sim_state * arb)$/;"	f	file:
nv4CalcArbitration	riva/riva_hw.c	/^static void nv4CalcArbitration $/;"	f	file:
nv4GetConfig	nvidia/nv_setup.c	/^static void nv4GetConfig(struct nvidia_par *par)$/;"	f	file:
nv4GetConfig	riva/riva_hw.c	/^static void nv4GetConfig$/;"	f	file:
nv4LockUnlock	riva/riva_hw.c	/^static void nv4LockUnlock$/;"	f	file:
nv4SetSurfaces2D	riva/riva_hw.c	/^static void nv4SetSurfaces2D$/;"	f	file:
nv4SetSurfaces3D	riva/riva_hw.c	/^static void nv4SetSurfaces3D$/;"	f	file:
nv4TableFIFO	riva/riva_tbl.h	/^static unsigned nv4TableFIFO[][2] =$/;"	v
nv4TablePFIFO	riva/riva_tbl.h	/^static unsigned nv4TablePFIFO[][2] =$/;"	v
nv4TablePGRAPH	riva/riva_tbl.h	/^static unsigned nv4TablePGRAPH[][2] =$/;"	v
nv4TablePGRAPH_15BPP	riva/riva_tbl.h	/^static unsigned nv4TablePGRAPH_15BPP[][2] =$/;"	v
nv4TablePGRAPH_16BPP	riva/riva_tbl.h	/^static unsigned nv4TablePGRAPH_16BPP[][2] =$/;"	v
nv4TablePGRAPH_32BPP	riva/riva_tbl.h	/^static unsigned nv4TablePGRAPH_32BPP[][2] =$/;"	v
nv4TablePGRAPH_8BPP	riva/riva_tbl.h	/^static unsigned nv4TablePGRAPH_8BPP[][2] =$/;"	v
nv4TablePRAMIN	riva/riva_tbl.h	/^static unsigned nv4TablePRAMIN[][2] =$/;"	v
nv4TablePRAMIN_15BPP	riva/riva_tbl.h	/^static unsigned nv4TablePRAMIN_15BPP[][2] =$/;"	v
nv4TablePRAMIN_16BPP	riva/riva_tbl.h	/^static unsigned nv4TablePRAMIN_16BPP[][2] =$/;"	v
nv4TablePRAMIN_32BPP	riva/riva_tbl.h	/^static unsigned nv4TablePRAMIN_32BPP[][2] =$/;"	v
nv4TablePRAMIN_8BPP	riva/riva_tbl.h	/^static unsigned nv4TablePRAMIN_8BPP[][2] =$/;"	v
nv4UpdateArbitrationSettings	nvidia/nv_hw.c	/^static void nv4UpdateArbitrationSettings(unsigned VClk,$/;"	f	file:
nv4UpdateArbitrationSettings	riva/riva_hw.c	/^static void nv4UpdateArbitrationSettings$/;"	f	file:
nv4_fifo_info	nvidia/nv_hw.c	/^} nv4_fifo_info;$/;"	t	typeref:struct:__anon35	file:
nv4_fifo_info	riva/riva_hw.c	/^} nv4_fifo_info;$/;"	t	typeref:struct:__anon84	file:
nv4_sim_state	nvidia/nv_hw.c	/^} nv4_sim_state;$/;"	t	typeref:struct:__anon36	file:
nv4_sim_state	riva/riva_hw.c	/^} nv4_sim_state;$/;"	t	typeref:struct:__anon85	file:
nvGetClocks	nvidia/nv_hw.c	/^static void nvGetClocks(struct nvidia_par *par, unsigned int *MClk,$/;"	f	file:
nvclk_khz	nvidia/nv_hw.c	/^	int nvclk_khz;$/;"	m	struct:__anon36	file:
nvclk_khz	nvidia/nv_hw.c	/^	int nvclk_khz;$/;"	m	struct:__anon38	file:
nvclk_khz	riva/riva_hw.c	/^  int nvclk_khz;$/;"	m	struct:__anon85	file:
nvclk_khz	riva/riva_hw.c	/^  int nvclk_khz;$/;"	m	struct:__anon87	file:
nvcore_frequency	ps3fb.c	/^	u32 nvcore_frequency;$/;"	m	struct:gpu_driver_info	file:
nvidia_bl_exit	nvidia/nv_backlight.c	/^void nvidia_bl_exit(struct nvidia_par *par)$/;"	f
nvidia_bl_exit	nvidia/nv_proto.h	/^static inline void nvidia_bl_exit(struct nvidia_par *par) {}$/;"	f
nvidia_bl_get_brightness	nvidia/nv_backlight.c	/^static int nvidia_bl_get_brightness(struct backlight_device *bd)$/;"	f	file:
nvidia_bl_get_level_brightness	nvidia/nv_backlight.c	/^static int nvidia_bl_get_level_brightness(struct nvidia_par *par,$/;"	f	file:
nvidia_bl_init	nvidia/nv_backlight.c	/^void nvidia_bl_init(struct nvidia_par *par)$/;"	f
nvidia_bl_init	nvidia/nv_proto.h	/^static inline void nvidia_bl_init(struct nvidia_par *par) {}$/;"	f
nvidia_bl_ops	nvidia/nv_backlight.c	/^static struct backlight_ops nvidia_bl_ops = {$/;"	v	typeref:struct:backlight_ops	file:
nvidia_bl_update_status	nvidia/nv_backlight.c	/^static int nvidia_bl_update_status(struct backlight_device *bd)$/;"	f	file:
nvidia_calc_regs	nvidia/nvidia.c	/^static int nvidia_calc_regs(struct fb_info *info)$/;"	f	file:
nvidia_create_i2c_busses	nvidia/nv_i2c.c	/^void nvidia_create_i2c_busses(struct nvidia_par *par)$/;"	f
nvidia_create_i2c_busses	nvidia/nv_proto.h	40;"	d
nvidia_delete_i2c_busses	nvidia/nv_i2c.c	/^void nvidia_delete_i2c_busses(struct nvidia_par *par)$/;"	f
nvidia_delete_i2c_busses	nvidia/nv_proto.h	41;"	d
nvidia_fb_ops	nvidia/nvidia.c	/^static struct fb_ops nvidia_fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
nvidia_get_arch	nvidia/nvidia.c	/^static u32 __devinit nvidia_get_arch(struct fb_info *info)$/;"	f	file:
nvidia_get_chipset	nvidia/nvidia.c	/^static u32 __devinit nvidia_get_chipset(struct fb_info *info)$/;"	f	file:
nvidia_gpio_getscl	nvidia/nv_i2c.c	/^static int nvidia_gpio_getscl(void *data)$/;"	f	file:
nvidia_gpio_getsda	nvidia/nv_i2c.c	/^static int nvidia_gpio_getsda(void *data)$/;"	f	file:
nvidia_gpio_setscl	nvidia/nv_i2c.c	/^static void nvidia_gpio_setscl(void *data, int state)$/;"	f	file:
nvidia_gpio_setsda	nvidia/nv_i2c.c	/^static void nvidia_gpio_setsda(void *data, int state)$/;"	f	file:
nvidia_i2c_chan	nvidia/nv_type.h	/^struct nvidia_i2c_chan {$/;"	s
nvidia_init_vga	nvidia/nvidia.c	/^static void nvidia_init_vga(struct fb_info *info)$/;"	f	file:
nvidia_panel_tweak	nvidia/nvidia.c	/^static int nvidia_panel_tweak(struct nvidia_par *par,$/;"	f	file:
nvidia_par	nvidia/nv_type.h	/^struct nvidia_par {$/;"	s
nvidia_probe_i2c_connector	nvidia/nv_i2c.c	/^int nvidia_probe_i2c_connector(struct fb_info *info, int conn, u8 **out_edid)$/;"	f
nvidia_probe_i2c_connector	nvidia/nv_proto.h	42;"	d
nvidia_probe_of_connector	nvidia/nv_of.c	/^int nvidia_probe_of_connector(struct fb_info *info, int conn, u8 **out_edid)$/;"	f
nvidia_probe_of_connector	nvidia/nv_proto.h	/^static inline int nvidia_probe_of_connector(struct fb_info *info, int conn,$/;"	f
nvidia_read_clut	nvidia/nvidia.c	/^static void nvidia_read_clut(struct nvidia_par *par,$/;"	f	file:
nvidia_save_vga	nvidia/nvidia.c	/^static void nvidia_save_vga(struct nvidia_par *par,$/;"	f	file:
nvidia_screen_off	nvidia/nvidia.c	/^static void nvidia_screen_off(struct nvidia_par *par, int on)$/;"	f	file:
nvidia_set_fbinfo	nvidia/nvidia.c	/^static int __devinit nvidia_set_fbinfo(struct fb_info *info)$/;"	f	file:
nvidia_setup_i2c_bus	nvidia/nv_i2c.c	/^static int nvidia_setup_i2c_bus(struct nvidia_i2c_chan *chan, const char *name,$/;"	f	file:
nvidia_write_clut	nvidia/nvidia.c	/^static void nvidia_write_clut(struct nvidia_par *par,$/;"	f	file:
nvidia_write_regs	nvidia/nvidia.c	/^static void nvidia_write_regs(struct nvidia_par *par,$/;"	f	file:
nvidiafb-objs	nvidia/Makefile	/^nvidiafb-objs                    := $(nvidiafb-y)$/;"	m
nvidiafb-y	nvidia/Makefile	/^nvidiafb-y                       := nvidia.o nv_hw.o nv_setup.o \\$/;"	m
nvidiafb_blank	nvidia/nvidia.c	/^static int nvidiafb_blank(int blank, struct fb_info *info)$/;"	f	file:
nvidiafb_check_var	nvidia/nvidia.c	/^static int nvidiafb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
nvidiafb_copyarea	nvidia/nv_accel.c	/^void nvidiafb_copyarea(struct fb_info *info, const struct fb_copyarea *region)$/;"	f
nvidiafb_cursor	nvidia/nvidia.c	/^static int nvidiafb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
nvidiafb_default_var	nvidia/nvidia.c	/^static struct fb_var_screeninfo __devinitdata nvidiafb_default_var = {$/;"	v	typeref:struct:__devinitdata	file:
nvidiafb_driver	nvidia/nvidia.c	/^static struct pci_driver nvidiafb_driver = {$/;"	v	typeref:struct:pci_driver	file:
nvidiafb_exit	nvidia/nvidia.c	/^module_exit(nvidiafb_exit);$/;"	v
nvidiafb_exit	nvidia/nvidia.c	/^static void __exit nvidiafb_exit(void)$/;"	f	file:
nvidiafb_fillrect	nvidia/nv_accel.c	/^void nvidiafb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f
nvidiafb_fix	nvidia/nvidia.c	/^static struct fb_fix_screeninfo __devinitdata nvidiafb_fix = {$/;"	v	typeref:struct:__devinitdata	file:
nvidiafb_imageblit	nvidia/nv_accel.c	/^void nvidiafb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f
nvidiafb_init	nvidia/nvidia.c	/^module_init(nvidiafb_init);$/;"	v
nvidiafb_init	nvidia/nvidia.c	/^static int __devinit nvidiafb_init(void)$/;"	f	file:
nvidiafb_load_cursor_image	nvidia/nvidia.c	/^static void nvidiafb_load_cursor_image(struct nvidia_par *par, u8 * data8,$/;"	f	file:
nvidiafb_mono_color_expand	nvidia/nv_accel.c	/^static void nvidiafb_mono_color_expand(struct fb_info *info,$/;"	f	file:
nvidiafb_open	nvidia/nvidia.c	/^static int nvidiafb_open(struct fb_info *info, int user)$/;"	f	file:
nvidiafb_pan_display	nvidia/nvidia.c	/^static int nvidiafb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
nvidiafb_pci_tbl	nvidia/nvidia.c	/^static struct pci_device_id nvidiafb_pci_tbl[] = {$/;"	v	typeref:struct:pci_device_id	file:
nvidiafb_probe	nvidia/nvidia.c	/^static int __devinit nvidiafb_probe(struct pci_dev *pd,$/;"	f	file:
nvidiafb_release	nvidia/nvidia.c	/^static int nvidiafb_release(struct fb_info *info, int user)$/;"	f	file:
nvidiafb_remove	nvidia/nvidia.c	/^static void __devexit nvidiafb_remove(struct pci_dev *pd)$/;"	f	file:
nvidiafb_resume	nvidia/nvidia.c	/^static int nvidiafb_resume(struct pci_dev *dev)$/;"	f	file:
nvidiafb_resume	nvidia/nvidia.c	1093;"	d	file:
nvidiafb_safe_mode	nvidia/nv_accel.c	/^static inline void nvidiafb_safe_mode(struct fb_info *info)$/;"	f	file:
nvidiafb_set_par	nvidia/nvidia.c	/^static int nvidiafb_set_par(struct fb_info *info)$/;"	f	file:
nvidiafb_setcolreg	nvidia/nvidia.c	/^static int nvidiafb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
nvidiafb_setup	nvidia/nvidia.c	/^static int __devinit nvidiafb_setup(char *options)$/;"	f	file:
nvidiafb_suspend	nvidia/nvidia.c	/^static int nvidiafb_suspend(struct pci_dev *dev, pm_message_t mesg)$/;"	f	file:
nvidiafb_suspend	nvidia/nvidia.c	1092;"	d	file:
nvidiafb_sync	nvidia/nv_accel.c	/^int nvidiafb_sync(struct fb_info *info)$/;"	f
objs-yy	omap/Makefile	/^objs-yy := omapfb_main.o$/;"	m
of_node	aty/radeonfb.h	/^	struct device_node	*of_node;$/;"	m	struct:radeonfb_info	typeref:struct:radeonfb_info::device_node
of_node	sunxvr2500.c	/^	struct device_node	*of_node;$/;"	m	struct:s3d_info	typeref:struct:s3d_info::device_node	file:
of_node	sunxvr500.c	/^	struct device_node	*of_node;$/;"	m	struct:e3d_info	typeref:struct:e3d_info::device_node	file:
off_pitch	aty/atyfb.h	/^	u32 off_pitch;$/;"	m	struct:crtc
offb_blank	offb.c	/^static int offb_blank(int blank, struct fb_info *info)$/;"	f	file:
offb_init	offb.c	/^module_init(offb_init);$/;"	v
offb_init	offb.c	/^static int __init offb_init(void)$/;"	f	file:
offb_init_fb	offb.c	/^static void __init offb_init_fb(const char *name, const char *full_name,$/;"	f	file:
offb_init_nodriver	offb.c	/^static void __init offb_init_nodriver(struct device_node *dp, int no_real_node)$/;"	f	file:
offb_map_reg	offb.c	/^static void __iomem *offb_map_reg(struct device_node *np, int index,$/;"	f	file:
offb_ops	offb.c	/^static struct fb_ops offb_ops = {$/;"	v	typeref:struct:fb_ops	file:
offb_par	offb.c	/^struct offb_par {$/;"	s	file:
offb_setcolreg	offb.c	/^static int offb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
offbase	matrox/matroxfb_crtc2.h	/^		unsigned int 	offbase;$/;"	m	struct:matroxfb_dh_fb_info::__anon31
offscreen_x	sticore.h	/^	s16 offscreen_x;		\/* offset width in pixels *\/$/;"	m	struct:sti_glob_cfg
offscreen_x	sticore.h	/^	s16 offscreen_x;	\/* offscreen width in pixels *\/$/;"	m	struct:sti_conf_outptr
offscreen_y	sticore.h	/^	s16 offscreen_y;		\/* offset height in pixels *\/$/;"	m	struct:sti_glob_cfg
offscreen_y	sticore.h	/^	s16 offscreen_y;	\/* offscreen height in pixels *\/$/;"	m	struct:sti_conf_outptr
offset	aty/aty128fb.c	/^	u32 offset, offset_cntl;$/;"	m	struct:aty128_crtc	file:
offset	i810/i810.h	/^	u32 offset;$/;"	m	struct:heap_data
offset	intelfb/intelfb.h	/^	u32 offset;		\/* in GATT pages *\/$/;"	m	struct:intelfb_heap_data
offset	omap/blizzard.c	/^	unsigned long offset;$/;"	m	struct:plane_info	file:
offset	platinumfb.h	/^	unsigned char offset[3];$/;"	m	struct:platinum_regvals
offset	ps3fb.c	/^	u32 offset;$/;"	m	struct:display_head	file:
offset	sis/sis.h	/^	u32            offset;$/;"	m	struct:SIS_OH
offset	sticore.h	/^		u32 offset	: 14;	\/* offset in 4kbyte page *\/$/;"	m	struct:region::__anon40
offset0	riva/riva_hw.h	/^    U032 offset0;$/;"	m	struct:_riva_hw_state
offset1	riva/riva_hw.h	/^    U032 offset1;$/;"	m	struct:_riva_hw_state
offset2	riva/riva_hw.h	/^    U032 offset2;$/;"	m	struct:_riva_hw_state
offset3	riva/riva_hw.h	/^    U032 offset3;$/;"	m	struct:_riva_hw_state
offset_Zurac	sis/initdef.h	574;"	d
offset_cntl	aty/aty128fb.c	/^	u32 offset, offset_cntl;$/;"	m	struct:aty128_crtc	file:
offsize	9331/jz4750_lcd.h	/^	unsigned int offsize;       	\/* Stride Offsize(in word) *\/$/;"	m	struct:jz4750_lcd_dma_desc
offsize	jz4750_lcd.h	/^	unsigned int offsize;       	\/* Stride Offsize(in word) *\/$/;"	m	struct:jz4750_lcd_dma_desc
offsize	l009_bak/jz4750_lcd.h	/^	unsigned int offsize;       	\/* Stride Offsize(in word) *\/$/;"	m	struct:jz4750_lcd_dma_desc
offx	cg6.c	/^	u32	offx, offy;$/;"	m	struct:cg6_fbc	file:
offy	cg6.c	/^	u32	offx, offy;$/;"	m	struct:cg6_fbc	file:
oh_free	sis/sis.h	/^	struct SIS_OH	oh_free;$/;"	m	struct:SIS_HEAP	typeref:struct:SIS_HEAP::SIS_OH
oh_used	sis/sis.h	/^	struct SIS_OH	oh_used;$/;"	m	struct:SIS_HEAP	typeref:struct:SIS_HEAP::SIS_OH
omap1_ext_if	omap/sossi.c	/^struct lcd_ctrl_extif omap1_ext_if = {$/;"	v	typeref:struct:lcd_ctrl_extif
omap1_int_ctrl	omap/lcdc.c	/^const struct lcd_ctrl omap1_int_ctrl = {$/;"	v	typeref:struct:lcd_ctrl
omap2_ext_if	omap/rfbi.c	/^const struct lcd_ctrl_extif omap2_ext_if = {$/;"	v	typeref:struct:lcd_ctrl_extif
omap2_int_ctrl	omap/dispc.c	/^const struct lcd_ctrl omap2_int_ctrl = {$/;"	v	typeref:struct:lcd_ctrl
omap_dispc_cleanup	omap/dispc.c	/^static void omap_dispc_cleanup(void)$/;"	f	file:
omap_dispc_disable_irqs	omap/dispc.c	/^EXPORT_SYMBOL(omap_dispc_disable_irqs);$/;"	v
omap_dispc_disable_irqs	omap/dispc.c	/^void omap_dispc_disable_irqs(int irq_mask)$/;"	f
omap_dispc_enable_digit_out	omap/dispc.c	/^EXPORT_SYMBOL(omap_dispc_enable_digit_out);$/;"	v
omap_dispc_enable_digit_out	omap/dispc.c	/^void omap_dispc_enable_digit_out(int enable)$/;"	f
omap_dispc_enable_irqs	omap/dispc.c	/^EXPORT_SYMBOL(omap_dispc_enable_irqs);$/;"	v
omap_dispc_enable_irqs	omap/dispc.c	/^void omap_dispc_enable_irqs(int irq_mask)$/;"	f
omap_dispc_enable_lcd_out	omap/dispc.c	/^EXPORT_SYMBOL(omap_dispc_enable_lcd_out);$/;"	v
omap_dispc_enable_lcd_out	omap/dispc.c	/^void omap_dispc_enable_lcd_out(int enable)$/;"	f
omap_dispc_enable_plane	omap/dispc.c	/^static int omap_dispc_enable_plane(int plane, int enable)$/;"	f	file:
omap_dispc_free_irq	omap/dispc.c	/^EXPORT_SYMBOL(omap_dispc_free_irq);$/;"	v
omap_dispc_free_irq	omap/dispc.c	/^void omap_dispc_free_irq(void)$/;"	f
omap_dispc_get_caps	omap/dispc.c	/^static void omap_dispc_get_caps(int plane, struct omapfb_caps *caps)$/;"	f	file:
omap_dispc_get_color_key	omap/dispc.c	/^static int omap_dispc_get_color_key(struct omapfb_color_key *ck)$/;"	f	file:
omap_dispc_get_update_mode	omap/dispc.c	/^static enum omapfb_update_mode omap_dispc_get_update_mode(void)$/;"	f	file:
omap_dispc_init	omap/dispc.c	/^static int omap_dispc_init(struct omapfb_device *fbdev, int ext_mode,$/;"	f	file:
omap_dispc_irq_handler	omap/dispc.c	/^static irqreturn_t omap_dispc_irq_handler(int irq, void *dev)$/;"	f	file:
omap_dispc_mmap_user	omap/dispc.c	/^static int omap_dispc_mmap_user(struct fb_info *info,$/;"	f	file:
omap_dispc_request_irq	omap/dispc.c	/^EXPORT_SYMBOL(omap_dispc_request_irq);$/;"	v
omap_dispc_request_irq	omap/dispc.c	/^int omap_dispc_request_irq(void (*callback)(void *data), void *data)$/;"	f
omap_dispc_resume	omap/dispc.c	/^static void omap_dispc_resume(void)$/;"	f	file:
omap_dispc_set_color_key	omap/dispc.c	/^static int omap_dispc_set_color_key(struct omapfb_color_key *ck)$/;"	f	file:
omap_dispc_set_digit_size	omap/dispc.c	/^EXPORT_SYMBOL(omap_dispc_set_digit_size);$/;"	v
omap_dispc_set_digit_size	omap/dispc.c	/^void omap_dispc_set_digit_size(int x, int y)$/;"	f
omap_dispc_set_lcd_size	omap/dispc.c	/^EXPORT_SYMBOL(omap_dispc_set_lcd_size);$/;"	v
omap_dispc_set_lcd_size	omap/dispc.c	/^void omap_dispc_set_lcd_size(int x, int y)$/;"	f
omap_dispc_set_scale	omap/dispc.c	/^static int omap_dispc_set_scale(int plane,$/;"	f	file:
omap_dispc_set_update_mode	omap/dispc.c	/^static int omap_dispc_set_update_mode(enum omapfb_update_mode mode)$/;"	f	file:
omap_dispc_setup_mem	omap/dispc.c	/^static int omap_dispc_setup_mem(int plane, size_t size, int mem_type,$/;"	f	file:
omap_dispc_setup_plane	omap/dispc.c	/^static int omap_dispc_setup_plane(int plane, int channel_out,$/;"	f	file:
omap_dispc_suspend	omap/dispc.c	/^static void omap_dispc_suspend(void)$/;"	f	file:
omap_dispc_update_window	omap/dispc.c	/^static int omap_dispc_update_window(struct fb_info *fbi,$/;"	f	file:
omap_lcd_controller	omap/lcdc.c	/^static struct omap_lcd_controller {$/;"	s	file:
omap_lcdc_cleanup	omap/lcdc.c	/^static void omap_lcdc_cleanup(void)$/;"	f	file:
omap_lcdc_enable_plane	omap/lcdc.c	/^static int omap_lcdc_enable_plane(int plane, int enable)$/;"	f	file:
omap_lcdc_free_dma_callback	omap/lcdc.c	/^EXPORT_SYMBOL(omap_lcdc_free_dma_callback);$/;"	v
omap_lcdc_free_dma_callback	omap/lcdc.c	/^void omap_lcdc_free_dma_callback(void)$/;"	f
omap_lcdc_get_caps	omap/lcdc.c	/^static void omap_lcdc_get_caps(int plane, struct omapfb_caps *caps)$/;"	f	file:
omap_lcdc_get_update_mode	omap/lcdc.c	/^static enum omapfb_update_mode omap_lcdc_get_update_mode(void)$/;"	f	file:
omap_lcdc_init	omap/lcdc.c	/^static int omap_lcdc_init(struct omapfb_device *fbdev, int ext_mode,$/;"	f	file:
omap_lcdc_resume	omap/lcdc.c	/^static void omap_lcdc_resume(void)$/;"	f	file:
omap_lcdc_set_dma_callback	omap/lcdc.c	/^EXPORT_SYMBOL(omap_lcdc_set_dma_callback);$/;"	v
omap_lcdc_set_dma_callback	omap/lcdc.c	/^int omap_lcdc_set_dma_callback(void (*callback)(void *data), void *data)$/;"	f
omap_lcdc_set_update_mode	omap/lcdc.c	/^static int omap_lcdc_set_update_mode(enum omapfb_update_mode mode)$/;"	f	file:
omap_lcdc_setcolreg	omap/lcdc.c	/^static int omap_lcdc_setcolreg(u_int regno, u16 red, u16 green, u16 blue,$/;"	f	file:
omap_lcdc_setup_plane	omap/lcdc.c	/^static int omap_lcdc_setup_plane(int plane, int channel_out,$/;"	f	file:
omap_lcdc_suspend	omap/lcdc.c	/^static void omap_lcdc_suspend(void)$/;"	f	file:
omapfb-objs	omap/Makefile	/^omapfb-objs := $(objs-yy)$/;"	m
omapfb_blank	omap/omapfb_main.c	/^static int omapfb_blank(int blank, struct fb_info *fbi)$/;"	f	file:
omapfb_check_var	omap/omapfb_main.c	/^static int omapfb_check_var(struct fb_var_screeninfo *var, struct fb_info *fbi)$/;"	f	file:
omapfb_cleanup	omap/omapfb_main.c	/^module_exit(omapfb_cleanup);$/;"	v
omapfb_cleanup	omap/omapfb_main.c	/^static void __exit omapfb_cleanup(void)$/;"	f	file:
omapfb_client_list	omap/omapfb_main.c	/^static struct blocking_notifier_head omapfb_client_list[OMAPFB_PLANE_NUM];$/;"	v	typeref:struct:blocking_notifier_head	file:
omapfb_dev	omap/omapfb_main.c	/^static struct omapfb_device	*omapfb_dev;$/;"	v	typeref:struct:omapfb_device	file:
omapfb_do_probe	omap/omapfb_main.c	/^static int omapfb_do_probe(struct platform_device *pdev,$/;"	f	file:
omapfb_driver	omap/omapfb_main.c	/^static struct platform_driver omapfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
omapfb_find_ctrl	omap/omapfb_main.c	/^static int omapfb_find_ctrl(struct omapfb_device *fbdev)$/;"	f	file:
omapfb_free_resources	omap/omapfb_main.c	/^static void omapfb_free_resources(struct omapfb_device *fbdev, int state)$/;"	f	file:
omapfb_get_caps	omap/omapfb_main.c	/^static void omapfb_get_caps(struct omapfb_device *fbdev, int plane,$/;"	f	file:
omapfb_get_color_key	omap/omapfb_main.c	/^static int omapfb_get_color_key(struct omapfb_device *fbdev,$/;"	f	file:
omapfb_get_update_mode	omap/omapfb_main.c	/^static enum omapfb_update_mode omapfb_get_update_mode(struct omapfb_device *fbdev)$/;"	f	file:
omapfb_init	omap/omapfb_main.c	/^module_init(omapfb_init);$/;"	v
omapfb_init	omap/omapfb_main.c	/^static int __init omapfb_init(void)$/;"	f	file:
omapfb_init_notifier	omap/omapfb_main.c	/^static void omapfb_init_notifier(void)$/;"	f	file:
omapfb_ioctl	omap/omapfb_main.c	/^static int omapfb_ioctl(struct fb_info *fbi, unsigned int cmd,$/;"	f	file:
omapfb_mirror	omap/omapfb_main.c	/^static int omapfb_mirror(struct fb_info *fbi, int mirror)$/;"	f	file:
omapfb_mmap	omap/omapfb_main.c	/^static int omapfb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
omapfb_notify_clients	omap/omapfb_main.c	/^EXPORT_SYMBOL(omapfb_notify_clients);$/;"	v
omapfb_notify_clients	omap/omapfb_main.c	/^void omapfb_notify_clients(struct omapfb_device *fbdev, unsigned long event)$/;"	f
omapfb_open	omap/omapfb_main.c	/^static int omapfb_open(struct fb_info *info, int user)$/;"	f	file:
omapfb_ops	omap/omapfb_main.c	/^static struct fb_ops omapfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
omapfb_pan_display	omap/omapfb_main.c	/^static int omapfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
omapfb_probe	omap/omapfb_main.c	/^static int omapfb_probe(struct platform_device *pdev)$/;"	f	file:
omapfb_query_mem	omap/omapfb_main.c	/^static int omapfb_query_mem(struct fb_info *fbi, struct omapfb_mem_info *mi)$/;"	f	file:
omapfb_query_plane	omap/omapfb_main.c	/^static int omapfb_query_plane(struct fb_info *fbi, struct omapfb_plane_info *pi)$/;"	f	file:
omapfb_register_client	omap/omapfb_main.c	/^EXPORT_SYMBOL(omapfb_register_client);$/;"	v
omapfb_register_client	omap/omapfb_main.c	/^int omapfb_register_client(struct omapfb_notifier_block *omapfb_nb,$/;"	f
omapfb_register_panel	omap/omapfb_main.c	/^void omapfb_register_panel(struct lcd_panel *panel)$/;"	f
omapfb_register_sysfs	omap/omapfb_main.c	/^static int omapfb_register_sysfs(struct omapfb_device *fbdev)$/;"	f	file:
omapfb_release	omap/omapfb_main.c	/^static int omapfb_release(struct fb_info *info, int user)$/;"	f	file:
omapfb_remove	omap/omapfb_main.c	/^static int omapfb_remove(struct platform_device *pdev)$/;"	f	file:
omapfb_resume	omap/omapfb_main.c	/^static int omapfb_resume(struct platform_device *pdev)$/;"	f	file:
omapfb_rotate	omap/omapfb_main.c	/^static void omapfb_rotate(struct fb_info *fbi, int rotate)$/;"	f	file:
omapfb_rqueue_lock	omap/omapfb_main.c	/^static void omapfb_rqueue_lock(struct omapfb_device *fbdev)$/;"	f	file:
omapfb_rqueue_unlock	omap/omapfb_main.c	/^static void omapfb_rqueue_unlock(struct omapfb_device *fbdev)$/;"	f	file:
omapfb_set_color_key	omap/omapfb_main.c	/^static int omapfb_set_color_key(struct omapfb_device *fbdev,$/;"	f	file:
omapfb_set_par	omap/omapfb_main.c	/^static int omapfb_set_par(struct fb_info *fbi)$/;"	f	file:
omapfb_set_update_mode	omap/omapfb_main.c	/^static int omapfb_set_update_mode(struct omapfb_device *fbdev,$/;"	f	file:
omapfb_setcmap	omap/omapfb_main.c	/^static int omapfb_setcmap(struct fb_cmap *cmap, struct fb_info *info)$/;"	f	file:
omapfb_setcolreg	omap/omapfb_main.c	/^static int omapfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
omapfb_setup	omap/omapfb_main.c	/^static int __init omapfb_setup(char *options)$/;"	f	file:
omapfb_setup_mem	omap/omapfb_main.c	/^static int omapfb_setup_mem(struct fb_info *fbi, struct omapfb_mem_info *mi)$/;"	f	file:
omapfb_setup_plane	omap/omapfb_main.c	/^static int omapfb_setup_plane(struct fb_info *fbi, struct omapfb_plane_info *pi)$/;"	f	file:
omapfb_show_bklight_level	omap/omapfb_main.c	/^static ssize_t omapfb_show_bklight_level(struct device *dev,$/;"	f	file:
omapfb_show_bklight_max	omap/omapfb_main.c	/^static ssize_t omapfb_show_bklight_max(struct device *dev,$/;"	f	file:
omapfb_show_caps_num	omap/omapfb_main.c	/^static ssize_t omapfb_show_caps_num(struct device *dev,$/;"	f	file:
omapfb_show_caps_text	omap/omapfb_main.c	/^static ssize_t omapfb_show_caps_text(struct device *dev,$/;"	f	file:
omapfb_show_ctrl_name	omap/omapfb_main.c	/^static ssize_t omapfb_show_ctrl_name(struct device *dev,$/;"	f	file:
omapfb_show_panel_name	omap/omapfb_main.c	/^static ssize_t omapfb_show_panel_name(struct device *dev,$/;"	f	file:
omapfb_store_bklight_level	omap/omapfb_main.c	/^static ssize_t omapfb_store_bklight_level(struct device *dev,$/;"	f	file:
omapfb_suspend	omap/omapfb_main.c	/^static int omapfb_suspend(struct platform_device *pdev, pm_message_t mesg)$/;"	f	file:
omapfb_sync	omap/omapfb_main.c	/^static void omapfb_sync(struct fb_info *fbi)$/;"	f	file:
omapfb_unregister_client	omap/omapfb_main.c	/^EXPORT_SYMBOL(omapfb_unregister_client);$/;"	v
omapfb_unregister_client	omap/omapfb_main.c	/^int omapfb_unregister_client(struct omapfb_notifier_block *omapfb_nb)$/;"	f
omapfb_unregister_sysfs	omap/omapfb_main.c	/^static void omapfb_unregister_sysfs(struct omapfb_device *fbdev)$/;"	f	file:
omapfb_update_full_screen	omap/omapfb_main.c	/^static int omapfb_update_full_screen(struct fb_info *fbi)$/;"	f	file:
omapfb_update_win	omap/omapfb_main.c	/^static int omapfb_update_win(struct fb_info *fbi,$/;"	f	file:
omapfb_update_window_async	omap/omapfb_main.c	/^EXPORT_SYMBOL(omapfb_update_window_async);$/;"	v
omapfb_update_window_async	omap/omapfb_main.c	/^int omapfb_update_window_async(struct fb_info *fbi,$/;"	f
omapfb_write_first_pixel	omap/omapfb_main.c	/^EXPORT_SYMBOL(omapfb_write_first_pixel);$/;"	v
omapfb_write_first_pixel	omap/omapfb_main.c	/^void omapfb_write_first_pixel(struct omapfb_device *fbdev, u16 pixval)$/;"	f
on	pmag-aa-fb.c	/^	int on;$/;"	m	struct:aafb_cursor	file:
one_clk_invalidate_pulse	w100fb.h	/^	u32 one_clk_invalidate_pulse     : 1;$/;"	m	struct:cif_read_dbg_t
onscreen_x	sticore.h	/^	s16 onscreen_x;			\/* screen width in pixels *\/$/;"	m	struct:sti_glob_cfg
onscreen_x	sticore.h	/^	s16 onscreen_x;		\/* screen width in pixels *\/$/;"	m	struct:sti_conf_outptr
onscreen_y	sticore.h	/^	s16 onscreen_y;			\/* screen height in pixels *\/$/;"	m	struct:sti_glob_cfg
onscreen_y	sticore.h	/^	s16 onscreen_y;		\/* screen height in pixels *\/$/;"	m	struct:sti_conf_outptr
open	aty/atyfb.h	/^	int open;$/;"	m	struct:atyfb_par
open	intelfb/intelfb.h	/^	int open;$/;"	m	struct:intelfb_info
open_count	nvidia/nv_type.h	/^	u32 open_count;$/;"	m	struct:nvidia_par
open_count	savage/savagefb.h	/^	u32 open_count;$/;"	m	struct:savagefb_par
open_file_generic	mbx/mbxdebugfs.c	/^static int open_file_generic(struct inode *inode, struct file *file)$/;"	f	file:
open_lock	arkfb.c	/^	struct mutex open_lock;$/;"	m	struct:arkfb_info	typeref:struct:arkfb_info::mutex	file:
open_lock	i810/i810.h	/^	struct mutex		 open_lock;$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::mutex
open_lock	nvidia/nv_type.h	/^	struct mutex open_lock;$/;"	m	struct:nvidia_par	typeref:struct:nvidia_par::mutex
open_lock	riva/rivafb.h	/^	struct mutex open_lock;$/;"	m	struct:riva_par	typeref:struct:riva_par::mutex
open_lock	s3fb.c	/^	struct mutex open_lock;$/;"	m	struct:s3fb_info	typeref:struct:s3fb_info::mutex	file:
open_lock	savage/savagefb.h	/^	struct mutex open_lock;$/;"	m	struct:savagefb_par	typeref:struct:savagefb_par::mutex
open_lock	vga16fb.c	/^	struct mutex open_lock;$/;"	m	struct:vga16fb_par	typeref:struct:vga16fb_par::mutex	file:
open_lock	vt8623fb.c	/^	struct mutex open_lock;$/;"	m	struct:vt8623fb_info	typeref:struct:vt8623fb_info::mutex	file:
opencount	cirrusfb.c	/^static int opencount;$/;"	v	file:
ops	cyblafb.c	/^	struct fb_ops ops;$/;"	m	struct:cyblafb_par	typeref:struct:cyblafb_par::fb_ops	file:
ops	sm501fb.c	/^	struct fb_ops		 ops;$/;"	m	struct:sm501fb_par	typeref:struct:sm501fb_par::fb_ops	file:
opt	matrox/matroxfb_base.h	/^			u_int32_t	opt;$/;"	m	struct:matrox_fb_info::__anon23::__anon25
opt2	matrox/matroxfb_base.h	/^			u_int32_t	opt2;$/;"	m	struct:matrox_fb_info::__anon23::__anon25
opt3	matrox/matroxfb_base.h	/^			u_int32_t	opt3;$/;"	m	struct:matrox_fb_info::__anon23::__anon25
opt_mode	au1100fb.h	/^	char 	*opt_mode;$/;"	m	struct:au1100fb_drv_info
optionName	sis/sis_main.h	/^	char  *optionName;$/;"	m	struct:_customttable
option_precise_width	matrox/matroxfb_base.c	/^static int option_precise_width = 1;	\/* cannot be changed, option_precise_width==0 must imply noaccel *\/$/;"	v	file:
options	acornfb.c	/^static struct options {$/;"	s	file:
orSISIDXREG	sis/sis.h	357;"	d
orSISREG	sis/sis.h	333;"	d
order	vermilion/vermilion.h	/^	unsigned order;$/;"	m	struct:vram_area
osc0	pmagb-b-fb.c	/^	unsigned int osc0;$/;"	m	struct:pmagbbfb_par	file:
osc1	pmagb-b-fb.c	/^	unsigned int osc1;$/;"	m	struct:pmagbbfb_par	file:
osc_en	w100fb.h	/^	u32 osc_en           : 1;$/;"	m	struct:clk_pin_cntl_t
osc_gain	w100fb.h	/^	u32 osc_gain         : 5;$/;"	m	struct:clk_pin_cntl_t
osd	9331/jz4750_lcd.h	/^	struct jz4750lcd_osd_t osd;$/;"	m	struct:jz4750lcd_info	typeref:struct:jz4750lcd_info::jz4750lcd_osd_t
osd	jz4750_lcd.h	/^	struct jz4750lcd_osd_t osd;$/;"	m	struct:jz4750lcd_info	typeref:struct:jz4750lcd_info::jz4750lcd_osd_t
osd	l009_bak/jz4750_lcd.h	/^	struct jz4750lcd_osd_t osd;$/;"	m	struct:jz4750lcd_info	typeref:struct:jz4750lcd_info::jz4750lcd_osd_t
osd_cfg	9331/jz4750_lcd.h	/^	unsigned int osd_cfg;	\/* OSDEN, ALHPAEN, F0EN, F1EN, etc *\/$/;"	m	struct:jz4750lcd_osd_t
osd_cfg	jz4750_lcd.h	/^	unsigned int osd_cfg;	\/* OSDEN, ALHPAEN, F0EN, F1EN, etc *\/$/;"	m	struct:jz4750lcd_osd_t
osd_cfg	l009_bak/jz4750_lcd.h	/^	unsigned int osd_cfg;	\/* OSDEN, ALHPAEN, F0EN, F1EN, etc *\/$/;"	m	struct:jz4750lcd_osd_t
osd_ctrl	9331/jz4750_lcd.h	/^	unsigned int osd_ctrl;	\/* IPUEN, OSDBPP, etc *\/$/;"	m	struct:jz4750lcd_osd_t
osd_ctrl	jz4750_lcd.h	/^	unsigned int osd_ctrl;	\/* IPUEN, OSDBPP, etc *\/$/;"	m	struct:jz4750lcd_osd_t
osd_ctrl	l009_bak/jz4750_lcd.h	/^	unsigned int osd_ctrl;	\/* IPUEN, OSDBPP, etc *\/$/;"	m	struct:jz4750lcd_osd_t
osk_panel	omap/lcd_osk.c	/^struct lcd_panel osk_panel = {$/;"	v	typeref:struct:lcd_panel
osk_panel_cleanup	omap/lcd_osk.c	/^static void osk_panel_cleanup(struct lcd_panel *panel)$/;"	f	file:
osk_panel_disable	omap/lcd_osk.c	/^static void osk_panel_disable(struct lcd_panel *panel)$/;"	f	file:
osk_panel_driver	omap/lcd_osk.c	/^struct platform_driver osk_panel_driver = {$/;"	v	typeref:struct:platform_driver
osk_panel_drv_cleanup	omap/lcd_osk.c	/^module_exit(osk_panel_drv_cleanup);$/;"	v
osk_panel_drv_cleanup	omap/lcd_osk.c	/^static void osk_panel_drv_cleanup(void)$/;"	f	file:
osk_panel_drv_init	omap/lcd_osk.c	/^module_init(osk_panel_drv_init);$/;"	v
osk_panel_drv_init	omap/lcd_osk.c	/^static int osk_panel_drv_init(void)$/;"	f	file:
osk_panel_enable	omap/lcd_osk.c	/^static int osk_panel_enable(struct lcd_panel *panel)$/;"	f	file:
osk_panel_get_caps	omap/lcd_osk.c	/^static unsigned long osk_panel_get_caps(struct lcd_panel *panel)$/;"	f	file:
osk_panel_init	omap/lcd_osk.c	/^static int osk_panel_init(struct lcd_panel *panel, struct omapfb_device *fbdev)$/;"	f	file:
osk_panel_probe	omap/lcd_osk.c	/^static int osk_panel_probe(struct platform_device *pdev)$/;"	f	file:
osk_panel_remove	omap/lcd_osk.c	/^static int osk_panel_remove(struct platform_device *pdev)$/;"	f	file:
osk_panel_resume	omap/lcd_osk.c	/^static int osk_panel_resume(struct platform_device *pdev)$/;"	f	file:
osk_panel_suspend	omap/lcd_osk.c	/^static int osk_panel_suspend(struct platform_device *pdev, pm_message_t mesg)$/;"	f	file:
out	jz4750_ipu.h	/^	unsigned int out;$/;"	m	struct:YuvStride
out32	cyblafb.c	110;"	d	file:
out8	cyblafb.c	109;"	d	file:
outDAC1064	matrox/matroxfb_DAC1064.c	23;"	d	file:
outSISIDXREG	sis/sis.h	351;"	d
outSISREG	sis/sis.h	331;"	d
outTi3026	matrox/matroxfb_Ti3026.c	88;"	d	file:
out_buf_p	jz4750_ipu.h	/^	unsigned int		out_buf_p;$/;"	m	struct:ipu_img_param_t
out_buf_v	jz4750_ipu.h	/^	unsigned char*		out_buf_v;$/;"	m	struct:ipu_img_param_t
out_height	jz4750_ipu.h	/^	unsigned int		out_height;$/;"	m	struct:ipu_img_param_t
out_height	omap/blizzard.c	/^	int	out_width, out_height;$/;"	m	struct:update_param	file:
out_height	omap/blizzard.c	/^	int out_width, out_height;$/;"	m	struct:plane_info	file:
out_n	jz4750_ipu.h	/^   unsigned short int out_n;$/;"	m	struct:__anon109
out_t_addr	jz4750_ipu.h	/^	unsigned char*		out_t_addr;$/;"	m	struct:ipu_img_param_t
out_width	jz4750_ipu.h	/^	unsigned int		out_width;$/;"	m	struct:ipu_img_param_t
out_width	omap/blizzard.c	/^	int	out_width, out_height;$/;"	m	struct:update_param	file:
out_width	omap/blizzard.c	/^	int out_width, out_height;$/;"	m	struct:plane_info	file:
out_x	jz4750_ipu.h	/^	unsigned int		out_x;$/;"	m	struct:ipu_img_param_t
out_x	omap/blizzard.c	/^	int	out_x, out_y;$/;"	m	struct:update_param	file:
out_y	jz4750_ipu.h	/^	unsigned int		out_y;$/;"	m	struct:ipu_img_param_t
out_y	omap/blizzard.c	/^	int	out_x, out_y;$/;"	m	struct:update_param	file:
outmask	au1200fb.h	/^	volatile uint32	outmask;$/;"	m	struct:au1200_lcd
outp_rgb666	bf54x-lq043fb.c	/^static int outp_rgb666;$/;"	v	file:
outptr	sticore.h	/^	struct sti_conf_outptr outptr; \/* configuration *\/$/;"	m	struct:sti_struct	typeref:struct:sti_struct::sti_conf_outptr
outptr_ext	sticore.h	/^	struct sti_conf_outptr_ext outptr_ext;$/;"	m	struct:sti_struct	typeref:struct:sti_struct::sti_conf_outptr_ext
output	geode/lxfb.h	/^	int output;$/;"	m	struct:lxfb_par
output	intelfb/intelfb.h	/^	struct intelfb_output_rec output[MAX_OUTPUTS];$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::intelfb_output_rec
output	matrox/matroxfb_base.h	/^		      } output;$/;"	m	struct:matrox_bios	typeref:struct:matrox_bios::__anon8
output	matrox/matroxfb_base.h	/^	struct matrox_altout*	output;$/;"	m	struct:matrox_fb_info::__anon13	typeref:struct:matrox_fb_info::__anon13::matrox_altout
output_desc	matrox/matroxfb_g450.c	/^struct output_desc {$/;"	s	file:
output_mode	jz4750_ipu.h	/^	unsigned int		output_mode;			\/\/ IPU output mode: fb0, fb1, fg1, alpha, colorkey ...$/;"	m	struct:ipu_img_param_t
outputs	matrox/matroxfb_base.c	/^static char outputs[8];			\/* "matrox:outputs:xxx" *\/$/;"	v	file:
outputs	matrox/matroxfb_base.h	/^			      } outputs[MATROXFB_MAX_OUTPUTS];$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon13
ov0_scale_cntl	aty/radeonfb.h	/^	u32		ov0_scale_cntl;$/;"	m	struct:radeon_regs
ovlHeight	kyro/STG4000OverlayDevice.c	/^static u32 ovlWidth, ovlHeight, ovlStride;$/;"	v	file:
ovlLinear	kyro/STG4000OverlayDevice.c	/^static int ovlLinear;$/;"	v	file:
ovlStride	kyro/STG4000OverlayDevice.c	/^static u32 ovlWidth, ovlHeight, ovlStride;$/;"	v	file:
ovlWidth	kyro/STG4000OverlayDevice.c	/^static u32 ovlWidth, ovlHeight, ovlStride;$/;"	v	file:
ovr_clr	aty/radeonfb.h	/^	u32		ovr_clr;$/;"	m	struct:radeon_regs
ovr_wid_left_right	aty/radeonfb.h	/^	u32		ovr_wid_left_right;$/;"	m	struct:radeon_regs
ovr_wid_top_bottom	aty/radeonfb.h	/^	u32		ovr_wid_top_bottom;$/;"	m	struct:radeon_regs
ovract	i810/i810.h	/^	u32 ovract;$/;"	m	struct:i810fb_par
ovsc_addlen	atafb.c	/^static int ovsc_offset, ovsc_addlen;$/;"	v	file:
ovsc_offset	atafb.c	/^static int ovsc_offset, ovsc_addlen;$/;"	v	file:
p	acornfb.h	/^	u_int	p;$/;"	m	union:palette
p	console/fbcon.h	/^	struct display *p;$/;"	m	struct:fbcon_ops	typeref:struct:fbcon_ops::display
p	mbx/mbxfb.c	/^	u8 p;$/;"	m	struct:pixclock_div	file:
p2_01	sis/sis.h	/^	u8		p2_1f,p2_20,p2_2b,p2_42,p2_43,p2_01,p2_02;$/;"	m	struct:sis_video_info
p2_02	sis/sis.h	/^	u8		p2_1f,p2_20,p2_2b,p2_42,p2_43,p2_01,p2_02;$/;"	m	struct:sis_video_info
p2_1f	sis/sis.h	/^	u8		p2_1f,p2_20,p2_2b,p2_42,p2_43,p2_01,p2_02;$/;"	m	struct:sis_video_info
p2_20	sis/sis.h	/^	u8		p2_1f,p2_20,p2_2b,p2_42,p2_43,p2_01,p2_02;$/;"	m	struct:sis_video_info
p2_2b	sis/sis.h	/^	u8		p2_1f,p2_20,p2_2b,p2_42,p2_43,p2_01,p2_02;$/;"	m	struct:sis_video_info
p2_42	sis/sis.h	/^	u8		p2_1f,p2_20,p2_2b,p2_42,p2_43,p2_01,p2_02;$/;"	m	struct:sis_video_info
p2_43	sis/sis.h	/^	u8		p2_1f,p2_20,p2_2b,p2_42,p2_43,p2_01,p2_02;$/;"	m	struct:sis_video_info
p2pll_div_0	aty/radeonfb.h	/^	u32		p2pll_div_0;$/;"	m	struct:radeon_regs
p2pll_ref_div	aty/radeonfb.h	/^	u32		p2pll_ref_div;$/;"	m	struct:radeon_regs
p9100_blank	p9100.c	/^p9100_blank(int blank, struct fb_info *info)$/;"	f	file:
p9100_cmd_parameng	p9100.c	/^struct p9100_cmd_parameng {$/;"	s	file:
p9100_driver	p9100.c	/^static struct of_platform_driver p9100_driver = {$/;"	v	typeref:struct:of_platform_driver	file:
p9100_exit	p9100.c	/^module_exit(p9100_exit);$/;"	v
p9100_exit	p9100.c	/^static void __exit p9100_exit(void)$/;"	f	file:
p9100_init	p9100.c	/^module_init(p9100_init);$/;"	v
p9100_init	p9100.c	/^static int __init p9100_init(void)$/;"	f	file:
p9100_init_fix	p9100.c	/^static void p9100_init_fix(struct fb_info *info, int linebytes, struct device_node *dp)$/;"	f	file:
p9100_ioctl	p9100.c	/^static int p9100_ioctl(struct fb_info *info, unsigned int cmd,$/;"	f	file:
p9100_match	p9100.c	/^static struct of_device_id p9100_match[] = {$/;"	v	typeref:struct:of_device_id	file:
p9100_mmap	p9100.c	/^static int p9100_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
p9100_mmap_map	p9100.c	/^static struct sbus_mmap_map p9100_mmap_map[] = {$/;"	v	typeref:struct:sbus_mmap_map	file:
p9100_ops	p9100.c	/^static struct fb_ops p9100_ops = {$/;"	v	typeref:struct:fb_ops	file:
p9100_par	p9100.c	/^struct p9100_par {$/;"	s	file:
p9100_probe	p9100.c	/^static int __devinit p9100_probe(struct of_device *op, const struct of_device_id *match)$/;"	f	file:
p9100_regs	p9100.c	/^struct p9100_regs {$/;"	s	file:
p9100_remove	p9100.c	/^static int __devexit p9100_remove(struct of_device *op)$/;"	f	file:
p9100_setcolreg	p9100.c	/^static int p9100_setcolreg(unsigned regno,$/;"	f	file:
pSTGReg	kyro/fbdev.c	/^	STG4000REG __iomem *pSTGReg;	\/* Virtual address of PCI register region *\/$/;"	m	struct:__anon137	file:
pSiS_OutputSelect	sis/vstruct.h	/^	const unsigned char		*pSiS_OutputSelect;$/;"	m	struct:SiS_Private
pSiS_SoftSetting	sis/vstruct.h	/^	const unsigned char		*pSiS_SoftSetting;$/;"	m	struct:SiS_Private
p_inc_hi	intelfb/intelfbhw.c	/^	int p_inc_lo, p_inc_hi;$/;"	m	struct:pll_min_max	file:
p_inc_lo	intelfb/intelfbhw.c	/^	int p_inc_lo, p_inc_hi;$/;"	m	struct:pll_min_max	file:
p_transition_clk	intelfb/intelfbhw.c	/^	int min_vco, max_vco, p_transition_clk, ref_clk;$/;"	m	struct:pll_min_max	file:
pa_risx_addrs	sticore.h	/^	u32 pa_risx_addrs[7];$/;"	m	struct:sti_rom
pa_sti_driver	console/sticore.c	/^static struct parisc_driver pa_sti_driver = {$/;"	v	typeref:struct:parisc_driver	file:
pack_wr_data	w100fb.h	/^	unsigned char pack_wr_data       : 1;$/;"	m	struct:cpu_defaults_t
packer_timeout_count	w100fb.h	/^	u32 packer_timeout_count          : 2;$/;"	m	struct:cif_write_dbg_t
pad	aty/radeonfb.h	/^	struct { u8 red, green, blue, pad; }$/;"	m	struct:radeonfb_info::__anon105
pad	controlfb.h	/^	char pad[12];$/;"	m	struct:preg
pad	macfb.c	/^	char pad[3];$/;"	m	struct:__anon90	file:
pad	platinumfb.h	/^	char pad[12];$/;"	m	struct:preg
pad	pnx4008/dum.h	/^	int pad;$/;"	m	struct:dum_ch_setup
pad	sticore.h	/^	u32 pad	: 14;		\/* pad to word boundary *\/$/;"	m	struct:sti_init_flags
pad	sticore.h	/^	u32 pad : 28;		\/* pad to word boundary *\/$/;"	m	struct:sti_blkmv_flags
pad	sticore.h	/^	u32 pad : 30;		\/* pad to word boundary *\/$/;"	m	struct:sti_font_flags
pad	sticore.h	/^	u32 pad : 31;		\/* pad to word boundary *\/$/;"	m	struct:sti_conf_flags
pad	sticore.h	/^	u8  pad[1];		\/* pad to word boundary *\/$/;"	m	struct:sti_init_inptr_ext
pad	valkyriefb.h	/^	char pad[VALKYRIE_REG_PADSIZE];$/;"	m	struct:vpreg
pad0	bt431.h	/^	u16 pad0;$/;"	m	struct:bt431_regs
pad0	bt455.h	/^	u8 pad0[3];$/;"	m	struct:bt455_regs
pad1	bt431.h	/^	u16 pad1;$/;"	m	struct:bt431_regs
pad1	bt455.h	/^	u8 pad1[3];$/;"	m	struct:bt455_regs
pad1	controlfb.h	/^	char pad1[15];$/;"	m	struct:cmap_regs
pad1	macfb.c	/^	char    pad1[0x40];$/;"	m	struct:__anon95	file:
pad1	macfb.c	/^	char pad1[0x200200];$/;"	m	struct:mdc_cmap_regs	file:
pad1	macfb.c	/^	char pad1[0x90018];$/;"	m	struct:toby_cmap_regs	file:
pad1	macfb.c	/^	char pad1[0xe0e000];$/;"	m	struct:jet_cmap_regs	file:
pad1	macfb.c	/^	char pad1[3]; \/* word aligned *\/$/;"	m	struct:__anon92	file:
pad1	macfb.c	/^	unsigned char pad1[15];$/;"	m	struct:__anon94	file:
pad1	macfb.c	/^	unsigned long pad1[3];$/;"	m	struct:__anon93	file:
pad1	platinumfb.h	/^	char pad1[15];$/;"	m	struct:cmap_regs
pad1	valkyriefb.h	/^	char pad1[VALKYRIE_REG_PADSIZE];$/;"	m	struct:cmap_regs
pad2	bt431.h	/^	u16 pad2;$/;"	m	struct:bt431_regs
pad2	bt455.h	/^	u8 pad2[3];$/;"	m	struct:bt455_regs
pad2	controlfb.h	/^	char pad2[15];$/;"	m	struct:cmap_regs
pad2	macfb.c	/^	char pad2[3]; \/* word aligned *\/$/;"	m	struct:__anon92	file:
pad2	macfb.c	/^	char pad2[3];$/;"	m	struct:toby_cmap_regs	file:
pad2	macfb.c	/^	char pad2[6];$/;"	m	struct:mdc_cmap_regs	file:
pad2	macfb.c	/^	unsigned char pad2[15];$/;"	m	struct:__anon94	file:
pad2	macfb.c	/^	unsigned char pad2[3];$/;"	m	struct:__anon93	file:
pad2	macfb.c	/^        char    pad2;$/;"	m	struct:__anon95	file:
pad2	platinumfb.h	/^	char pad2[15];$/;"	m	struct:cmap_regs
pad2	stifb.c	/^	__s16	pad2[15];$/;"	m	struct:__anon112	file:
pad3	bt431.h	/^	u16 pad3;$/;"	m	struct:bt431_regs
pad3	bt455.h	/^	u8 pad3[3];$/;"	m	struct:bt455_regs
pad3	controlfb.h	/^	char pad3[15];$/;"	m	struct:cmap_regs
pad3	macfb.c	/^	unsigned char pad3[7];$/;"	m	struct:__anon94	file:
pad3	macfb.c	/^        char	pad3[0x3];$/;"	m	struct:__anon95	file:
pad3	platinumfb.h	/^	char pad3[15];$/;"	m	struct:cmap_regs
pad3	stifb.c	/^	__s32	pad3[11];$/;"	m	struct:__anon112	file:
pad4	controlfb.h	/^	char pad4[15];$/;"	m	struct:cmap_regs
pad4	platinumfb.h	/^	char pad4[15];$/;"	m	struct:cmap_regs
page_cnt	omap/dispc.c	/^	unsigned	page_cnt;$/;"	m	struct:resmap	file:
page_width	9331/jz4750_lcd.h	/^	unsigned int page_width; 	\/* Stride Pagewidth(in word) *\/$/;"	m	struct:jz4750_lcd_dma_desc
page_width	jz4750_lcd.h	/^	unsigned int page_width; 	\/* Stride Pagewidth(in word) *\/$/;"	m	struct:jz4750_lcd_dma_desc
page_width	l009_bak/jz4750_lcd.h	/^	unsigned int page_width; 	\/* Stride Pagewidth(in word) *\/$/;"	m	struct:jz4750_lcd_dma_desc
palette	9331/jz4750_lcd.c	/^	} palette[NR_PALETTE];$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::__anon131	file:
palette	acornfb.h	/^	union palette palette[VIDC_PALETTE_SIZE];$/;"	m	struct:acornfb_par	typeref:union:acornfb_par::palette
palette	acornfb.h	/^union palette {$/;"	u
palette	aty/atyfb.h	/^	struct { u8 red, green, blue; } palette[256];$/;"	m	struct:atyfb_par	typeref:struct:atyfb_par::__anon101
palette	aty/radeonfb.h	/^				palette[256];$/;"	m	struct:radeonfb_info	typeref:struct:radeonfb_info::__anon105
palette	au1200fb.h	/^	volatile uint32	palette[(0x0800-0x0400)\/4];$/;"	m	struct:au1200_lcd
palette	cyber2000fb.c	/^	} palette[NR_PALETTE];$/;"	m	struct:cfb_info	typeref:struct:cfb_info::__anon139	file:
palette	imsttfb.c	/^	__u32 palette[16];$/;"	m	struct:imstt_par	file:
palette	jz4740_slcd.c	/^	} palette[NR_PALETTE];$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::__anon119	file:
palette	jz4750_lcd.c	/^	} palette[NR_PALETTE];$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::__anon56	file:
palette	jzlcd.c	/^	} palette[NR_PALETTE];$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::__anon141	file:
palette	l009_bak/jz4750_lcd.c	/^	} palette[NR_PALETTE];$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::__anon1	file:
palette	platinumfb.c	/^	}				palette[256];$/;"	m	struct:fb_info_platinum	typeref:struct:fb_info_platinum::__anon140	file:
palette	pm2fb.c	/^	u32		palette[16];$/;"	m	struct:pm2fb_par	file:
palette	pm3fb.c	/^	u32		palette[16];$/;"	m	struct:pm3_par	file:
palette	pvr2fb.c	/^	u32 palette[16];$/;"	m	struct:pvr2fb_par	file:
palette	riva/rivafb.h	/^	u32 palette[16];        \/* for Riva128 *\/$/;"	m	struct:riva_par
palette	savage/savagefb.h	/^	} palette[NR_PALETTE];$/;"	m	struct:savagefb_par	typeref:struct:savagefb_par::__anon123
paletteEnabled	neofb.c	/^static int paletteEnabled = 0;$/;"	v	file:
paletteEnabled	nvidia/nv_type.h	/^	u32 paletteEnabled;$/;"	m	struct:nvidia_par
paletteEnabled	savage/savagefb.h	/^	int paletteEnabled;$/;"	m	struct:savagefb_par
palette_a	intelfb/intelfb.h	/^	u32 palette_a[PALETTE_8_ENTRIES];$/;"	m	struct:intelfb_hwstate
palette_b	intelfb/intelfb.h	/^	u32 palette_b[PALETTE_8_ENTRIES];$/;"	m	struct:intelfb_hwstate
palette_blanked	vga16fb.c	/^	int palette_blanked, vesa_blanked, mode, isVGA;$/;"	m	struct:vga16fb_par	file:
palette_blue	console/fbcon.c	/^static u16 palette_blue[16];$/;"	v	file:
palette_buffer	s3c2410fb.h	/^	u32			palette_buffer[256];$/;"	m	struct:s3c2410fb_info
palette_cmap	console/fbcon.c	/^static struct fb_cmap palette_cmap = {$/;"	v	typeref:struct:fb_cmap	file:
palette_code	omap/lcdc.c	/^	int			palette_code;$/;"	m	struct:omap_lcd_controller	file:
palette_cpu	pxafb.h	/^	u16 *			palette_cpu;	\/* virtual address of palette memory *\/$/;"	m	struct:pxafb_info
palette_cpu	sa1100fb.h	/^	u16 *			palette_cpu;$/;"	m	struct:sa1100fb_info
palette_dma	pxafb.h	/^	dma_addr_t		palette_dma;	\/* physical address of palette memory *\/$/;"	m	struct:pxafb_info
palette_dma	sa1100fb.h	/^	dma_addr_t		palette_dma;$/;"	m	struct:sa1100fb_info
palette_green	console/fbcon.c	/^static u16 palette_green[16];$/;"	v	file:
palette_load_complete	omap/lcdc.c	/^	struct completion	palette_load_complete;$/;"	m	struct:omap_lcd_controller	typeref:struct:omap_lcd_controller::completion	file:
palette_paddr	omap/dispc.c	/^	dma_addr_t	palette_paddr;$/;"	m	struct:__anon50	file:
palette_pbs	sa1100fb.c	/^static inline u_int palette_pbs(struct fb_var_screeninfo *var)$/;"	f	file:
palette_phys	omap/lcdc.c	/^	dma_addr_t		palette_phys;$/;"	m	struct:omap_lcd_controller	file:
palette_ready	s3c2410fb.h	/^	unsigned int		palette_ready;$/;"	m	struct:s3c2410fb_info
palette_red	console/fbcon.c	/^static u16 palette_red[16];$/;"	v	file:
palette_size	acornfb.h	/^	unsigned int	palette_size;$/;"	m	struct:acornfb_par
palette_size	imxfb.h	/^	u_int			palette_size;$/;"	m	struct:imxfb_info
palette_size	omap/lcdc.c	/^	int			palette_size;$/;"	m	struct:omap_lcd_controller	file:
palette_size	pxafb.h	/^	u_int			palette_size;$/;"	m	struct:pxafb_info
palette_size	sa1100fb.h	/^	u_int			palette_size;$/;"	m	struct:sa1100fb_info
palette_vaddr	omap/dispc.c	/^	void		*palette_vaddr;$/;"	m	struct:__anon50	file:
palette_valid	aty/radeonfb.h	/^	int		palette_valid;$/;"	m	struct:radeon_regs
palette_virt	omap/lcdc.c	/^	void			*palette_virt;$/;"	m	struct:omap_lcd_controller	file:
palmte_panel	omap/lcd_palmte.c	/^struct lcd_panel palmte_panel = {$/;"	v	typeref:struct:lcd_panel
palmte_panel_cleanup	omap/lcd_palmte.c	/^static void palmte_panel_cleanup(struct lcd_panel *panel)$/;"	f	file:
palmte_panel_disable	omap/lcd_palmte.c	/^static void palmte_panel_disable(struct lcd_panel *panel)$/;"	f	file:
palmte_panel_driver	omap/lcd_palmte.c	/^struct platform_driver palmte_panel_driver = {$/;"	v	typeref:struct:platform_driver
palmte_panel_drv_cleanup	omap/lcd_palmte.c	/^module_exit(palmte_panel_drv_cleanup);$/;"	v
palmte_panel_drv_cleanup	omap/lcd_palmte.c	/^static void palmte_panel_drv_cleanup(void)$/;"	f	file:
palmte_panel_drv_init	omap/lcd_palmte.c	/^module_init(palmte_panel_drv_init);$/;"	v
palmte_panel_drv_init	omap/lcd_palmte.c	/^static int palmte_panel_drv_init(void)$/;"	f	file:
palmte_panel_enable	omap/lcd_palmte.c	/^static int palmte_panel_enable(struct lcd_panel *panel)$/;"	f	file:
palmte_panel_get_caps	omap/lcd_palmte.c	/^static unsigned long palmte_panel_get_caps(struct lcd_panel *panel)$/;"	f	file:
palmte_panel_init	omap/lcd_palmte.c	/^static int palmte_panel_init(struct lcd_panel *panel,$/;"	f	file:
palmte_panel_probe	omap/lcd_palmte.c	/^static int palmte_panel_probe(struct platform_device *pdev)$/;"	f	file:
palmte_panel_remove	omap/lcd_palmte.c	/^static int palmte_panel_remove(struct platform_device *pdev)$/;"	f	file:
palmte_panel_resume	omap/lcd_palmte.c	/^static int palmte_panel_resume(struct platform_device *pdev)$/;"	f	file:
palmte_panel_suspend	omap/lcd_palmte.c	/^static int palmte_panel_suspend(struct platform_device *pdev, pm_message_t mesg)$/;"	f	file:
palmtt_panel	omap/lcd_palmtt.c	/^struct lcd_panel palmtt_panel = {$/;"	v	typeref:struct:lcd_panel
palmtt_panel_cleanup	omap/lcd_palmtt.c	/^static void palmtt_panel_cleanup(struct lcd_panel *panel)$/;"	f	file:
palmtt_panel_disable	omap/lcd_palmtt.c	/^static void palmtt_panel_disable(struct lcd_panel *panel)$/;"	f	file:
palmtt_panel_driver	omap/lcd_palmtt.c	/^struct platform_driver palmtt_panel_driver = {$/;"	v	typeref:struct:platform_driver
palmtt_panel_drv_cleanup	omap/lcd_palmtt.c	/^module_exit(palmtt_panel_drv_cleanup);$/;"	v
palmtt_panel_drv_cleanup	omap/lcd_palmtt.c	/^static void palmtt_panel_drv_cleanup(void)$/;"	f	file:
palmtt_panel_drv_init	omap/lcd_palmtt.c	/^module_init(palmtt_panel_drv_init);$/;"	v
palmtt_panel_drv_init	omap/lcd_palmtt.c	/^static int palmtt_panel_drv_init(void)$/;"	f	file:
palmtt_panel_enable	omap/lcd_palmtt.c	/^static int palmtt_panel_enable(struct lcd_panel *panel)$/;"	f	file:
palmtt_panel_get_caps	omap/lcd_palmtt.c	/^static unsigned long palmtt_panel_get_caps(struct lcd_panel *panel)$/;"	f	file:
palmtt_panel_init	omap/lcd_palmtt.c	/^static int palmtt_panel_init(struct lcd_panel *panel,$/;"	f	file:
palmtt_panel_probe	omap/lcd_palmtt.c	/^static int palmtt_panel_probe(struct platform_device *pdev)$/;"	f	file:
palmtt_panel_remove	omap/lcd_palmtt.c	/^static int palmtt_panel_remove(struct platform_device *pdev)$/;"	f	file:
palmtt_panel_resume	omap/lcd_palmtt.c	/^static int palmtt_panel_resume(struct platform_device *pdev)$/;"	f	file:
palmtt_panel_suspend	omap/lcd_palmtt.c	/^static int palmtt_panel_suspend(struct platform_device *pdev, pm_message_t mesg)$/;"	f	file:
palmz71_panel	omap/lcd_palmz71.c	/^struct lcd_panel palmz71_panel = {$/;"	v	typeref:struct:lcd_panel
palmz71_panel_cleanup	omap/lcd_palmz71.c	/^static void palmz71_panel_cleanup(struct lcd_panel *panel)$/;"	f	file:
palmz71_panel_disable	omap/lcd_palmz71.c	/^static void palmz71_panel_disable(struct lcd_panel *panel)$/;"	f	file:
palmz71_panel_driver	omap/lcd_palmz71.c	/^struct platform_driver palmz71_panel_driver = {$/;"	v	typeref:struct:platform_driver
palmz71_panel_drv_cleanup	omap/lcd_palmz71.c	/^module_exit(palmz71_panel_drv_cleanup);$/;"	v
palmz71_panel_drv_cleanup	omap/lcd_palmz71.c	/^static void palmz71_panel_drv_cleanup(void)$/;"	f	file:
palmz71_panel_drv_init	omap/lcd_palmz71.c	/^module_init(palmz71_panel_drv_init);$/;"	v
palmz71_panel_drv_init	omap/lcd_palmz71.c	/^static int palmz71_panel_drv_init(void)$/;"	f	file:
palmz71_panel_enable	omap/lcd_palmz71.c	/^static int palmz71_panel_enable(struct lcd_panel *panel)$/;"	f	file:
palmz71_panel_get_caps	omap/lcd_palmz71.c	/^static unsigned long palmz71_panel_get_caps(struct lcd_panel *panel)$/;"	f	file:
palmz71_panel_init	omap/lcd_palmz71.c	/^static int palmz71_panel_init(struct lcd_panel *panel,$/;"	f	file:
palmz71_panel_probe	omap/lcd_palmz71.c	/^static int palmz71_panel_probe(struct platform_device *pdev)$/;"	f	file:
palmz71_panel_remove	omap/lcd_palmz71.c	/^static int palmz71_panel_remove(struct platform_device *pdev)$/;"	f	file:
palmz71_panel_resume	omap/lcd_palmz71.c	/^static int palmz71_panel_resume(struct platform_device *pdev)$/;"	f	file:
palmz71_panel_suspend	omap/lcd_palmz71.c	/^static int palmz71_panel_suspend(struct platform_device *pdev,$/;"	f	file:
pan_display	atafb.c	/^	int (*pan_display)(struct fb_var_screeninfo *var,$/;"	m	struct:fb_hwswitch	file:
pan_display	atafb.c	/^static int pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
pan_display	aty/atyfb.h	/^	int pan_display;$/;"	m	struct:aty_interrupt
pan_display	intelfb/intelfb.h	/^	int pan_display;$/;"	m	struct:intelfb_vsync
pan_offset	intelfb/intelfb.h	/^	u32 pan_offset;$/;"	m	struct:intelfb_vsync
pan_offset	ps3fb.c	/^	unsigned long pan_offset;$/;"	m	struct:ps3fb_par	file:
panel	9331/jz4750_lcd.h	/^	struct jz4750lcd_panel_t panel;$/;"	m	struct:jz4750lcd_info	typeref:struct:jz4750lcd_info::jz4750lcd_panel_t
panel	au1100fb.h	/^	struct au1100fb_panel 	*panel;		\/* Panel connected to this device *\/$/;"	m	struct:au1100fb_device	typeref:struct:au1100fb_device::au1100fb_panel
panel	au1200fb.c	/^static struct panel_settings *panel;$/;"	v	typeref:struct:panel_settings	file:
panel	jz4750_lcd.h	/^	struct jz4750lcd_panel_t panel;$/;"	m	struct:jz4750lcd_info	typeref:struct:jz4750lcd_info::jz4750lcd_panel_t
panel	l009_bak/jz4750_lcd.h	/^	struct jz4750lcd_panel_t panel;$/;"	m	struct:jz4750lcd_info	typeref:struct:jz4750lcd_info::jz4750lcd_panel_t
panel_attr_grp	omap/omapfb_main.c	/^static struct attribute_group panel_attr_grp = {$/;"	v	typeref:struct:attribute_group	file:
panel_attrs	omap/omapfb_main.c	/^static struct attribute *panel_attrs[] = {$/;"	v	typeref:struct:attribute	file:
panel_choice	au1200fb.c	/^	unsigned int panel_choice;$/;"	m	struct:au1200_lcd_global_regs_t	file:
panel_desc	au1200fb.c	/^	char panel_desc[80];$/;"	m	struct:au1200_lcd_global_regs_t	file:
panel_height	geode/lxfb.h	/^	int panel_height;$/;"	m	struct:lxfb_par
panel_idx	au1100fb.h	/^	int	panel_idx;$/;"	m	struct:au1100fb_drv_info
panel_index	au1200fb.c	/^static int panel_index = 2; \/* default is zero *\/$/;"	v	file:
panel_info	aty/radeonfb.h	/^	struct panel_info	panel_info;$/;"	m	struct:radeonfb_info	typeref:struct:radeonfb_info::panel_info
panel_info	aty/radeonfb.h	/^struct panel_info {$/;"	s
panel_is_active	au1100fb.h	377;"	d
panel_is_color	au1100fb.h	378;"	d
panel_is_color	au1200fb.c	978;"	d	file:
panel_is_dual	au1100fb.h	376;"	d
panel_option	geode/gx1fb_core.c	/^static char panel_option[32] = "";$/;"	v	file:
panel_settings	au1200fb.c	/^struct panel_settings$/;"	s	file:
panel_swap_rgb	au1100fb.h	379;"	d
panel_width	geode/lxfb.h	/^	int panel_width;$/;"	m	struct:lxfb_par
panel_x	geode/geodefb.h	/^	int panel_x; \/* dimensions of an attached flat panel, non-zero => enable panel *\/$/;"	m	struct:geodefb_par
panel_y	geode/geodefb.h	/^	int panel_y;$/;"	m	struct:geodefb_par
panel_yres	aty/radeon_base.c	/^static int panel_yres = 0;$/;"	v	file:
panellink	matrox/matroxfb_base.h	/^		int		panellink;	\/* G400 DFP possible (not G450\/G550) *\/$/;"	m	struct:matrox_fb_info::__anon20
panellink_output	matrox/matroxfb_base.c	/^static struct matrox_altout panellink_output = {$/;"	v	typeref:struct:matrox_altout	file:
paneltweak	nvidia/nv_type.h	/^	int paneltweak;$/;"	m	struct:nvidia_par
panpos	matrox/matroxfb_base.h	/^		int		panpos;$/;"	m	struct:matrox_fb_info::__anon9
par	controlfb.c	/^	struct fb_par_control	par;$/;"	m	struct:fb_info_control	typeref:struct:fb_info_control::fb_par_control	file:
par	i810/i810.h	/^	struct i810fb_par *par;$/;"	m	struct:i810fb_i2c_chan	typeref:struct:i810fb_i2c_chan::i810fb_par
par	nvidia/nv_type.h	/^	struct nvidia_par *par;$/;"	m	struct:nvidia_i2c_chan	typeref:struct:nvidia_i2c_chan::nvidia_par
par	omap/blizzard.c	/^	} par;$/;"	m	struct:blizzard_request	typeref:union:blizzard_request::__anon53	file:
par	omap/hwa742.c	/^	} par;$/;"	m	struct:hwa742_request	typeref:union:hwa742_request::__anon48	file:
par	riva/rivafb.h	/^	struct riva_par *par;$/;"	m	struct:riva_i2c_chan	typeref:struct:riva_i2c_chan::riva_par
par	savage/savagefb.h	/^	struct savagefb_par *par;$/;"	m	struct:savagefb_i2c_chan	typeref:struct:savagefb_i2c_chan::savagefb_par
par	valkyriefb.c	/^	struct fb_par_valkyrie	par;$/;"	m	struct:fb_info_valkyrie	typeref:struct:fb_info_valkyrie::fb_par_valkyrie	file:
par	vermilion/vermilion.h	/^	struct vml_par *par;$/;"	m	struct:vml_info	typeref:struct:vml_info::vml_par
par_info	cyber2000fb.c	/^struct par_info {$/;"	s	file:
param_check_scroll	uvesafb.c	2025;"	d	file:
param_get_scroll	uvesafb.c	/^static inline int param_get_scroll(char *buffer, struct kernel_param *kp)$/;"	f	file:
param_set_scroll	uvesafb.c	/^static inline int param_set_scroll(const char *val, struct kernel_param *kp)$/;"	f	file:
parameng_bltcmd	p9100.c	/^	u32 parameng_bltcmd;$/;"	m	struct:p9100_cmd_parameng	file:
parameng_quadcmd	p9100.c	/^	u32 parameng_quadcmd;$/;"	m	struct:p9100_cmd_parameng	file:
parameng_status	p9100.c	/^	u32 parameng_status;$/;"	m	struct:p9100_cmd_parameng	file:
parse	acornfb.c	/^	void (*parse)(char *opt);$/;"	m	struct:options	file:
parse_bios	matrox/matroxfb_misc.c	/^static void parse_bios(unsigned char __iomem* vbios, struct matrox_bios* bd) {$/;"	f	file:
parse_panel_option	geode/gx1fb_core.c	/^static int parse_panel_option(struct fb_info *info)$/;"	f	file:
parse_pins1	matrox/matroxfb_misc.c	/^static int parse_pins1(WPMINFO const struct matrox_bios* bd) {$/;"	f	file:
parse_pins2	matrox/matroxfb_misc.c	/^static int parse_pins2(WPMINFO const struct matrox_bios* bd) {$/;"	f	file:
parse_pins3	matrox/matroxfb_misc.c	/^static int parse_pins3(WPMINFO const struct matrox_bios* bd) {$/;"	f	file:
parse_pins4	matrox/matroxfb_misc.c	/^static int parse_pins4(WPMINFO const struct matrox_bios* bd) {$/;"	f	file:
parse_pins5	matrox/matroxfb_misc.c	/^static int parse_pins5(WPMINFO const struct matrox_bios* bd) {$/;"	f	file:
parse_vendor_block	fbmon.c	/^static void parse_vendor_block(unsigned char *block, struct fb_monspecs *specs)$/;"	f	file:
partprod	pm2fb.c	/^static u32 partprod(u32 xres)$/;"	f	file:
passin	ffb.c	/^	u32	passin;$/;"	m	struct:ffb_fbc	file:
patalign	cg6.c	/^	u32	patalign;$/;"	m	struct:cg6_fbc	file:
pattern	cg6.c	/^	u32	pattern[8];$/;"	m	struct:cg6_fbc	file:
pattern	ffb.c	/^	u32	pattern[32];$/;"	m	struct:ffb_fbc	file:
pattern_set_bit	console/fbcon_rotate.h	/^static inline void pattern_set_bit(u32 x, u32 y, u32 pitch, char *pat)$/;"	f
pattern_test_bit	console/fbcon_rotate.h	/^static inline int pattern_test_bit(u32 x, u32 y, u32 pitch, const char *pat)$/;"	f
pb_busy	w100fb.h	/^	u32 pb_busy         : 1;$/;"	m	struct:rbbm_status_t
pbase	savage/savagefb.h	/^		u32           pbase;$/;"	m	struct:savagefb_par::__anon122
pbase	savage/savagefb.h	/^		u32    pbase;$/;"	m	struct:savagefb_par::__anon121
pcg	cg14.c	/^	u8 pcg[0x100]; \/* Pixel Clock Generator *\/$/;"	m	struct:cg14_regs	file:
pci_chipset	intelfb/intelfb.h	/^	int pci_chipset;$/;"	m	struct:intelfb_info
pci_dev	nvidia/nv_type.h	/^	struct pci_dev *pci_dev;$/;"	m	struct:nvidia_par	typeref:struct:nvidia_par::pci_dev
pci_id	aty/atyfb.h	/^	u16 pci_id;$/;"	m	struct:atyfb_par
pci_id	aty/atyfb_base.c	/^	u16 pci_id;$/;"	m	struct:__anon97	file:
pci_inb	igafb.c	174;"	d	file:
pci_mmap_map	aty/atyfb_base.c	/^struct pci_mmap_map {$/;"	s	file:
pci_mmap_map	igafb.c	/^struct pci_mmap_map {$/;"	s	file:
pci_outb	igafb.c	175;"	d	file:
pci_remove_matrox	matrox/matroxfb_base.c	/^static void pci_remove_matrox(struct pci_dev* pdev) {$/;"	f	file:
pci_sti_driver	console/sticore.c	/^static struct pci_driver pci_sti_driver = {$/;"	v	typeref:struct:pci_driver	file:
pcibus	sis/sis.h	/^	unsigned int	pcibus;$/;"	m	struct:sis_video_info
pcidev	matrox/matroxfb_base.h	/^	struct pci_dev*		pcidev;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::pci_dev
pcidev	savage/savagefb.h	/^	struct pci_dev *pcidev;$/;"	m	struct:savagefb_par	typeref:struct:savagefb_par::pci_dev
pcifunc	sis/sis.h	/^	unsigned int	pcifunc;$/;"	m	struct:sis_video_info
pcirb	cyblafb.c	/^static int pcirb = 1;$/;"	v	file:
pcirr	cyblafb.c	/^static int pcirr = 1;$/;"	v	file:
pcislot	sis/sis.h	/^	unsigned int	pcislot;$/;"	m	struct:sis_video_info
pcisubsyscard	sis/sis_main.h	/^	u16   pcisubsyscard;$/;"	m	struct:_customttable
pcisubsysvendor	sis/sis_main.h	/^	u16   pcisubsysvendor;$/;"	m	struct:_customttable
pciwb	cyblafb.c	/^static int pciwb = 1;$/;"	v	file:
pciwr	cyblafb.c	/^static int pciwr = 1;$/;"	v	file:
pclk	jz4740_slcd.c	/^	unsigned int pclk;	\/* pixel clk *\/$/;"	m	struct:jzfb_info	file:
pclk_cntl	w100fb.c	/^	union pclk_cntl_u pclk_cntl;$/;"	m	struct:power_state	typeref:union:power_state::pclk_cntl_u	file:
pclk_cntl_t	w100fb.h	/^struct pclk_cntl_t {$/;"	s
pclk_cntl_u	w100fb.h	/^union pclk_cntl_u {$/;"	u
pclk_force_disp	w100fb.h	/^	u32 pclk_force_disp  : 1;$/;"	m	struct:pclk_cntl_t
pclk_khz	nvidia/nv_hw.c	/^	int pclk_khz;$/;"	m	struct:__anon36	file:
pclk_khz	nvidia/nv_hw.c	/^	int pclk_khz;$/;"	m	struct:__anon38	file:
pclk_khz	riva/riva_hw.c	/^  int pclk_khz;$/;"	m	struct:__anon83	file:
pclk_khz	riva/riva_hw.c	/^  int pclk_khz;$/;"	m	struct:__anon85	file:
pclk_khz	riva/riva_hw.c	/^  int pclk_khz;$/;"	m	struct:__anon87	file:
pclk_m	imsttfb.c	/^	__u8 pclk_m, pclk_n, pclk_p;$/;"	m	struct:imstt_regvals	file:
pclk_n	imsttfb.c	/^	__u8 pclk_m, pclk_n, pclk_p;$/;"	m	struct:imstt_regvals	file:
pclk_p	imsttfb.c	/^	__u8 pclk_m, pclk_n, pclk_p;$/;"	m	struct:imstt_regvals	file:
pclk_post_div	w100fb.h	/^	u32 pclk_post_div    : 4;$/;"	m	struct:pclk_cntl_t
pclk_running	w100fb.h	/^	u32 pclk_running      : 1;$/;"	m	struct:graphic_ctrl_t_w100
pclk_running	w100fb.h	/^	u32 pclk_running      : 1;$/;"	m	struct:graphic_ctrl_t_w32xx
pclk_src_sel	w100fb.h	/^	u32 pclk_src_sel     : 2;$/;"	m	struct:pclk_cntl_t
pcr	imxfb.h	/^	u_int			pcr;$/;"	m	struct:imxfb_info
pd	sticore.h	/^	struct pci_dev *pd;$/;"	m	struct:sti_struct	typeref:struct:sti_struct::pci_dev
pdata	sm501fb.c	/^	struct sm501_platdata_fb *pdata;	\/* our platform data *\/$/;"	m	struct:sm501fb_info	typeref:struct:sm501fb_info::sm501_platdata_fb	file:
pdc	sis/sis_main.c	/^static int		pdc = -1;$/;"	v	file:
pdc1	sis/sis_main.c	/^static int		pdc1 = -1;$/;"	v	file:
pdev	aty/aty128fb.c	/^	struct pci_dev *pdev;$/;"	m	struct:aty128fb_par	typeref:struct:aty128fb_par::pci_dev	file:
pdev	aty/atyfb.h	/^	struct pci_dev *pdev;$/;"	m	struct:atyfb_par	typeref:struct:atyfb_par::pci_dev
pdev	aty/radeonfb.h	/^	struct pci_dev		*pdev;$/;"	m	struct:radeonfb_info	typeref:struct:radeonfb_info::pci_dev
pdev	cirrusfb.c	/^	struct pci_dev *pdev;$/;"	m	struct:cirrusfb_info	typeref:struct:cirrusfb_info::pci_dev	file:
pdev	intelfb/intelfb.h	/^	struct pci_dev *pdev;$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::pci_dev
pdev	riva/rivafb.h	/^	struct pci_dev *pdev;$/;"	m	struct:riva_par	typeref:struct:riva_par::pci_dev
pdev	sunxvr2500.c	/^	struct pci_dev		*pdev;$/;"	m	struct:s3d_info	typeref:struct:s3d_info::pci_dev	file:
pdev	sunxvr500.c	/^	struct pci_dev		*pdev;$/;"	m	struct:e3d_info	typeref:struct:e3d_info::pci_dev	file:
pel_msk	vga16fb.c	/^	u8 misc, pel_msk, vss, clkdiv;$/;"	m	struct:vga16fb_par	file:
pending_lvds_gen_cntl	aty/radeonfb.h	/^	u32			pending_lvds_gen_cntl;$/;"	m	struct:radeonfb_info
pending_req_list	omap/blizzard.c	/^	struct list_head	pending_req_list;$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::list_head	file:
pending_req_list	omap/hwa742.c	/^	struct list_head	pending_req_list;$/;"	m	struct:__anon49	typeref:struct:__anon49::list_head	file:
period_in_ps	aty/atyfb.h	/^	u32 period_in_ps;$/;"	m	struct:pll_18818
perm_c2p_8bpp	c2p.c	/^static const int perm_c2p_8bpp[8] = { 7, 5, 3, 1, 6, 4, 2, 0 };$/;"	v	file:
pf_empty_int	pnx4008/dum.h	/^	int pf_empty_int;$/;"	m	struct:dum_setup
pgprot_fb	gbefb.c	54;"	d	file:
pgprot_fb	gbefb.c	56;"	d	file:
pgprot_fb	gbefb.c	60;"	d	file:
pgtbl_ctl	i810/i810.h	/^	u32 pixconf, fw_blc, pgtbl_ctl;$/;"	m	struct:state_registers
ph	console/promcon.c	/^static short pw = 80 - 1, ph = 34 - 1;$/;"	v	file:
phys	vermilion/vermilion.h	/^	unsigned long phys;$/;"	m	struct:vram_area
physbase	bw2.c	/^	unsigned long		physbase;$/;"	m	struct:bw2_par	file:
physbase	cg14.c	/^	unsigned long		physbase;$/;"	m	struct:cg14_par	file:
physbase	cg3.c	/^	unsigned long		physbase;$/;"	m	struct:cg3_par	file:
physbase	cg6.c	/^	unsigned long		physbase;$/;"	m	struct:cg6_par	file:
physbase	ffb.c	/^	unsigned long		physbase;$/;"	m	struct:ffb_par	file:
physbase	leo.c	/^	unsigned long		physbase;$/;"	m	struct:leo_par	file:
physbase	p9100.c	/^	unsigned long		physbase;$/;"	m	struct:p9100_par	file:
physbase	tcx.c	/^	unsigned long		physbase;$/;"	m	struct:tcx_par	file:
physical	i810/i810.h	/^        unsigned long physical;$/;"	m	struct:heap_data
physical	intelfb/intelfb.h	/^	u32 physical;$/;"	m	struct:intelfb_heap_data
pick	ffb.c	/^	u32	pick;$/;"	m	struct:ffb_fbc	file:
pick	leo.c	/^	u32	pick[5];	\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
pickbb	leo.c	/^	u32	pickbb;		\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
pickfb	leo.c	/^	u32	pickfb;		\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
pickmax	leo.c	/^	u32	pickmax;	\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
pickmin	leo.c	/^	u32	pickmin;	\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
pins	matrox/matroxfb_base.h	/^	unsigned char	pins[128];$/;"	m	struct:matrox_bios
pins_len	matrox/matroxfb_base.h	/^	unsigned int	pins_len;$/;"	m	struct:matrox_bios
pipe	intelfb/intelfb.h	/^	int pipe;$/;"	m	struct:intelfb_info
pipe	intelfb/intelfb.h	/^    int pipe;$/;"	m	struct:intelfb_output_rec
pipe_a_conf	intelfb/intelfb.h	/^	u32 pipe_a_conf;$/;"	m	struct:intelfb_hwstate
pipe_b_conf	intelfb/intelfb.h	/^	u32 pipe_b_conf;$/;"	m	struct:intelfb_hwstate
pipe_disabled	vermilion/vermilion.h	/^	int pipe_disabled;$/;"	m	struct:vml_info
piped	controlfb.h	/^	struct preg piped;	\/* pipe delay hardware cursor *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
piped	controlfb.h	/^	unsigned piped;		\/* pipe delay hardware cursor *\/$/;"	m	struct:control_regints
pipeline_delay	stifb.c	/^	__s32	pipeline_delay;$/;"	m	struct:__anon111	file:
pitch	aty/aty128fb.c	/^	u32 pitch;$/;"	m	struct:aty128_crtc	file:
pitch	aty/radeonfb.h	/^	int			pitch, bpp, depth;$/;"	m	struct:radeonfb_info
pitch	controlfb.c	/^	int	pitch;$/;"	m	struct:fb_par_control	file:
pitch	controlfb.h	/^	struct preg pitch;	\/* addrs diff between scan lines *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
pitch	cyber2000fb.c	/^	u_int	pitch;$/;"	m	struct:par_info	file:
pitch	i810/i810.h	/^	u32 pitch;$/;"	m	struct:i810fb_par
pitch	imsttfb.c	/^	__u32 pitch;$/;"	m	struct:imstt_regvals	file:
pitch	intelfb/intelfb.h	/^	int xres, yres, pitch;$/;"	m	struct:intelfb_info
pitch	platinumfb.h	/^	int	pitch[3];$/;"	m	struct:platinum_regvals
pitch	valkyriefb.h	/^	int	pitch[2];		\/* bytes\/line, indexed by color_mode *\/$/;"	m	struct:valkyrie_regvals
pitch0	riva/riva_hw.h	/^    U032 pitch0;$/;"	m	struct:_riva_hw_state
pitch1	riva/riva_hw.h	/^    U032 pitch1;$/;"	m	struct:_riva_hw_state
pitch2	riva/riva_hw.h	/^    U032 pitch2;$/;"	m	struct:_riva_hw_state
pitch3	riva/riva_hw.h	/^    U032 pitch3;$/;"	m	struct:_riva_hw_state
pix_bpp	nvidia/nv_hw.c	/^	char pix_bpp;$/;"	m	struct:__anon36	file:
pix_bpp	nvidia/nv_hw.c	/^	char pix_bpp;$/;"	m	struct:__anon38	file:
pix_bpp	riva/riva_hw.c	/^  char pix_bpp;$/;"	m	struct:__anon83	file:
pix_bpp	riva/riva_hw.c	/^  char pix_bpp;$/;"	m	struct:__anon85	file:
pix_bpp	riva/riva_hw.c	/^  char pix_bpp;$/;"	m	struct:__anon87	file:
pix_tx_time	omap/blizzard.c	/^	unsigned long		pix_tx_time;$/;"	m	struct:blizzard_struct	file:
pix_tx_time	omap/hwa742.c	/^	unsigned long		pix_tx_time;$/;"	m	struct:__anon49	file:
pixclock	acornfb.c	/^struct pixclock {$/;"	s	file:
pixclock	amifb.c	/^static u_long pixclock[3];	\/* SHRES\/HIRES\/LORES: index = clk_shift *\/$/;"	v	file:
pixclock	fbcvt.c	/^	u32 pixclock;$/;"	m	struct:fb_cvt_data	file:
pixclock	geode/video_cs5530.c	/^	long pixclock; \/* ps *\/$/;"	m	struct:cs5530_pll_entry	file:
pixclock	geode/video_gx.c	/^	long pixclock; \/* ps *\/$/;"	m	struct:gx_pll_entry	file:
pixclock	i810/i810.h	/^	u32 pixclock, M, N, P;$/;"	m	struct:mode_registers
pixclock	intelfb/intelfb.h	/^	int pixclock;$/;"	m	struct:intelfb_info
pixclock	matrox/matroxfb_base.c	/^static unsigned int pixclock;		\/* "matrox:pixclock:xxxxx" *\/$/;"	v	file:
pixclock	matrox/matroxfb_base.h	/^		unsigned int	pixclock;$/;"	m	struct:matrox_fb_info::__anon9
pixclock	matrox/matroxfb_base.h	/^		unsigned int 	pixclock;$/;"	m	struct:matrox_fb_info::__anon10
pixclock	matrox/matroxfb_base.h	/^	unsigned int pixclock;$/;"	m	struct:my_timming
pixclock	sa1100fb.h	/^	u_long		pixclock;$/;"	m	struct:sa1100fb_mach_info
pixclock_div	mbx/mbxfb.c	/^struct pixclock_div {$/;"	s	file:
pixconf	i810/i810.h	/^	u32 pixconf, fw_blc, pgtbl_ctl;$/;"	m	struct:state_registers
pixconf	i810/i810.h	/^	u32 pixconf;$/;"	m	struct:i810fb_par
pixdatlen_high	pnx4008/sdum.h	/^	uint16_t pixdatlen_high;$/;"	m	struct:cmdstring
pixdatlen_low	pnx4008/sdum.h	/^	uint16_t pixdatlen_low;$/;"	m	struct:cmdstring
pixel	matrox/matroxfb_base.h	/^		struct matrox_pll_cache	pixel;$/;"	m	struct:matrox_fb_info::__anon22	typeref:struct:matrox_fb_info::__anon22::matrox_pll_cache
pixel	matrox/matroxfb_base.h	/^		struct matrox_pll_limits	pixel;$/;"	m	struct:matrox_fb_info::__anon21	typeref:struct:matrox_fb_info::__anon21::matrox_pll_limits
pixel	nvidia/nv_type.h	/^	u32 pixel;$/;"	m	struct:_riva_hw_state
pixel	riva/riva_hw.h	/^    U032 pixel;$/;"	m	struct:_riva_hw_state
pixel_clock	atafb.c	/^static struct pixel_clock {$/;"	s	file:
pixel_order	au1200fb.c	/^	unsigned int pixel_order;$/;"	m	struct:au1200_lcd_window_regs_t	file:
pixel_to_pat	fb_draw.h	/^pixel_to_pat( u32 bpp, u32 pixel)$/;"	f
pixelm	cg6.c	/^	u32	pixelm;$/;"	m	struct:cg6_fbc	file:
pixels	matrox/matroxfb_base.h	/^		unsigned int pixels;$/;"	m	struct:matroxfb_par::__anon6
pixfmt	gxt4500.c	/^	int pixfmt;		\/* pixel format, see DFA_PIX_* values *\/$/;"	m	struct:gxt4500_par	file:
pixsize	gxt4500.c	/^static const unsigned char pixsize[] = {$/;"	v	file:
plane	au1200fb.c	/^	int					plane;$/;"	m	struct:au1200fb_device	file:
plane	omap/blizzard.c	/^	int	plane;$/;"	m	struct:update_param	file:
plane	omap/blizzard.c	/^	struct plane_info	plane[OMAPFB_PLANE_NUM];$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::plane_info	file:
plane_info	omap/blizzard.c	/^struct plane_info {$/;"	s	file:
planemask	leo.c	/^	u32	planemask;$/;"	m	struct:leo_ld	file:
planes	sticore.h	/^	s32 planes;		\/* number of fb planes in system *\/$/;"	m	struct:sti_conf_outptr
planes_cleanup	omap/omapfb_main.c	/^static void planes_cleanup(struct omapfb_device *fbdev)$/;"	f	file:
planes_init	omap/omapfb_main.c	/^static int planes_init(struct omapfb_device *fbdev)$/;"	f	file:
platform_probe	mbx/mbxfb.c	/^	int (*platform_probe) (struct fb_info * fb);$/;"	m	struct:mbxfb_info	file:
platform_remove	mbx/mbxfb.c	/^	int (*platform_remove) (struct fb_info * fb);$/;"	m	struct:mbxfb_info	file:
platinum_driver	platinumfb.c	/^static struct of_platform_driver platinum_driver = $/;"	v	typeref:struct:of_platform_driver	file:
platinum_init_fb	platinumfb.c	/^static int __devinit platinum_init_fb(struct fb_info *info)$/;"	f	file:
platinum_init_info	platinumfb.c	/^static void __devinit platinum_init_info(struct fb_info *info, struct fb_info_platinum *pinfo)$/;"	f	file:
platinum_reg_init	platinumfb.h	/^static struct platinum_regvals *platinum_reg_init[VMODE_MAX] = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_1	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_1 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_10	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_10 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_11	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_11 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_12	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_12 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_13	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_13 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_14	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_14 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_15	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_15 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_16	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_16 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_17	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_17 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_18	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_18 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_19	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_19 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_2	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_2 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_20	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_20 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_3	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_3 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_4	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_4 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_5	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_5 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_6	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_6 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_7	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_7 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_8	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_8 = {$/;"	v	typeref:struct:platinum_regvals
platinum_reg_init_9	platinumfb.h	/^static struct platinum_regvals platinum_reg_init_9 = {$/;"	v	typeref:struct:platinum_regvals
platinum_regs	platinumfb.c	/^	volatile struct platinum_regs	__iomem *platinum_regs;$/;"	m	struct:fb_info_platinum	typeref:struct:fb_info_platinum::__iomem	file:
platinum_regs	platinumfb.h	/^struct platinum_regs {$/;"	s
platinum_regs_phys	platinumfb.c	/^	unsigned long			platinum_regs_phys;$/;"	m	struct:fb_info_platinum	file:
platinum_regvals	platinumfb.h	/^struct platinum_regvals {$/;"	s
platinum_set_hardware	platinumfb.c	/^static void platinum_set_hardware(struct fb_info_platinum *pinfo)$/;"	f	file:
platinum_var_to_par	platinumfb.c	/^static int platinum_var_to_par(struct fb_var_screeninfo *var, $/;"	f	file:
platinum_vram_reqd	platinumfb.c	/^static inline int platinum_vram_reqd(int video_mode, int color_mode)$/;"	f	file:
platinumfb_blank	platinumfb.c	/^static int platinumfb_blank(int blank,  struct fb_info *fb)$/;"	f	file:
platinumfb_check_var	platinumfb.c	/^static int platinumfb_check_var (struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
platinumfb_exit	platinumfb.c	/^module_exit(platinumfb_exit);$/;"	v
platinumfb_exit	platinumfb.c	/^static void __exit platinumfb_exit(void)$/;"	f	file:
platinumfb_init	platinumfb.c	/^module_init(platinumfb_init);$/;"	v
platinumfb_init	platinumfb.c	/^static int __init platinumfb_init(void)$/;"	f	file:
platinumfb_match	platinumfb.c	/^static struct of_device_id platinumfb_match[] = $/;"	v	typeref:struct:of_device_id	file:
platinumfb_ops	platinumfb.c	/^static struct fb_ops platinumfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
platinumfb_probe	platinumfb.c	/^static int __devinit platinumfb_probe(struct of_device* odev,$/;"	f	file:
platinumfb_remove	platinumfb.c	/^static int __devexit platinumfb_remove(struct of_device* odev)$/;"	f	file:
platinumfb_set_par	platinumfb.c	/^static int platinumfb_set_par (struct fb_info *info)$/;"	f	file:
platinumfb_setcolreg	platinumfb.c	/^static int platinumfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
platinumfb_setup	platinumfb.c	/^static int __init platinumfb_setup(char *options)$/;"	f	file:
pll	aty/aty128fb.c	/^	struct aty128_pll pll;$/;"	m	struct:aty128fb_par	typeref:struct:aty128fb_par::aty128_pll	file:
pll	aty/atyfb.h	/^	union aty_pll pll;$/;"	m	struct:atyfb_par	typeref:union:atyfb_par::aty_pll
pll	aty/atyfb_base.c	/^	int pll, mclk, xclk, ecp_max;$/;"	m	struct:__anon97	file:
pll	aty/atyfb_base.c	/^static int pll;$/;"	v	file:
pll	aty/radeonfb.h	/^	struct pll_info		pll;$/;"	m	struct:radeonfb_info	typeref:struct:radeonfb_info::pll_info
pll	matrox/matroxfb_base.h	/^				      } pll;$/;"	m	struct:matrox_fb_info::__anon23	typeref:struct:matrox_fb_info::__anon23::__anon24
pll	matrox/matroxfb_base.h	/^		struct matrox_pll_features pll;$/;"	m	struct:matrox_fb_info::__anon16	typeref:struct:matrox_fb_info::__anon16::matrox_pll_features
pll	nvidia/nv_type.h	/^	u32 pll;$/;"	m	struct:_riva_hw_state
pllB	nvidia/nv_type.h	/^	u32 pllB;$/;"	m	struct:_riva_hw_state
pll_18818	aty/atyfb.h	/^struct pll_18818 {$/;"	s
pll_514	aty/atyfb.h	/^struct pll_514 {$/;"	s
pll_cntl	w100fb.c	/^	union pll_cntl_u pll_cntl;$/;"	m	struct:power_state	typeref:union:power_state::pll_cntl_u	file:
pll_cntl_t	w100fb.h	/^struct pll_cntl_t {$/;"	s
pll_cntl_u	w100fb.h	/^union pll_cntl_u {$/;"	u
pll_conf	w100fb.h	/^	u32 pll_conf        : 3;$/;"	m	struct:pll_cntl_t
pll_cp_clip	w100fb.h	/^	u32 pll_cp_clip     : 2;$/;"	m	struct:pll_cntl_t
pll_ct	aty/atyfb.h	/^struct pll_ct {$/;"	s
pll_ctl	acornfb.h	/^	u_int	pll_ctl;$/;"	m	struct:vidc_timing
pll_dactal	w100fb.h	/^	u32 pll_dactal      : 4;$/;"	m	struct:pll_cntl_t
pll_entries	w100fb.c	/^static struct pll_entries {$/;"	s	file:
pll_ext_cntl	aty/atyfb.h	/^	u8 pll_ext_cntl;$/;"	m	struct:pll_ct
pll_fb_div_frac	w100fb.h	/^	u32 pll_fb_div_frac  : 3;$/;"	m	struct:pll_ref_fb_div_t
pll_fb_div_int	w100fb.h	/^	u32 pll_fb_div_int   : 6;$/;"	m	struct:pll_ref_fb_div_t
pll_fbclk_sel	w100fb.h	/^	u32 pll_fbclk_sel   : 1;$/;"	m	struct:pll_cntl_t
pll_freq_delta	matrox/g450_pll.c	/^static inline unsigned int pll_freq_delta(unsigned int f1, unsigned int f2) {$/;"	f	file:
pll_gen_cntl	aty/atyfb.h	/^	u8 pll_gen_cntl;$/;"	m	struct:pll_ct
pll_index	intelfb/intelfb.h	/^	int pll_index;$/;"	m	struct:intelfb_info
pll_info	aty/atyfb.h	/^struct pll_info {$/;"	s
pll_info	aty/radeonfb.h	/^struct pll_info {$/;"	s
pll_ioffset	w100fb.h	/^	u32 pll_ioffset     : 2;$/;"	m	struct:pll_cntl_t
pll_limits	aty/atyfb.h	/^	struct pll_info pll_limits;$/;"	m	struct:atyfb_par	typeref:struct:atyfb_par::pll_info
pll_lock_time	w100fb.h	/^	u32 pll_lock_time    : 8;$/;"	m	struct:pll_ref_fb_div_t
pll_m	gxt4500.c	/^	int pll_m;		\/* ref clock divisor *\/$/;"	m	struct:gxt4500_par	file:
pll_max	aty/atyfb.h	/^	int pll_max;$/;"	m	struct:pll_info
pll_mbctrl	w100fb.h	/^	u32 pll_mbctrl      : 2;$/;"	m	struct:pll_cntl_t
pll_min	aty/atyfb.h	/^	int pll_min;$/;"	m	struct:pll_info
pll_min_max	intelfb/intelfbhw.c	/^struct pll_min_max {$/;"	s	file:
pll_mode	w100fb.h	/^	u32 pll_mode        : 1;$/;"	m	struct:pll_cntl_t
pll_n	gxt4500.c	/^	int pll_n;		\/* VCO divisor *\/$/;"	m	struct:gxt4500_par	file:
pll_ops	aty/atyfb.h	/^	const struct aty_pll_ops *pll_ops;$/;"	m	struct:atyfb_par	typeref:struct:atyfb_par::aty_pll_ops
pll_pcp	w100fb.h	/^	u32 pll_pcp         : 3;$/;"	m	struct:pll_cntl_t
pll_pd1	gxt4500.c	/^	int pll_pd1;		\/* first post-divisor *\/$/;"	m	struct:gxt4500_par	file:
pll_pd2	gxt4500.c	/^	int pll_pd2;		\/* second post-divisor *\/$/;"	m	struct:gxt4500_par	file:
pll_pecc_mode	w100fb.h	/^	u32 pll_pecc_mode   : 2;$/;"	m	struct:pll_cntl_t
pll_pecc_scon	w100fb.h	/^	u32 pll_pecc_scon   : 2;$/;"	m	struct:pll_cntl_t
pll_per	aty/atyfb.h	/^	u32 pll_per;$/;"	m	struct:atyfb_par
pll_pm_en	w100fb.h	/^	u32 pll_pm_en       : 1;$/;"	m	struct:pll_cntl_t
pll_pvg	w100fb.h	/^	u32 pll_pvg         : 3;$/;"	m	struct:pll_cntl_t
pll_pwdn	w100fb.h	/^	u32 pll_pwdn        : 1;$/;"	m	struct:pll_cntl_t
pll_ref_div	aty/atyfb.h	/^	u8 pll_ref_div;$/;"	m	struct:pll_ct
pll_ref_div	aty/atyfb_base.c	/^	u8 pll_ref_div;$/;"	m	struct:atyclk	file:
pll_ref_div	w100fb.h	/^	u32 pll_ref_div      : 4;$/;"	m	struct:pll_ref_fb_div_t
pll_ref_fb_div	w100fb.c	/^	union pll_ref_fb_div_u pll_ref_fb_div;$/;"	m	struct:power_state	typeref:union:power_state::pll_ref_fb_div_u	file:
pll_ref_fb_div_t	w100fb.h	/^struct pll_ref_fb_div_t {$/;"	s
pll_ref_fb_div_u	w100fb.h	/^union pll_ref_fb_div_u {$/;"	u
pll_refclk_sel	w100fb.h	/^	u32 pll_refclk_sel  : 1;$/;"	m	struct:pll_cntl_t
pll_reset	w100fb.h	/^	u32 pll_reset       : 1;$/;"	m	struct:pll_cntl_t
pll_reset_time	w100fb.h	/^	u32 pll_reset_time   : 4;$/;"	m	struct:pll_ref_fb_div_t
pll_ring_off	w100fb.h	/^	u32 pll_ring_off    : 1;$/;"	m	struct:pll_cntl_t
pll_table	geode/lxfb_ops.c	/^} pll_table[] = {$/;"	v	typeref:struct:__anon39	file:
pll_table	w100fb.c	/^	struct w100_pll_info *pll_table;$/;"	m	struct:pll_entries	typeref:struct:pll_entries::w100_pll_info	file:
pll_tcpoff	w100fb.h	/^	u32 pll_tcpoff      : 1;$/;"	m	struct:pll_cntl_t
pll_to_var	aty/atyfb.h	/^	u32 (*pll_to_var) (const struct fb_info * info, const union aty_pll * pll);$/;"	m	struct:aty_pll_ops
pll_value	geode/video_cs5530.c	/^	u32 pll_value;$/;"	m	struct:cs5530_pll_entry	file:
pll_vclk_cntl	aty/atyfb.h	/^	u8 pll_vclk_cntl;$/;"	m	struct:pll_ct
pll_vcofr	w100fb.h	/^	u32 pll_vcofr       : 1;$/;"	m	struct:pll_cntl_t
plls	intelfb/intelfbhw.c	/^static struct pll_min_max plls[PLLS_MAX] = {$/;"	v	typeref:struct:pll_min_max	file:
pllsel	nvidia/nv_type.h	/^	u32 pllsel;$/;"	m	struct:_riva_hw_state
pllsel	riva/riva_hw.h	/^    U032 pllsel;$/;"	m	struct:_riva_hw_state
pllval	geode/lxfb_ops.c	/^  unsigned int pllval;$/;"	m	struct:__anon39	file:
plnwt	matrox/matroxfb_base.h	/^		int		plnwt;$/;"	m	struct:matrox_fb_info::__anon18
pm	9331/jz4750_lcd.c	/^	struct pm_dev		*pm;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::pm_dev	file:
pm	cg6.c	/^	u32	pm;$/;"	m	struct:cg6_fbc	file:
pm	jz4740_slcd.c	/^	struct pm_dev *pm;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::pm_dev	file:
pm	jz4750_lcd.c	/^	struct pm_dev		*pm;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::pm_dev	file:
pm	jzlcd.c	/^	struct pm_dev		*pm;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::pm_dev	file:
pm	l009_bak/jz4750_lcd.c	/^	struct pm_dev		*pm;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::pm_dev	file:
pm2_RD	pm2fb.c	/^static inline u32 pm2_RD(struct pm2fb_par *p, s32 off)$/;"	f	file:
pm2_RDAC_RD	pm2fb.c	/^static inline u32 pm2_RDAC_RD(struct pm2fb_par *p, s32 idx)$/;"	f	file:
pm2_RDAC_WR	pm2fb.c	/^static inline void pm2_RDAC_WR(struct pm2fb_par *p, s32 idx, u32 v)$/;"	f	file:
pm2_WR	pm2fb.c	/^static inline void pm2_WR(struct pm2fb_par *p, s32 off, u32 v)$/;"	f	file:
pm2_mnp	pm2fb.c	/^static void pm2_mnp(u32 clk, unsigned char *mm, unsigned char *nn,$/;"	f	file:
pm2fb_blank	pm2fb.c	/^static int pm2fb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
pm2fb_check_var	pm2fb.c	/^static int pm2fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
pm2fb_copyarea	pm2fb.c	/^static void pm2fb_copyarea(struct fb_info *info,$/;"	f	file:
pm2fb_cursor	pm2fb.c	/^static int pm2fb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
pm2fb_driver	pm2fb.c	/^static struct pci_driver pm2fb_driver = {$/;"	v	typeref:struct:pci_driver	file:
pm2fb_exit	pm2fb.c	/^module_exit(pm2fb_exit);$/;"	v
pm2fb_exit	pm2fb.c	/^static void __exit pm2fb_exit(void)$/;"	f	file:
pm2fb_fillrect	pm2fb.c	/^static void pm2fb_fillrect(struct fb_info *info,$/;"	f	file:
pm2fb_id_table	pm2fb.c	/^static struct pci_device_id pm2fb_id_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
pm2fb_imageblit	pm2fb.c	/^static void pm2fb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
pm2fb_init	pm2fb.c	/^module_init(pm2fb_init);$/;"	v
pm2fb_init	pm2fb.c	/^static int __init pm2fb_init(void)$/;"	f	file:
pm2fb_ops	pm2fb.c	/^static struct fb_ops pm2fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
pm2fb_pan_display	pm2fb.c	/^static int pm2fb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
pm2fb_par	pm2fb.c	/^struct pm2fb_par$/;"	s	file:
pm2fb_probe	pm2fb.c	/^static int __devinit pm2fb_probe(struct pci_dev *pdev,$/;"	f	file:
pm2fb_remove	pm2fb.c	/^static void __devexit pm2fb_remove(struct pci_dev *pdev)$/;"	f	file:
pm2fb_set_par	pm2fb.c	/^static int pm2fb_set_par(struct fb_info *info)$/;"	f	file:
pm2fb_setcolreg	pm2fb.c	/^static int pm2fb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
pm2fb_setup	pm2fb.c	/^static int __init pm2fb_setup(char *options)$/;"	f	file:
pm2fb_sync	pm2fb.c	/^static int pm2fb_sync(struct fb_info *info)$/;"	f	file:
pm2v_RDAC_RD	pm2fb.c	/^static inline u32 pm2v_RDAC_RD(struct pm2fb_par *p, s32 idx)$/;"	f	file:
pm2v_RDAC_WR	pm2fb.c	/^static inline void pm2v_RDAC_WR(struct pm2fb_par *p, s32 idx, u32 v)$/;"	f	file:
pm2v_mnp	pm2fb.c	/^static void pm2v_mnp(u32 clk, unsigned char *mm, unsigned char *nn,$/;"	f	file:
pm2vfb_cursor	pm2fb.c	/^static int pm2vfb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
pm3_par	pm3fb.c	/^struct pm3_par {$/;"	s	file:
pm3fb_blank	pm3fb.c	/^static int pm3fb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
pm3fb_calculate_clock	pm3fb.c	/^static void pm3fb_calculate_clock(unsigned long reqclock,$/;"	f	file:
pm3fb_check_var	pm3fb.c	/^static int pm3fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
pm3fb_clear_colormap	pm3fb.c	/^static void pm3fb_clear_colormap(struct pm3_par *par,$/;"	f	file:
pm3fb_copyarea	pm3fb.c	/^static void pm3fb_copyarea(struct fb_info *info,$/;"	f	file:
pm3fb_cursor	pm3fb.c	/^static int pm3fb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
pm3fb_depth	pm3fb.c	/^static inline int pm3fb_depth(const struct fb_var_screeninfo *var)$/;"	f	file:
pm3fb_driver	pm3fb.c	/^static struct pci_driver pm3fb_driver = {$/;"	v	typeref:struct:pci_driver	file:
pm3fb_exit	pm3fb.c	/^module_exit(pm3fb_exit);$/;"	v
pm3fb_exit	pm3fb.c	/^static void __exit pm3fb_exit(void)$/;"	f	file:
pm3fb_fillrect	pm3fb.c	/^static void pm3fb_fillrect(struct fb_info *info,$/;"	f	file:
pm3fb_id_table	pm3fb.c	/^static struct pci_device_id pm3fb_id_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
pm3fb_imageblit	pm3fb.c	/^static void pm3fb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
pm3fb_init	pm3fb.c	/^module_init(pm3fb_init);$/;"	v
pm3fb_init	pm3fb.c	/^static int __init pm3fb_init(void)$/;"	f	file:
pm3fb_init_engine	pm3fb.c	/^static void pm3fb_init_engine(struct fb_info *info)$/;"	f	file:
pm3fb_ops	pm3fb.c	/^static struct fb_ops pm3fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
pm3fb_pan_display	pm3fb.c	/^static int pm3fb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
pm3fb_probe	pm3fb.c	/^static int __devinit pm3fb_probe(struct pci_dev *dev,$/;"	f	file:
pm3fb_remove	pm3fb.c	/^static void __devexit pm3fb_remove(struct pci_dev *dev)$/;"	f	file:
pm3fb_set_color	pm3fb.c	/^static inline void pm3fb_set_color(struct pm3_par *par, unsigned char regno,$/;"	f	file:
pm3fb_set_par	pm3fb.c	/^static int pm3fb_set_par(struct fb_info *info)$/;"	f	file:
pm3fb_setcolreg	pm3fb.c	/^static int pm3fb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
pm3fb_setup	pm3fb.c	/^static int __init pm3fb_setup(char *options)$/;"	f	file:
pm3fb_shift_bpp	pm3fb.c	/^static inline int pm3fb_shift_bpp(unsigned bpp, int v)$/;"	f	file:
pm3fb_size_memory	pm3fb.c	/^static unsigned long pm3fb_size_memory(struct pm3_par *par)$/;"	f	file:
pm3fb_sync	pm3fb.c	/^static int pm3fb_sync(struct fb_info *info)$/;"	f	file:
pm3fb_write_mode	pm3fb.c	/^static void pm3fb_write_mode(struct fb_info *info)$/;"	f	file:
pm_crt_ctrl	sm501fb.c	/^	unsigned long		 pm_crt_ctrl;	\/* pm: crt ctrl save *\/$/;"	m	struct:sm501fb_info	file:
pm_mode	aty/radeonfb.h	/^	enum radeon_pm_mode	pm_mode;$/;"	m	struct:radeonfb_info	typeref:enum:radeonfb_info::radeon_pm_mode
pm_mode_modifier	aty/radeon_pm.c	/^	const enum radeon_pm_mode pm_mode_modifier; \/* modify pm_mode *\/$/;"	m	struct:radeon_device_id	typeref:enum:radeon_device_id::radeon_pm_mode	file:
pm_reg	aty/aty128fb.c	/^	int	pm_reg;$/;"	m	struct:aty128fb_par	file:
pm_reg	aty/radeonfb.h	/^	int			pm_reg;$/;"	m	struct:radeonfb_info
pm_state	nvidia/nv_type.h	/^	int pm_state;$/;"	m	struct:nvidia_par
pm_state	savage/savagefb.h	/^	int pm_state;$/;"	m	struct:savagefb_par
pmagaafb_exit	pmag-aa-fb.c	/^module_exit(pmagaafb_exit);$/;"	v
pmagaafb_exit	pmag-aa-fb.c	/^static void __exit pmagaafb_exit(void)$/;"	f	file:
pmagaafb_init	pmag-aa-fb.c	/^int __init pmagaafb_init(void)$/;"	f
pmagaafb_init	pmag-aa-fb.c	/^module_init(pmagaafb_init);$/;"	v
pmagbafb_driver	pmag-ba-fb.c	/^static struct tc_driver pmagbafb_driver = {$/;"	v	typeref:struct:tc_driver	file:
pmagbafb_erase_cursor	pmag-ba-fb.c	/^static void __init pmagbafb_erase_cursor(struct fb_info *info)$/;"	f	file:
pmagbafb_exit	pmag-ba-fb.c	/^module_exit(pmagbafb_exit);$/;"	v
pmagbafb_exit	pmag-ba-fb.c	/^static void __exit pmagbafb_exit(void)$/;"	f	file:
pmagbafb_init	pmag-ba-fb.c	/^module_init(pmagbafb_init);$/;"	v
pmagbafb_init	pmag-ba-fb.c	/^static int __init pmagbafb_init(void)$/;"	f	file:
pmagbafb_ops	pmag-ba-fb.c	/^static struct fb_ops pmagbafb_ops = {$/;"	v	typeref:struct:fb_ops	file:
pmagbafb_par	pmag-ba-fb.c	/^struct pmagbafb_par {$/;"	s	file:
pmagbafb_probe	pmag-ba-fb.c	/^static int __init pmagbafb_probe(struct device *dev)$/;"	f	file:
pmagbafb_remove	pmag-ba-fb.c	/^static int __exit pmagbafb_remove(struct device *dev)$/;"	f	file:
pmagbafb_setcolreg	pmag-ba-fb.c	/^static int pmagbafb_setcolreg(unsigned int regno, unsigned int red,$/;"	f	file:
pmagbafb_tc_table	pmag-ba-fb.c	/^static const struct tc_device_id pmagbafb_tc_table[] = {$/;"	v	typeref:struct:tc_device_id	file:
pmagbbfb_driver	pmagb-b-fb.c	/^static struct tc_driver pmagbbfb_driver = {$/;"	v	typeref:struct:tc_driver	file:
pmagbbfb_erase_cursor	pmagb-b-fb.c	/^static void __init pmagbbfb_erase_cursor(struct fb_info *info)$/;"	f	file:
pmagbbfb_exit	pmagb-b-fb.c	/^module_exit(pmagbbfb_exit);$/;"	v
pmagbbfb_exit	pmagb-b-fb.c	/^static void __exit pmagbbfb_exit(void)$/;"	f	file:
pmagbbfb_init	pmagb-b-fb.c	/^module_init(pmagbbfb_init);$/;"	v
pmagbbfb_init	pmagb-b-fb.c	/^static int __init pmagbbfb_init(void)$/;"	f	file:
pmagbbfb_ops	pmagb-b-fb.c	/^static struct fb_ops pmagbbfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
pmagbbfb_osc_setup	pmagb-b-fb.c	/^static void __init pmagbbfb_osc_setup(struct fb_info *info)$/;"	f	file:
pmagbbfb_par	pmagb-b-fb.c	/^struct pmagbbfb_par {$/;"	s	file:
pmagbbfb_probe	pmagb-b-fb.c	/^static int __init pmagbbfb_probe(struct device *dev)$/;"	f	file:
pmagbbfb_remove	pmagb-b-fb.c	/^static int __exit pmagbbfb_remove(struct device *dev)$/;"	f	file:
pmagbbfb_screen_setup	pmagb-b-fb.c	/^static void __init pmagbbfb_screen_setup(struct fb_info *info)$/;"	f	file:
pmagbbfb_setcolreg	pmagb-b-fb.c	/^static int pmagbbfb_setcolreg(unsigned int regno, unsigned int red,$/;"	f	file:
pmagbbfb_tc_table	pmagb-b-fb.c	/^static const struct tc_device_id pmagbbfb_tc_table[] = {$/;"	v	typeref:struct:tc_device_id	file:
pmask	ffb.c	/^	u32	pmask;$/;"	m	struct:ffb_fbc	file:
pmi_int_disable	w100fb.h	/^	u32 pmi_int_disable          : 1;$/;"	m	struct:cif_cntl_t
pmi_schmen_disable	w100fb.h	/^	u32 pmi_schmen_disable       : 1;$/;"	m	struct:cif_cntl_t
pmu_dev	backlight/progear_bl.c	/^static struct pci_dev *pmu_dev = NULL;$/;"	v	typeref:struct:pci_dev	file:
pnx4008_alloc_dum_channel	pnx4008/sdum.c	/^EXPORT_SYMBOL(pnx4008_alloc_dum_channel);$/;"	v
pnx4008_alloc_dum_channel	pnx4008/sdum.c	/^int pnx4008_alloc_dum_channel(int dev_id)$/;"	f
pnx4008_fb_addr	pnx4008/sdum.c	/^static struct pnx4008_fb_addr {$/;"	s	file:
pnx4008_free_dum_channel	pnx4008/sdum.c	/^EXPORT_SYMBOL(pnx4008_free_dum_channel);$/;"	v
pnx4008_free_dum_channel	pnx4008/sdum.c	/^int pnx4008_free_dum_channel(int channr, int dev_id)$/;"	f
pnx4008_get_fb_addresses	pnx4008/sdum.c	/^EXPORT_SYMBOL(pnx4008_get_fb_addresses);$/;"	v
pnx4008_get_fb_addresses	pnx4008/sdum.c	/^int pnx4008_get_fb_addresses(int fb_type, void **virt_addr,$/;"	f
pnx4008_put_dum_channel_uf	pnx4008/sdum.c	/^EXPORT_SYMBOL(pnx4008_put_dum_channel_uf);$/;"	v
pnx4008_put_dum_channel_uf	pnx4008/sdum.c	/^int pnx4008_put_dum_channel_uf(struct dumchannel_uf chan_uf, int dev_id)$/;"	f
pnx4008_sdum_mmap	pnx4008/sdum.c	/^EXPORT_SYMBOL(pnx4008_sdum_mmap);$/;"	v
pnx4008_sdum_mmap	pnx4008/sdum.c	/^int pnx4008_sdum_mmap(struct fb_info *info, struct vm_area_struct *vma,$/;"	f
pnx4008_set_dum_channel_dirty_detect	pnx4008/sdum.c	/^EXPORT_SYMBOL(pnx4008_set_dum_channel_dirty_detect);$/;"	v
pnx4008_set_dum_channel_dirty_detect	pnx4008/sdum.c	/^int pnx4008_set_dum_channel_dirty_detect(int channr, int val, int dev_id)$/;"	f
pnx4008_set_dum_channel_sync	pnx4008/sdum.c	/^EXPORT_SYMBOL(pnx4008_set_dum_channel_sync);$/;"	v
pnx4008_set_dum_channel_sync	pnx4008/sdum.c	/^int pnx4008_set_dum_channel_sync(int channr, int val, int dev_id)$/;"	f
pnx4008_set_dum_exit_notification	pnx4008/sdum.c	/^EXPORT_SYMBOL(pnx4008_set_dum_exit_notification);$/;"	v
pnx4008_set_dum_exit_notification	pnx4008/sdum.c	/^int pnx4008_set_dum_exit_notification(int dev_id)$/;"	f
poff	aty/atyfb_base.c	/^	unsigned long poff;$/;"	m	struct:pci_mmap_map	file:
poff	igafb.c	/^    unsigned long poff;$/;"	m	struct:pci_mmap_map	file:
poff	sbuslib.h	/^	unsigned long poff;$/;"	m	struct:sbus_mmap_map
poh_freelist	sis/sis.h	/^	struct SIS_OH	*poh_freelist;$/;"	m	struct:SIS_HEAP	typeref:struct:SIS_HEAP::SIS_OH
poh_next	sis/sis.h	/^	struct SIS_OH *poh_next;$/;"	m	struct:SIS_OH	typeref:struct:SIS_OH::SIS_OH
poh_prev	sis/sis.h	/^	struct SIS_OH *poh_prev;$/;"	m	struct:SIS_OH	typeref:struct:SIS_OH::SIS_OH
poha_chain	sis/sis.h	/^	struct SIS_OHALLOC *poha_chain;$/;"	m	struct:SIS_HEAP	typeref:struct:SIS_HEAP::SIS_OHALLOC
poha_next	sis/sis.h	/^	struct SIS_OHALLOC *poha_next;$/;"	m	struct:SIS_OHALLOC	typeref:struct:SIS_OHALLOC::SIS_OHALLOC
point	riva/riva_hw.h	/^        U032 point;         \/* y_x S16_S16 in pixels            4-   7*\/$/;"	m	struct:__anon74::__anon78
point	tridentfb.c	165;"	d	file:
point0	riva/riva_hw.h	/^        U032 point0;        \/* y_x S16_S16 in pixels            0-   3*\/$/;"	m	struct:__anon74::__anon75
point0X	riva/riva_hw.h	/^        U032 point0X;       \/* in pixels, 0 at left                0-   3*\/$/;"	m	struct:__anon74::__anon76
point0Y	riva/riva_hw.h	/^        U032 point0Y;       \/* in pixels, 0 at top                 4-   7*\/$/;"	m	struct:__anon74::__anon76
point1	riva/riva_hw.h	/^        U032 point1;        \/* y_x S16_S16 in pixels            4-   7*\/$/;"	m	struct:__anon74::__anon75
point1X	riva/riva_hw.h	/^        U032 point1X;       \/* in pixels, 0 at left                8-   b*\/$/;"	m	struct:__anon74::__anon76
point1Y	riva/riva_hw.h	/^        U032 point1Y;       \/* in pixels, 0 at top                 c-   f*\/$/;"	m	struct:__anon74::__anon76
pointa	cg6.c	/^	u32	pointr, pointg, pointb, pointa;$/;"	m	struct:cg6_fbc	file:
pointb	cg6.c	/^	u32	pointr, pointg, pointb, pointa;$/;"	m	struct:cg6_fbc	file:
pointg	cg6.c	/^	u32	pointr, pointg, pointb, pointa;$/;"	m	struct:cg6_fbc	file:
pointr	cg6.c	/^	u32	pointr, pointg, pointb, pointa;$/;"	m	struct:cg6_fbc	file:
polling_end_flag	jz4750_ipu.h	236;"	d
poodle_lcd_driver	backlight/locomolcd.c	/^static struct locomo_driver poodle_lcd_driver = {$/;"	v	typeref:struct:locomo_driver	file:
portrait_mode	w100fb.h	/^	u32 portrait_mode     : 2;$/;"	m	struct:graphic_ctrl_t_w100
portrait_mode	w100fb.h	/^	u32 portrait_mode     : 2;$/;"	m	struct:graphic_ctrl_t_w32xx
pos_x	omap/blizzard.c	/^	int pos_x, pos_y;$/;"	m	struct:plane_info	file:
pos_y	omap/blizzard.c	/^	int pos_x, pos_y;$/;"	m	struct:plane_info	file:
post_div	aty/radeonfb.h	/^	int		post_div;	$/;"	m	struct:radeon_regs
post_div_2	aty/radeonfb.h	/^	int		post_div_2;$/;"	m	struct:radeon_regs
post_divider	aty/aty128fb.c	/^	u32 post_divider;$/;"	m	struct:aty128_pll	file:
post_divider	aty/atyfb.h	/^	u32 post_divider;$/;"	m	struct:pll_18818
post_divider	aty/radeonfb.h	/^	int post_divider;$/;"	m	struct:panel_info
post_shift_max	matrox/matroxfb_base.h	/^	unsigned int	post_shift_max;$/;"	m	struct:matrox_pll_features
post_shift_max	matrox/matroxfb_maven.c	/^	unsigned int	post_shift_max;$/;"	m	struct:matrox_pll_features2	file:
postcmd	pnx4008/sdum.h	/^	u32 postcmd[MAX_NR_POSTSTRINGS];$/;"	m	struct:cmdstring
postdividers	aty/mach64_ct.c	/^static u8 postdividers[] = {1,2,4,8,3};$/;"	v	file:
poststringlen	pnx4008/sdum.h	/^	uint16_t poststringlen;$/;"	m	struct:cmdstring
power	backlight/ltv350qv.c	/^	int			power;$/;"	m	struct:ltv350qv	file:
power	sticore.h	/^	s16 power;			\/* power calculation (in Watts) *\/$/;"	m	struct:sti_glob_cfg_ext
power	sticore.h	/^	u16 power;$/;"	m	struct:sti_rom
power_down	omap/blizzard.c	/^	void			(*power_down)(struct device *dev);$/;"	m	struct:blizzard_struct	file:
power_down	omap/hwa742.c	/^	void			(*power_down)(struct device *dev);$/;"	m	struct:__anon49	file:
power_state	w100fb.c	/^struct power_state {$/;"	s	file:
power_up	omap/blizzard.c	/^	void			(*power_up)(struct device *dev);$/;"	m	struct:blizzard_struct	file:
power_up	omap/hwa742.c	/^	void			(*power_up)(struct device *dev);$/;"	m	struct:__anon49	file:
pp	pm2fb.c	/^	u16 pp;$/;"	m	struct:__anon54	file:
pp_table	pm2fb.c	/^} pp_table[] = {$/;"	v	typeref:struct:__anon54	file:
ppc	ffb.c	/^	u32	ppc;$/;"	m	struct:ffb_fbc	file:
ppcfg	ffb.c	/^	u32	ppcfg;$/;"	m	struct:ffb_fbc	file:
ppll_div_3	aty/radeonfb.h	/^	u32		ppll_div_3;$/;"	m	struct:radeon_regs
ppll_max	aty/aty128fb.c	/^	u32 ppll_max;$/;"	m	struct:aty128_constants	file:
ppll_max	aty/radeonfb.h	/^	int ppll_max;$/;"	m	struct:pll_info
ppll_min	aty/aty128fb.c	/^	u32 ppll_min;$/;"	m	struct:aty128_constants	file:
ppll_min	aty/radeonfb.h	/^	int ppll_min;$/;"	m	struct:pll_info
ppll_ref_div	aty/radeonfb.h	/^	u32		ppll_ref_div;$/;"	m	struct:radeon_regs
ppr	cg14.c	/^	u8 ppr;	\/* Packed Pixel Reg *\/$/;"	m	struct:cg14_regs	file:
preblend	ffb.c	/^	u32	preblend;$/;"	m	struct:ffb_fbc	file:
precise_width	matrox/matroxfb_base.h	/^		int		precise_width;$/;"	m	struct:matrox_fb_info::__anon20
precmd	pnx4008/sdum.h	/^	u32 precmd[MAX_NR_PRESTRINGS];$/;"	m	struct:cmdstring
preg	controlfb.h	/^struct preg {			\/* padded register *\/$/;"	s
preg	platinumfb.h	/^struct preg {			\/* padded register *\/$/;"	s
preinit	matrox/matroxfb_base.h	/^	int	(*preinit)(WPMINFO2);$/;"	m	struct:matrox_switch
prestringlen	pnx4008/sdum.h	/^	uint16_t prestringlen;$/;"	m	struct:cmdstring
prev_color_mode	omap/hwa742.c	/^	int			prev_color_mode;$/;"	m	struct:__anon49	file:
prev_flags	omap/hwa742.c	/^	int			prev_flags;$/;"	m	struct:__anon49	file:
primary_dev	matrox/matroxfb_crtc2.h	/^	struct matrox_fb_info*	primary_dev;$/;"	m	struct:matroxfb_dh_fb_info	typeref:struct:matroxfb_dh_fb_info::matrox_fb_info
primary_device	console/fbcon.c	/^static int primary_device = -1;$/;"	v	file:
primary_head	matrox/matroxfb_maven.c	/^	struct matrox_fb_info*		primary_head;$/;"	m	struct:maven_data	typeref:struct:maven_data::matrox_fb_info	file:
print_dbg	9331/jz4750_lcd.c	78;"	d	file:
print_dbg	9331/jz4750_lcd.c	81;"	d	file:
print_dbg	au1100fb.h	40;"	d
print_dbg	au1100fb.h	42;"	d
print_dbg	au1200fb.c	66;"	d	file:
print_dbg	au1200fb.c	68;"	d	file:
print_dbg	jz4740_slcd.c	50;"	d	file:
print_dbg	jz4740_slcd.c	52;"	d	file:
print_dbg	jz4750_lcd.c	79;"	d	file:
print_dbg	jz4750_lcd.c	82;"	d	file:
print_dbg	jzlcd.c	51;"	d	file:
print_dbg	jzlcd.c	53;"	d	file:
print_dbg	l009_bak/jz4750_lcd.c	79;"	d	file:
print_dbg	l009_bak/jz4750_lcd.c	82;"	d	file:
print_err	9331/jz4750_lcd.c	84;"	d	file:
print_err	au1100fb.h	35;"	d
print_err	au1200fb.c	61;"	d	file:
print_err	jz4740_slcd.c	46;"	d	file:
print_err	jz4750_lcd.c	85;"	d	file:
print_err	jzlcd.c	47;"	d	file:
print_err	l009_bak/jz4750_lcd.c	85;"	d	file:
print_img	jz4750_android_ipu.c	/^void print_img(struct ipu_driver_priv *ipu)$/;"	f
print_info	9331/jz4750_lcd.c	86;"	d	file:
print_info	au1100fb.h	37;"	d
print_info	au1200fb.c	63;"	d	file:
print_info	jz4740_slcd.c	48;"	d	file:
print_info	jz4750_lcd.c	87;"	d	file:
print_info	jzlcd.c	49;"	d	file:
print_info	l009_bak/jz4750_lcd.c	87;"	d	file:
print_lcdc_registers	9331/jz4750_lcd.c	/^static void print_lcdc_registers(void)	\/* debug *\/$/;"	f	file:
print_lcdc_registers	9331/jz4750_lcd.c	501;"	d	file:
print_lcdc_registers	jz4750_lcd.c	/^static void print_lcdc_registers(void)	\/* debug *\/$/;"	f	file:
print_lcdc_registers	jz4750_lcd.c	529;"	d	file:
print_lcdc_registers	l009_bak/jz4750_lcd.c	/^static void print_lcdc_registers(void)	\/* debug *\/$/;"	f	file:
print_lcdc_registers	l009_bak/jz4750_lcd.c	502;"	d	file:
print_regs	jzlcd.c	/^static void print_regs(void)	\/* debug *\/$/;"	f	file:
print_regs	jzlcd.c	233;"	d	file:
print_warn	9331/jz4750_lcd.c	85;"	d	file:
print_warn	au1100fb.h	36;"	d
print_warn	au1200fb.c	62;"	d	file:
print_warn	jz4740_slcd.c	47;"	d	file:
print_warn	jz4750_lcd.c	86;"	d	file:
print_warn	jzlcd.c	48;"	d	file:
print_warn	l009_bak/jz4750_lcd.c	86;"	d	file:
priority	au1200fb.c	/^	unsigned int priority;$/;"	m	struct:au1200_lcd_window_regs_t	file:
priority	riva/riva_hw.c	/^  int priority;$/;"	m	struct:__anon81	file:
probe	matrox/matroxfb_base.h	/^	void*			(*probe)(struct matrox_fb_info* info);$/;"	m	struct:matroxfb_driver
probeonly	intelfb/intelfbdrv.c	/^static int probeonly    = 0;$/;"	v	file:
proc_lcd_backlight_read_proc	jz4740_slcd.c	/^static int proc_lcd_backlight_read_proc ($/;"	f	file:
proc_lcd_backlight_read_proc	jz4750_lcd.c	/^static int proc_lcd_backlight_read_proc($/;"	f	file:
proc_lcd_backlight_read_proc	l009_bak/jz4750_lcd.c	/^static int proc_lcd_backlight_read_proc($/;"	f	file:
proc_lcd_backlight_write_proc	jz4740_slcd.c	/^static int proc_lcd_backlight_write_proc (struct file *file, const char *buffer,$/;"	f	file:
proc_lcd_backlight_write_proc	jz4750_lcd.c	/^static int proc_lcd_backlight_write_proc($/;"	f	file:
proc_lcd_backlight_write_proc	l009_bak/jz4750_lcd.c	/^static int proc_lcd_backlight_write_proc($/;"	f	file:
process_pending_requests	omap/blizzard.c	/^static void process_pending_requests(void)$/;"	f	file:
process_pending_requests	omap/hwa742.c	/^static void process_pending_requests(void)$/;"	f	file:
progearbl_device	backlight/progear_bl.c	/^static struct platform_device *progearbl_device;$/;"	v	typeref:struct:platform_device	file:
progearbl_driver	backlight/progear_bl.c	/^static struct platform_driver progearbl_driver = {$/;"	v	typeref:struct:platform_driver	file:
progearbl_exit	backlight/progear_bl.c	/^module_exit(progearbl_exit);$/;"	v
progearbl_exit	backlight/progear_bl.c	/^static void __exit progearbl_exit(void)$/;"	f	file:
progearbl_get_intensity	backlight/progear_bl.c	/^static int progearbl_get_intensity(struct backlight_device *bd)$/;"	f	file:
progearbl_init	backlight/progear_bl.c	/^module_init(progearbl_init);$/;"	v
progearbl_init	backlight/progear_bl.c	/^static int __init progearbl_init(void)$/;"	f	file:
progearbl_ops	backlight/progear_bl.c	/^static struct backlight_ops progearbl_ops = {$/;"	v	typeref:struct:backlight_ops	file:
progearbl_probe	backlight/progear_bl.c	/^static int progearbl_probe(struct platform_device *pdev)$/;"	f	file:
progearbl_remove	backlight/progear_bl.c	/^static int progearbl_remove(struct platform_device *pdev)$/;"	f	file:
progearbl_set_intensity	backlight/progear_bl.c	/^static int progearbl_set_intensity(struct backlight_device *bd)$/;"	f	file:
program	matrox/matroxfb_base.h	/^	int		(*program)(void* altout_dev);$/;"	m	struct:matrox_altout
program_bits	aty/atyfb.h	/^	u32 program_bits;$/;"	m	struct:pll_18818
prom_con	console/promcon.c	/^const struct consw prom_con = {$/;"	v	typeref:struct:consw
prom_con_init	console/promcon.c	/^void __init prom_con_init(void)$/;"	f
promcon_blank	console/promcon.c	/^promcon_blank(struct vc_data *conp, int blank, int mode_switch)$/;"	f	file:
promcon_bmove	console/promcon.c	/^promcon_bmove(struct vc_data *conp, int sy, int sx, int dy, int dx,$/;"	f	file:
promcon_build_attr	console/promcon.c	/^static u8 promcon_build_attr(struct vc_data *conp, u8 _color, u8 _intensity,$/;"	f	file:
promcon_clear	console/promcon.c	/^promcon_clear(struct vc_data *conp, int sy, int sx, int height, int width)$/;"	f	file:
promcon_cursor	console/promcon.c	/^promcon_cursor(struct vc_data *conp, int mode)$/;"	f	file:
promcon_deinit	console/promcon.c	/^promcon_deinit(struct vc_data *conp)$/;"	f	file:
promcon_dummy	console/promcon.c	/^static int promcon_dummy(void)$/;"	f	file:
promcon_end	console/promcon.c	/^promcon_end(struct vc_data *conp, char *b)$/;"	f	file:
promcon_init	console/promcon.c	/^promcon_init(struct vc_data *conp, int init)$/;"	f	file:
promcon_init_unimap	console/promcon.c	/^promcon_init_unimap(struct vc_data *conp)$/;"	f	file:
promcon_putc	console/promcon.c	/^promcon_putc(struct vc_data *conp, int c, int y, int x)$/;"	f	file:
promcon_putcs	console/promcon.c	/^promcon_putcs(struct vc_data *conp, const unsigned short *s,$/;"	f	file:
promcon_puts	console/promcon.c	/^promcon_puts(char *buf, int cnt)$/;"	f	file:
promcon_repaint_line	console/promcon.c	/^promcon_repaint_line(unsigned short *s, unsigned char *buf, unsigned char **bp)$/;"	f	file:
promcon_scroll	console/promcon.c	/^promcon_scroll(struct vc_data *conp, int t, int b, int dir, int count)$/;"	f	file:
promcon_start	console/promcon.c	/^promcon_start(struct vc_data *conp, char *b)$/;"	f	file:
promcon_startup	console/promcon.c	/^const char *promcon_startup(void)$/;"	f
promcon_switch	console/promcon.c	/^promcon_switch(struct vc_data *conp)$/;"	f	file:
promcon_uni_pagedir	console/promcon.c	/^static unsigned long promcon_uni_pagedir[2];$/;"	v	file:
prosavage_gpio_getscl	savage/savagefb-i2c.c	/^static int prosavage_gpio_getscl(void* data)$/;"	f	file:
prosavage_gpio_getsda	savage/savagefb-i2c.c	/^static int prosavage_gpio_getsda(void* data)$/;"	f	file:
prosavage_gpio_setscl	savage/savagefb-i2c.c	/^static void prosavage_gpio_setscl(void* data, int val)$/;"	f	file:
prosavage_gpio_setsda	savage/savagefb-i2c.c	/^static void prosavage_gpio_setsda(void* data, int val)$/;"	f	file:
prot_flag	aty/atyfb_base.c	/^	unsigned long prot_flag;$/;"	m	struct:pci_mmap_map	file:
prot_flag	igafb.c	/^    unsigned long prot_flag;$/;"	m	struct:pci_mmap_map	file:
prot_mask	aty/atyfb_base.c	/^	unsigned long prot_mask;$/;"	m	struct:pci_mmap_map	file:
prot_mask	igafb.c	/^    unsigned long prot_mask;$/;"	m	struct:pci_mmap_map	file:
ps3fb	ps3fb.c	/^static struct ps3fb_priv ps3fb;$/;"	v	typeref:struct:ps3fb_priv	file:
ps3fb_blank	ps3fb.c	/^static int ps3fb_blank(int blank, struct fb_info *info)$/;"	f	file:
ps3fb_check_var	ps3fb.c	/^static int ps3fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
ps3fb_default_mode	ps3fb.c	/^static const struct fb_videomode *ps3fb_default_mode(int id)$/;"	f	file:
ps3fb_driver	ps3fb.c	/^static struct ps3_system_bus_driver ps3fb_driver = {$/;"	v	typeref:struct:ps3_system_bus_driver	file:
ps3fb_exit	ps3fb.c	/^module_exit(ps3fb_exit);$/;"	v
ps3fb_exit	ps3fb.c	/^static void __exit ps3fb_exit(void)$/;"	f	file:
ps3fb_find_mode	ps3fb.c	/^static unsigned int ps3fb_find_mode(const struct fb_var_screeninfo *var,$/;"	f	file:
ps3fb_flip_ctl	ps3fb.c	/^static void ps3fb_flip_ctl(int on, void *data)$/;"	f	file:
ps3fb_get_res_table	ps3fb.c	/^static int ps3fb_get_res_table(u32 xres, u32 yres, int mode)$/;"	f	file:
ps3fb_get_vblank	ps3fb.c	/^static int ps3fb_get_vblank(struct fb_vblank *vblank)$/;"	f	file:
ps3fb_init	ps3fb.c	/^module_init(ps3fb_init);$/;"	v
ps3fb_init	ps3fb.c	/^static int __init ps3fb_init(void)$/;"	f	file:
ps3fb_ioctl	ps3fb.c	/^static int ps3fb_ioctl(struct fb_info *info, unsigned int cmd,$/;"	f	file:
ps3fb_mmap	ps3fb.c	/^static int ps3fb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
ps3fb_mode	ps3fb.c	/^static int ps3fb_mode;$/;"	v	file:
ps3fb_modedb	ps3fb.c	/^static const struct fb_videomode ps3fb_modedb[] = {$/;"	v	typeref:struct:fb_videomode	file:
ps3fb_open	ps3fb.c	/^static int ps3fb_open(struct fb_info *info, int user)$/;"	f	file:
ps3fb_ops	ps3fb.c	/^static struct fb_ops ps3fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
ps3fb_pan_display	ps3fb.c	/^static int ps3fb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
ps3fb_par	ps3fb.c	/^struct ps3fb_par {$/;"	s	file:
ps3fb_priv	ps3fb.c	/^struct ps3fb_priv {$/;"	s	file:
ps3fb_probe	ps3fb.c	/^static int __devinit ps3fb_probe(struct ps3_system_bus_device *dev)$/;"	f	file:
ps3fb_release	ps3fb.c	/^static int ps3fb_release(struct fb_info *info, int user)$/;"	f	file:
ps3fb_res	ps3fb.c	/^static const struct ps3fb_res_table ps3fb_res[] = {$/;"	v	typeref:struct:ps3fb_res_table	file:
ps3fb_res_table	ps3fb.c	/^struct ps3fb_res_table {$/;"	s	file:
ps3fb_set_par	ps3fb.c	/^static int ps3fb_set_par(struct fb_info *info)$/;"	f	file:
ps3fb_set_sync	ps3fb.c	/^static int ps3fb_set_sync(struct device *dev)$/;"	f	file:
ps3fb_setcolreg	ps3fb.c	/^static int ps3fb_setcolreg(unsigned int regno, unsigned int red,$/;"	f	file:
ps3fb_setup	ps3fb.c	/^static int __init ps3fb_setup(void)$/;"	f	file:
ps3fb_shutdown	ps3fb.c	/^static int ps3fb_shutdown(struct ps3_system_bus_device *dev)$/;"	f	file:
ps3fb_sync	ps3fb.c	/^static int ps3fb_sync(struct fb_info *info, u32 frame)$/;"	f	file:
ps3fb_sync_image	ps3fb.c	/^static void ps3fb_sync_image(struct device *dev, u64 frame_offset,$/;"	f	file:
ps3fb_vsync_interrupt	ps3fb.c	/^static irqreturn_t ps3fb_vsync_interrupt(int irq, void *ptr)$/;"	f	file:
ps3fb_vsync_settings	ps3fb.c	/^static int ps3fb_vsync_settings(struct gpu_driver_info *dinfo,$/;"	f	file:
ps3fb_wait_for_vsync	ps3fb.c	/^static int ps3fb_wait_for_vsync(u32 crtc)$/;"	f	file:
ps3fb_xdr_settings	ps3fb.c	/^static int ps3fb_xdr_settings(u64 xdr_lpar, struct device *dev)$/;"	f	file:
ps3fbd	ps3fb.c	/^static int ps3fbd(void *arg)$/;"	f	file:
ps_to_rfbi_ticks	omap/rfbi.c	/^static int ps_to_rfbi_ticks(int time, int div)$/;"	f	file:
ps_to_sossi_ticks	omap/sossi.c	/^static u32 ps_to_sossi_ticks(u32 ps, int div)$/;"	f	file:
pseudo_pal	cyblafb.c	/^	u32 pseudo_pal[16];$/;"	m	struct:cyblafb_par	file:
pseudo_pal	s3c2410fb.h	/^	u32			pseudo_pal[16];$/;"	m	struct:s3c2410fb_info
pseudo_pal	tridentfb.c	/^static u32 pseudo_pal[16];$/;"	v	file:
pseudo_palette	acornfb.h	/^	u32		pseudo_palette[16];$/;"	m	struct:acornfb_par
pseudo_palette	arkfb.c	/^	u32 pseudo_palette[16];$/;"	m	struct:arkfb_info	file:
pseudo_palette	aty/aty128fb.c	/^	u32	pseudo_palette[16];	\/* used for TRUECOLOR *\/$/;"	m	struct:aty128fb_par	file:
pseudo_palette	aty/atyfb.h	/^	u32 pseudo_palette[16];$/;"	m	struct:atyfb_par
pseudo_palette	aty/radeonfb.h	/^	u32			pseudo_palette[16];$/;"	m	struct:radeonfb_info
pseudo_palette	cirrusfb.c	/^	u32	pseudo_palette[16];$/;"	m	struct:cirrusfb_info	file:
pseudo_palette	controlfb.c	/^	u32			pseudo_palette[16];$/;"	m	struct:fb_info_control	file:
pseudo_palette	cyber2000fb.c	/^	u32			pseudo_palette[16];$/;"	m	struct:cfb_info	file:
pseudo_palette	epson1355fb.c	/^	u32 pseudo_palette[16];$/;"	m	struct:epson1355_par	file:
pseudo_palette	ffb.c	/^	u32			pseudo_palette[16];$/;"	m	struct:ffb_par	file:
pseudo_palette	gbefb.c	/^static uint32_t pseudo_palette[16];$/;"	v	file:
pseudo_palette	gxt4500.c	/^	u32 pseudo_palette[16];	\/* used in color blits *\/$/;"	m	struct:gxt4500_par	file:
pseudo_palette	hitfb.c	/^static u32 pseudo_palette[16];$/;"	v	file:
pseudo_palette	i810/i810.h	/^	u32 pseudo_palette[16];$/;"	m	struct:i810fb_par
pseudo_palette	intelfb/intelfb.h	/^	u32 pseudo_palette[16];$/;"	m	struct:intelfb_info
pseudo_palette	macfb.c	/^static u32 pseudo_palette[16];$/;"	v	file:
pseudo_palette	mbx/mbxfb.c	/^	u32 pseudo_palette[MAX_PALETTES];$/;"	m	struct:mbxfb_info	file:
pseudo_palette	nvidia/nv_type.h	/^	u32 pseudo_palette[16];$/;"	m	struct:nvidia_par
pseudo_palette	platinumfb.c	/^	u32				pseudo_palette[16];$/;"	m	struct:fb_info_platinum	file:
pseudo_palette	ps3fb.c	/^	u32 pseudo_palette[16];$/;"	m	struct:ps3fb_par	file:
pseudo_palette	riva/rivafb.h	/^	u32 pseudo_palette[16]; \/* default palette *\/$/;"	m	struct:riva_par
pseudo_palette	s3fb.c	/^	u32 pseudo_palette[16];$/;"	m	struct:s3fb_info	file:
pseudo_palette	savage/savagefb.h	/^	u32 pseudo_palette[16];$/;"	m	struct:savagefb_par
pseudo_palette	sis/sis.h	/^	u32		pseudo_palette[16];$/;"	m	struct:sis_video_info
pseudo_palette	sm501fb.c	/^	u32			 pseudo_palette[16];$/;"	m	struct:sm501fb_par	file:
pseudo_palette	stifb.c	/^	u32 pseudo_palette[16];$/;"	m	struct:stifb_info	file:
pseudo_palette	sunxvr2500.c	/^	u32			pseudo_palette[16];$/;"	m	struct:s3d_info	file:
pseudo_palette	sunxvr500.c	/^	u32			pseudo_palette[16];$/;"	m	struct:e3d_info	file:
pseudo_palette	valkyriefb.c	/^	u32			pseudo_palette[16];$/;"	m	struct:fb_info_valkyrie	file:
pseudo_palette	vermilion/vermilion.h	/^	u32 pseudo_palette[16];$/;"	m	struct:vml_info
pseudo_palette	vt8623fb.c	/^	u32 pseudo_palette[16];$/;"	m	struct:vt8623fb_info	file:
pseudo_palette	xilinxfb.c	/^	u32		pseudo_palette[PALETTE_ENTRIES_NO];$/;"	m	struct:xilinxfb_drvdata	file:
put_channel	pnx4008/sdum.c	/^static int put_channel(struct dumchannel chan)$/;"	f	file:
put_cmd_string	pnx4008/sdum.c	/^static int put_cmd_string(struct cmdstring cmds)$/;"	f	file:
put_dss_clocks	omap/dispc.c	/^static void put_dss_clocks(void)$/;"	f	file:
putcs	console/fbcon.h	/^	void (*putcs)(struct vc_data *vc, struct fb_info *info,$/;"	m	struct:fbcon_ops
pvr2_board	pvr2fb.c	/^static struct pvr2_board {$/;"	s	file:
pvr2_do_blank	pvr2fb.c	/^static void pvr2_do_blank(void)$/;"	f	file:
pvr2_get_param	pvr2fb.c	/^static int __devinit pvr2_get_param(const struct pvr2_params *p, const char *s,$/;"	f	file:
pvr2_init_cable	pvr2fb.c	/^static int pvr2_init_cable(void)$/;"	f	file:
pvr2_init_display	pvr2fb.c	/^static void pvr2_init_display(struct fb_info *info)$/;"	f	file:
pvr2_params	pvr2fb.c	/^struct pvr2_params { unsigned int val; char *name; };$/;"	s	file:
pvr2_update_display	pvr2fb.c	/^static void pvr2_update_display(struct fb_info *info)$/;"	f	file:
pvr2dma	pvr2fb.c	/^static unsigned int pvr2dma = ONCHIP_NR_DMA_CHANNELS;$/;"	v	file:
pvr2fb_blank	pvr2fb.c	/^static int pvr2fb_blank(int blank, struct fb_info *info)$/;"	f	file:
pvr2fb_check_var	pvr2fb.c	/^static int pvr2fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
pvr2fb_common_init	pvr2fb.c	/^static int __devinit pvr2fb_common_init(void)$/;"	f	file:
pvr2fb_dc_exit	pvr2fb.c	/^static void __exit pvr2fb_dc_exit(void)$/;"	f	file:
pvr2fb_dc_init	pvr2fb.c	/^static int __init pvr2fb_dc_init(void)$/;"	f	file:
pvr2fb_exit	pvr2fb.c	/^module_exit(pvr2fb_exit);$/;"	v
pvr2fb_exit	pvr2fb.c	/^static void __exit pvr2fb_exit(void)$/;"	f	file:
pvr2fb_init	pvr2fb.c	/^module_init(pvr2fb_init);$/;"	v
pvr2fb_init	pvr2fb.c	/^static int __init pvr2fb_init(void)$/;"	f	file:
pvr2fb_interrupt	pvr2fb.c	/^static irqreturn_t pvr2fb_interrupt(int irq, void *dev_id)$/;"	f	file:
pvr2fb_map	pvr2fb.c	/^static unsigned long pvr2fb_map;$/;"	v	file:
pvr2fb_ops	pvr2fb.c	/^static struct fb_ops pvr2fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
pvr2fb_par	pvr2fb.c	/^static struct pvr2fb_par {$/;"	s	file:
pvr2fb_pci_driver	pvr2fb.c	/^static struct pci_driver pvr2fb_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
pvr2fb_pci_exit	pvr2fb.c	/^static void __exit pvr2fb_pci_exit(void)$/;"	f	file:
pvr2fb_pci_init	pvr2fb.c	/^static int __init pvr2fb_pci_init(void)$/;"	f	file:
pvr2fb_pci_probe	pvr2fb.c	/^static int __devinit pvr2fb_pci_probe(struct pci_dev *pdev,$/;"	f	file:
pvr2fb_pci_remove	pvr2fb.c	/^static void __devexit pvr2fb_pci_remove(struct pci_dev *pdev)$/;"	f	file:
pvr2fb_set_pal_entry	pvr2fb.c	/^static inline void pvr2fb_set_pal_entry(struct pvr2fb_par *par,$/;"	f	file:
pvr2fb_set_pal_type	pvr2fb.c	/^static inline void pvr2fb_set_pal_type(unsigned int type)$/;"	f	file:
pvr2fb_set_par	pvr2fb.c	/^static int pvr2fb_set_par(struct fb_info *info)$/;"	f	file:
pvr2fb_setcolreg	pvr2fb.c	/^static int pvr2fb_setcolreg(unsigned int regno, unsigned int red,$/;"	f	file:
pvr2fb_setup	pvr2fb.c	/^static int __init pvr2fb_setup(char *options)$/;"	f	file:
pvr2fb_write	pvr2fb.c	/^static ssize_t pvr2fb_write(struct fb_info *info, const char *buf,$/;"	f	file:
pw	console/promcon.c	/^static short pw = 80 - 1, ph = 34 - 1;$/;"	v	file:
pwm_busy_timer	w100fb.h	/^	u32 pwm_busy_timer       : 8;$/;"	m	struct:pwrmgt_cntl_t
pwm_enable	w100fb.h	/^	u32 pwm_enable           : 1;$/;"	m	struct:pwrmgt_cntl_t
pwm_fast_noml_cond	w100fb.h	/^	u32 pwm_fast_noml_cond   : 4;$/;"	m	struct:pwrmgt_cntl_t
pwm_fast_noml_hw_en	w100fb.h	/^	u32 pwm_fast_noml_hw_en  : 1;$/;"	m	struct:pwrmgt_cntl_t
pwm_idle_timer	w100fb.h	/^	u32 pwm_idle_timer       : 8;$/;"	m	struct:pwrmgt_cntl_t
pwm_mode_req	w100fb.h	/^	u32 pwm_mode_req         : 2;$/;"	m	struct:pwrmgt_cntl_t
pwm_noml_fast_cond	w100fb.h	/^	u32 pwm_noml_fast_cond   : 4;$/;"	m	struct:pwrmgt_cntl_t
pwm_noml_fast_hw_en	w100fb.h	/^	u32 pwm_noml_fast_hw_en  : 1;$/;"	m	struct:pwrmgt_cntl_t
pwm_wakeup_cond	w100fb.h	/^	u32 pwm_wakeup_cond      : 2;$/;"	m	struct:pwrmgt_cntl_t
pwmdiv	au1200fb.h	/^	volatile uint32	pwmdiv;$/;"	m	struct:au1200_lcd
pwmhi	au1200fb.h	/^	volatile uint32	pwmhi;$/;"	m	struct:au1200_lcd
pwmr	imxfb.h	/^	u_int			pwmr;$/;"	m	struct:imxfb_info
pwr_delay	aty/radeonfb.h	/^	int pwr_delay;$/;"	m	struct:panel_info
pwrmgt_cntl	w100fb.c	/^	union pwrmgt_cntl_u pwrmgt_cntl;$/;"	m	struct:power_state	typeref:union:power_state::pwrmgt_cntl_u	file:
pwrmgt_cntl_t	w100fb.h	/^struct pwrmgt_cntl_t {$/;"	s
pwrmgt_cntl_u	w100fb.h	/^union pwrmgt_cntl_u {$/;"	u
pwrup_cfg	p9100.c	/^	u32 pwrup_cfg;$/;"	m	struct:p9100_regs	file:
px	console/promcon.c	/^static short px, py;$/;"	v	file:
pxafb_activate_var	pxafb.c	/^static int pxafb_activate_var(struct fb_var_screeninfo *var, struct pxafb_info *fbi)$/;"	f	file:
pxafb_backlight_power	pxafb.c	/^static void (*pxafb_backlight_power)(int);$/;"	v	file:
pxafb_blank	pxafb.c	/^static int pxafb_blank(int blank, struct fb_info *info)$/;"	f	file:
pxafb_bpp_to_lccr3	pxafb.c	/^static int pxafb_bpp_to_lccr3(struct fb_var_screeninfo *var)$/;"	f	file:
pxafb_check_var	pxafb.c	/^static int pxafb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
pxafb_disable_controller	pxafb.c	/^static void pxafb_disable_controller(struct pxafb_info *fbi)$/;"	f	file:
pxafb_display_dma_period	pxafb.c	/^static unsigned int pxafb_display_dma_period(struct fb_var_screeninfo *var)$/;"	f	file:
pxafb_dma_descriptor	pxafb.h	/^struct pxafb_dma_descriptor {$/;"	s
pxafb_driver	pxafb.c	/^static struct platform_driver pxafb_driver = {$/;"	v	typeref:struct:platform_driver	file:
pxafb_enable_controller	pxafb.c	/^static void pxafb_enable_controller(struct pxafb_info *fbi)$/;"	f	file:
pxafb_freq_policy	pxafb.c	/^pxafb_freq_policy(struct notifier_block *nb, unsigned long val, void *data)$/;"	f	file:
pxafb_freq_transition	pxafb.c	/^pxafb_freq_transition(struct notifier_block *nb, unsigned long val, void *data)$/;"	f	file:
pxafb_get_hsync_time	pxafb.c	/^EXPORT_SYMBOL(pxafb_get_hsync_time);$/;"	v
pxafb_get_hsync_time	pxafb.c	/^unsigned long pxafb_get_hsync_time(struct device *dev)$/;"	f
pxafb_getmode	pxafb.c	/^static struct pxafb_mode_info *pxafb_getmode(struct pxafb_mach_info *mach, struct fb_var_screeninfo *var)$/;"	f	file:
pxafb_handle_irq	pxafb.c	/^static irqreturn_t pxafb_handle_irq(int irq, void *dev_id)$/;"	f	file:
pxafb_info	pxafb.h	/^struct pxafb_info {$/;"	s
pxafb_init	pxafb.c	/^int __devinit pxafb_init(void)$/;"	f
pxafb_init	pxafb.c	/^module_init(pxafb_init);$/;"	v
pxafb_init_fbinfo	pxafb.c	/^static struct pxafb_info * __init pxafb_init_fbinfo(struct device *dev)$/;"	f	file:
pxafb_lcd_power	pxafb.c	/^static void (*pxafb_lcd_power)(int, struct fb_var_screeninfo *);$/;"	v	file:
pxafb_lcd_reg	pxafb.h	/^struct pxafb_lcd_reg {$/;"	s
pxafb_map_video_memory	pxafb.c	/^static int __init pxafb_map_video_memory(struct pxafb_info *fbi)$/;"	f	file:
pxafb_mmap	pxafb.c	/^static int pxafb_mmap(struct fb_info *info,$/;"	f	file:
pxafb_ops	pxafb.c	/^static struct fb_ops pxafb_ops = {$/;"	v	typeref:struct:fb_ops	file:
pxafb_parse_options	pxafb.c	/^static int __init pxafb_parse_options(struct device *dev, char *options)$/;"	f	file:
pxafb_probe	pxafb.c	/^int __init pxafb_probe(struct platform_device *dev)$/;"	f
pxafb_resume	pxafb.c	/^static int pxafb_resume(struct platform_device *dev)$/;"	f	file:
pxafb_resume	pxafb.c	1091;"	d	file:
pxafb_schedule_work	pxafb.c	/^static inline void pxafb_schedule_work(struct pxafb_info *fbi, u_int state)$/;"	f	file:
pxafb_set_par	pxafb.c	/^static int pxafb_set_par(struct fb_info *info)$/;"	f	file:
pxafb_set_truecolor	pxafb.c	/^static inline void pxafb_set_truecolor(u_int is_true_color)$/;"	f	file:
pxafb_setcolreg	pxafb.c	/^pxafb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
pxafb_setmode	pxafb.c	/^static void pxafb_setmode(struct fb_var_screeninfo *var, struct pxafb_mode_info *mode)$/;"	f	file:
pxafb_setpalettereg	pxafb.c	/^pxafb_setpalettereg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
pxafb_setup	pxafb.c	/^int __devinit pxafb_setup(char *options)$/;"	f
pxafb_setup_gpio	pxafb.c	/^static void pxafb_setup_gpio(struct pxafb_info *fbi)$/;"	f	file:
pxafb_suspend	pxafb.c	/^static int pxafb_suspend(struct platform_device *dev, pm_message_t state)$/;"	f	file:
pxafb_suspend	pxafb.c	1090;"	d	file:
pxafb_task	pxafb.c	/^static void pxafb_task(struct work_struct *work)$/;"	f	file:
py	console/promcon.c	/^static short px, py;$/;"	v	file:
q40fb_device	q40fb.c	/^static struct platform_device q40fb_device = {$/;"	v	typeref:struct:platform_device	file:
q40fb_driver	q40fb.c	/^static struct platform_driver q40fb_driver = {$/;"	v	typeref:struct:platform_driver	file:
q40fb_init	q40fb.c	/^int __init q40fb_init(void)$/;"	f
q40fb_init	q40fb.c	/^module_init(q40fb_init);$/;"	v
q40fb_ops	q40fb.c	/^static struct fb_ops q40fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
q40fb_probe	q40fb.c	/^static int __init q40fb_probe(struct platform_device *dev)$/;"	f	file:
q40fb_setcolreg	q40fb.c	/^static int q40fb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
quada	cg6.c	/^	u32	quadr, quadg, quadb, quada;$/;"	m	struct:cg6_fbc	file:
quadb	cg6.c	/^	u32	quadr, quadg, quadb, quada;$/;"	m	struct:cg6_fbc	file:
quadg	cg6.c	/^	u32	quadr, quadg, quadb, quada;$/;"	m	struct:cg6_fbc	file:
quadr	cg6.c	/^	u32	quadr, quadg, quadb, quada;$/;"	m	struct:cg6_fbc	file:
quiet_cmd_conmakehash	console/Makefile	/^quiet_cmd_conmakehash = CNMKHSH $@$/;"	m
quiet_cmd_logo	logo/Makefile	/^quiet_cmd_logo = LOGO    $@$/;"	m
r	aty/atyfb_base.c	/^	u8 r[2][256];$/;"	m	struct:__anon98	file:
r	controlfb.h	/^	unsigned r;$/;"	m	struct:preg
r	platinumfb.h	/^	unsigned r;			\/* notice this is 32 bits. *\/$/;"	m	struct:preg
r	valkyriefb.h	/^	unsigned char r;$/;"	m	struct:vpreg
r_margin	acornfb.h	/^	u_int	r_margin;$/;"	m	struct:modex_params
radacal_ctrl	controlfb.h	/^	unsigned char radacal_ctrl;$/;"	m	struct:control_regvals
radeon_apply_workarounds	aty/radeon_pm.c	/^static inline int radeon_apply_workarounds(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_apply_workarounds	aty/radeon_pm.c	/^static int radeon_apply_workarounds(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_bl_data	aty/radeon_backlight.c	/^static struct backlight_ops radeon_bl_data = {$/;"	v	typeref:struct:backlight_ops	file:
radeon_bl_get_brightness	aty/radeon_backlight.c	/^static int radeon_bl_get_brightness(struct backlight_device *bd)$/;"	f	file:
radeon_bl_get_level_brightness	aty/radeon_backlight.c	/^static int radeon_bl_get_level_brightness(struct radeon_bl_privdata *pdata,$/;"	f	file:
radeon_bl_privdata	aty/radeon_backlight.c	/^struct radeon_bl_privdata {$/;"	s	file:
radeon_bl_update_status	aty/radeon_backlight.c	/^static int radeon_bl_update_status(struct backlight_device *bd)$/;"	f	file:
radeon_calc_pll_regs	aty/radeon_base.c	/^static void radeon_calc_pll_regs(struct radeonfb_info *rinfo, struct radeon_regs *regs,$/;"	f	file:
radeon_check_modes	aty/radeon_monitor.c	/^void __devinit radeon_check_modes(struct radeonfb_info *rinfo, const char *mode_option)$/;"	f
radeon_chip_flags	aty/radeonfb.h	/^enum radeon_chip_flags {$/;"	g
radeon_compare_modes	aty/radeon_monitor.c	/^static int radeon_compare_modes(const struct fb_var_screeninfo *var,$/;"	f	file:
radeon_create_i2c_busses	aty/radeon_i2c.c	/^void radeon_create_i2c_busses(struct radeonfb_info *rinfo)$/;"	f
radeon_crt_is_connected	aty/radeon_monitor.c	/^static int __devinit radeon_crt_is_connected(struct radeonfb_info *rinfo, int is_crt_dac)$/;"	f	file:
radeon_delete_i2c_busses	aty/radeon_i2c.c	/^void radeon_delete_i2c_busses(struct radeonfb_info *rinfo)$/;"	f
radeon_device_id	aty/radeon_pm.c	/^struct radeon_device_id {$/;"	s	file:
radeon_engine_flush	aty/radeonfb.h	/^static inline void radeon_engine_flush (struct radeonfb_info *rinfo)$/;"	f
radeon_engine_idle	aty/radeonfb.h	596;"	d
radeon_errata	aty/radeonfb.h	/^enum radeon_errata {$/;"	g
radeon_family	aty/radeonfb.h	/^enum radeon_family {$/;"	g
radeon_fifo_wait	aty/radeonfb.h	597;"	d
radeon_find_mem_vbios	aty/radeon_base.c	/^static int  __devinit radeon_find_mem_vbios(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_fixup_offset	aty/radeon_accel.c	/^static void radeon_fixup_offset(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_fixup_panel_info	aty/radeon_monitor.c	/^static void radeon_fixup_panel_info(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_get_dstbpp	aty/radeonfb.h	/^static inline u32 radeon_get_dstbpp(u16 depth)$/;"	f
radeon_get_mon_name	aty/radeon_monitor.c	/^static char *radeon_get_mon_name(int type)$/;"	f	file:
radeon_get_panel_info_BIOS	aty/radeon_monitor.c	/^static int __devinit radeon_get_panel_info_BIOS(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_get_pllinfo	aty/radeon_base.c	/^static void __devinit radeon_get_pllinfo(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_gpio_getscl	aty/radeon_i2c.c	/^static int radeon_gpio_getscl(void* data)$/;"	f	file:
radeon_gpio_getsda	aty/radeon_i2c.c	/^static int radeon_gpio_getsda(void* data)$/;"	f	file:
radeon_gpio_setscl	aty/radeon_i2c.c	/^static void radeon_gpio_setscl(void* data, int state)$/;"	f	file:
radeon_gpio_setsda	aty/radeon_i2c.c	/^static void radeon_gpio_setsda(void* data, int state)$/;"	f	file:
radeon_i2c_chan	aty/radeonfb.h	/^struct radeon_i2c_chan {$/;"	s
radeon_identify_vram	aty/radeon_base.c	/^static void radeon_identify_vram(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_lvds_timer_func	aty/radeon_base.c	/^static void radeon_lvds_timer_func(unsigned long data)$/;"	f	file:
radeon_map_ROM	aty/radeon_base.c	/^static int __devinit radeon_map_ROM(struct radeonfb_info *rinfo, struct pci_dev *dev)$/;"	f	file:
radeon_match_mode	aty/radeon_monitor.c	/^int  radeon_match_mode(struct radeonfb_info *rinfo,$/;"	f
radeon_montype	aty/radeonfb.h	/^enum radeon_montype {$/;"	g
radeon_msleep	aty/radeonfb.h	598;"	d
radeon_parse_connector_info	aty/radeon_monitor.c	/^static void __devinit radeon_parse_connector_info(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_parse_monitor_layout	aty/radeon_monitor.c	/^static int __devinit radeon_parse_monitor_layout(struct radeonfb_info *rinfo,$/;"	f	file:
radeon_parse_montype_prop	aty/radeon_monitor.c	/^static int __devinit radeon_parse_montype_prop(struct device_node *dp, u8 **out_EDID,$/;"	f	file:
radeon_pll_errata_after_data	aty/radeonfb.h	/^static inline void radeon_pll_errata_after_data(struct radeonfb_info *rinfo)$/;"	f
radeon_pll_errata_after_index	aty/radeonfb.h	/^static inline void radeon_pll_errata_after_index(struct radeonfb_info *rinfo)$/;"	f
radeon_pm_all_ppls_off	aty/radeon_pm.c	/^static void radeon_pm_all_ppls_off(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_d2	aty/radeonfb.h	/^	radeon_pm_d2	= 0x00000001,	\/* Can do D2 state *\/$/;"	e	enum:radeon_pm_mode
radeon_pm_disable_dynamic_mode	aty/radeon_pm.c	/^static void radeon_pm_disable_dynamic_mode(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_disable_iopad	aty/radeon_pm.c	/^static void radeon_pm_disable_iopad(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_enable_dll	aty/radeon_pm.c	/^static void radeon_pm_enable_dll(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_enable_dll_m10	aty/radeon_pm.c	/^static void radeon_pm_enable_dll_m10(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_enable_dynamic_mode	aty/radeon_pm.c	/^static void radeon_pm_enable_dynamic_mode(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_full_reset_sdram	aty/radeon_pm.c	/^static void radeon_pm_full_reset_sdram(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_low_current	aty/radeon_pm.c	/^static void radeon_pm_low_current(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_m10_disable_spread_spectrum	aty/radeon_pm.c	/^static void radeon_pm_m10_disable_spread_spectrum(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_m10_enable_lvds_spread_spectrum	aty/radeon_pm.c	/^static void radeon_pm_m10_enable_lvds_spread_spectrum(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_m10_program_mode_wait	aty/radeon_pm.c	/^static void radeon_pm_m10_program_mode_wait(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_m10_reconfigure_mc	aty/radeon_pm.c	/^static void radeon_pm_m10_reconfigure_mc(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_m9p_reconfigure_mc	aty/radeon_pm.c	/^static void radeon_pm_m9p_reconfigure_mc(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_mode	aty/radeonfb.h	/^enum radeon_pm_mode {$/;"	g
radeon_pm_none	aty/radeonfb.h	/^	radeon_pm_none	= 0,		\/* Nothing supported *\/$/;"	e	enum:radeon_pm_mode
radeon_pm_off	aty/radeonfb.h	/^	radeon_pm_off	= 0x00000002,	\/* Can resume from D3 cold *\/$/;"	e	enum:radeon_pm_mode
radeon_pm_program_mode_reg	aty/radeon_pm.c	/^static void radeon_pm_program_mode_reg(struct radeonfb_info *rinfo, u16 value,$/;"	f	file:
radeon_pm_program_v2clk	aty/radeon_pm.c	/^static void radeon_pm_program_v2clk(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_reset_pad_ctlr_strength	aty/radeon_pm.c	/^static void radeon_pm_reset_pad_ctlr_strength(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_restore_pixel_pll	aty/radeon_pm.c	/^static void radeon_pm_restore_pixel_pll(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_restore_regs	aty/radeon_pm.c	/^static void radeon_pm_restore_regs(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_save_regs	aty/radeon_pm.c	/^static void radeon_pm_save_regs(struct radeonfb_info *rinfo, int saving_for_d3)$/;"	f	file:
radeon_pm_setup_for_suspend	aty/radeon_pm.c	/^static void radeon_pm_setup_for_suspend(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_start_mclk_sclk	aty/radeon_pm.c	/^static void radeon_pm_start_mclk_sclk(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_yclk_mclk_sync	aty/radeon_pm.c	/^static void radeon_pm_yclk_mclk_sync(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_pm_yclk_mclk_sync_m10	aty/radeon_pm.c	/^static void radeon_pm_yclk_mclk_sync_m10(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_probe_OF_head	aty/radeon_monitor.c	/^static int __devinit radeon_probe_OF_head(struct radeonfb_info *rinfo, int head_no,$/;"	f	file:
radeon_probe_i2c_connector	aty/radeon_i2c.c	/^int radeon_probe_i2c_connector(struct radeonfb_info *rinfo, int conn,$/;"	f
radeon_probe_pll_params	aty/radeon_base.c	/^static int __devinit radeon_probe_pll_params(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_probe_screens	aty/radeon_monitor.c	/^void __devinit radeon_probe_screens(struct radeonfb_info *rinfo,$/;"	f
radeon_read_xtal_OF	aty/radeon_base.c	/^static int __devinit radeon_read_xtal_OF (struct radeonfb_info *rinfo)$/;"	f	file:
radeon_regs	aty/radeonfb.h	/^struct radeon_regs {$/;"	s
radeon_reinitialize_M10	aty/radeon_pm.c	/^static void radeon_reinitialize_M10(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_reinitialize_M9P	aty/radeon_pm.c	/^static void radeon_reinitialize_M9P(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_restore_pci_cfg	aty/radeon_pm.c	/^static int radeon_restore_pci_cfg(struct radeonfb_info *rinfo)$/;"	f	file:
radeon_save_state	aty/radeon_base.c	/^static void radeon_save_state (struct radeonfb_info *rinfo,$/;"	f	file:
radeon_screen_blank	aty/radeon_base.c	/^int radeon_screen_blank(struct radeonfb_info *rinfo, int blank, int mode_switch)$/;"	f
radeon_set_fbinfo	aty/radeon_base.c	/^static int __devinit radeon_set_fbinfo (struct radeonfb_info *rinfo)$/;"	f	file:
radeon_set_suspend	aty/radeon_pm.c	/^static void radeon_set_suspend(struct radeonfb_info *rinfo, int suspend)$/;"	f	file:
radeon_setcolreg	aty/radeon_base.c	/^static int radeon_setcolreg (unsigned regno, unsigned red, unsigned green,$/;"	f	file:
radeon_setup_i2c_bus	aty/radeon_i2c.c	/^static int radeon_setup_i2c_bus(struct radeon_i2c_chan *chan, const char *name)$/;"	f	file:
radeon_show_edid1	aty/radeon_base.c	/^static ssize_t radeon_show_edid1(struct kobject *kobj,$/;"	f	file:
radeon_show_edid2	aty/radeon_base.c	/^static ssize_t radeon_show_edid2(struct kobject *kobj,$/;"	f	file:
radeon_show_one_edid	aty/radeon_base.c	/^static ssize_t radeon_show_one_edid(char *buf, loff_t off, size_t count, const u8 *edid)$/;"	f	file:
radeon_unmap_ROM	aty/radeon_base.c	/^static void radeon_unmap_ROM(struct radeonfb_info *rinfo, struct pci_dev *dev)$/;"	f	file:
radeon_var_to_panel_info	aty/radeon_monitor.c	/^static void radeon_var_to_panel_info(struct radeonfb_info *rinfo, struct fb_var_screeninfo *var)$/;"	f	file:
radeon_videomode_to_var	aty/radeon_monitor.c	/^static void radeon_videomode_to_var(struct fb_var_screeninfo *var,$/;"	f	file:
radeon_workaround_list	aty/radeon_pm.c	/^static struct radeon_device_id radeon_workaround_list[] = {$/;"	v	typeref:struct:radeon_device_id	file:
radeon_write_mode	aty/radeon_base.c	/^void radeon_write_mode (struct radeonfb_info *rinfo, struct radeon_regs *mode,$/;"	f
radeon_write_pll_regs	aty/radeon_base.c	/^static void radeon_write_pll_regs(struct radeonfb_info *rinfo, struct radeon_regs *mode)$/;"	f	file:
radeonfb-objs	aty/Makefile	/^radeonfb-objs			:= $(radeonfb-y)$/;"	m
radeonfb-y	aty/Makefile	/^radeonfb-y			:= radeon_base.o radeon_pm.o radeon_monitor.o radeon_accel.o$/;"	m
radeonfb_bl_exit	aty/radeon_backlight.c	/^void radeonfb_bl_exit(struct radeonfb_info *rinfo)$/;"	f
radeonfb_bl_exit	aty/radeonfb.h	/^static inline void radeonfb_bl_exit(struct radeonfb_info *rinfo) {}$/;"	f
radeonfb_bl_init	aty/radeon_backlight.c	/^void radeonfb_bl_init(struct radeonfb_info *rinfo)$/;"	f
radeonfb_bl_init	aty/radeonfb.h	/^static inline void radeonfb_bl_init(struct radeonfb_info *rinfo) {}$/;"	f
radeonfb_blank	aty/radeon_base.c	/^static int radeonfb_blank (int blank, struct fb_info *info)$/;"	f	file:
radeonfb_check_var	aty/radeon_base.c	/^static int radeonfb_check_var (struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
radeonfb_copyarea	aty/radeon_accel.c	/^void radeonfb_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f
radeonfb_default_var	aty/radeon_monitor.c	/^static struct fb_var_screeninfo radeonfb_default_var = {$/;"	v	typeref:struct:fb_var_screeninfo	file:
radeonfb_driver	aty/radeon_base.c	/^static struct pci_driver radeonfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
radeonfb_early_resume	aty/radeon_pm.c	/^static void radeonfb_early_resume(void *data)$/;"	f	file:
radeonfb_engine_init	aty/radeon_accel.c	/^void radeonfb_engine_init (struct radeonfb_info *rinfo)$/;"	f
radeonfb_engine_reset	aty/radeon_accel.c	/^void radeonfb_engine_reset(struct radeonfb_info *rinfo)$/;"	f
radeonfb_exit	aty/radeon_base.c	/^module_exit(radeonfb_exit);$/;"	v
radeonfb_exit	aty/radeon_base.c	/^static void __exit radeonfb_exit (void)$/;"	f	file:
radeonfb_fillrect	aty/radeon_accel.c	/^void radeonfb_fillrect(struct fb_info *info, const struct fb_fillrect *region)$/;"	f
radeonfb_imageblit	aty/radeon_accel.c	/^void radeonfb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f
radeonfb_info	aty/radeonfb.h	/^struct radeonfb_info {$/;"	s
radeonfb_init	aty/radeon_base.c	/^module_init(radeonfb_init);$/;"	v
radeonfb_init	aty/radeon_base.c	/^static int __init radeonfb_init (void)$/;"	f	file:
radeonfb_ioctl	aty/radeon_base.c	/^static int radeonfb_ioctl (struct fb_info *info, unsigned int cmd,$/;"	f	file:
radeonfb_ops	aty/radeon_base.c	/^static struct fb_ops radeonfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
radeonfb_pan_display	aty/radeon_base.c	/^static int radeonfb_pan_display (struct fb_var_screeninfo *var,$/;"	f	file:
radeonfb_pci_register	aty/radeon_base.c	/^static int __devinit radeonfb_pci_register (struct pci_dev *pdev,$/;"	f	file:
radeonfb_pci_resume	aty/radeon_pm.c	/^int radeonfb_pci_resume(struct pci_dev *pdev)$/;"	f
radeonfb_pci_suspend	aty/radeon_pm.c	/^int radeonfb_pci_suspend(struct pci_dev *pdev, pm_message_t mesg)$/;"	f
radeonfb_pci_table	aty/radeon_base.c	/^static struct pci_device_id radeonfb_pci_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
radeonfb_pci_unregister	aty/radeon_base.c	/^static void __devexit radeonfb_pci_unregister (struct pci_dev *pdev)$/;"	f	file:
radeonfb_pm_exit	aty/radeon_pm.c	/^void radeonfb_pm_exit(struct radeonfb_info *rinfo)$/;"	f
radeonfb_pm_init	aty/radeon_pm.c	/^void radeonfb_pm_init(struct radeonfb_info *rinfo, int dynclk, int ignore_devlist, int force_sleep)$/;"	f
radeonfb_prim_copyarea	aty/radeon_accel.c	/^static void radeonfb_prim_copyarea(struct radeonfb_info *rinfo, $/;"	f	file:
radeonfb_prim_fillrect	aty/radeon_accel.c	/^static void radeonfb_prim_fillrect(struct radeonfb_info *rinfo, $/;"	f	file:
radeonfb_set_par	aty/radeon_base.c	/^static int radeonfb_set_par(struct fb_info *info)$/;"	f	file:
radeonfb_setcmap	aty/radeon_base.c	/^static int radeonfb_setcmap(struct fb_cmap *cmap, struct fb_info *info)$/;"	f	file:
radeonfb_setcolreg	aty/radeon_base.c	/^static int radeonfb_setcolreg (unsigned regno, unsigned red, unsigned green,$/;"	f	file:
radeonfb_setup	aty/radeon_base.c	/^static int __init radeonfb_setup (char *options)$/;"	f	file:
radeonfb_sync	aty/radeon_accel.c	/^int radeonfb_sync(struct fb_info *info)$/;"	f
rage_128	aty/aty128fb.c	/^	rage_128,$/;"	e	enum:__anon102	file:
rage_128_pci	aty/aty128fb.c	/^	rage_128_pci,$/;"	e	enum:__anon102	file:
rage_128_pro	aty/aty128fb.c	/^	rage_128_pro,$/;"	e	enum:__anon102	file:
rage_128_pro_pci	aty/aty128fb.c	/^	rage_128_pro_pci,$/;"	e	enum:__anon102	file:
rage_128_ultra	aty/aty128fb.c	/^	rage_128_ultra,$/;"	e	enum:__anon102	file:
rage_M3	aty/aty128fb.c	/^	rage_M3,$/;"	e	enum:__anon102	file:
rage_M3_pci	aty/aty128fb.c	/^	rage_M3_pci,$/;"	e	enum:__anon102	file:
rage_M4	aty/aty128fb.c	/^	rage_M4,$/;"	e	enum:__anon102	file:
ram_array_mode	au1200fb.c	/^	unsigned int ram_array_mode;$/;"	m	struct:au1200_lcd_window_regs_t	file:
ram_type	aty/atyfb.h	/^	u8 ram_type;$/;"	m	struct:atyfb_par
ramdac	cyber2000fb.c	/^	u_char	ramdac;$/;"	m	struct:par_info	file:
ramdac	imsttfb.c	/^	__u32 ramdac;$/;"	m	struct:imstt_par	file:
ramdac	sunxvr500.c	/^	void __iomem		*ramdac;$/;"	m	struct:e3d_info	file:
ramdac_cmap_wridx	p9100.c	/^	u32 ramdac_cmap_wridx; $/;"	m	struct:p9100_regs	file:
ramdac_ctrl	cyber2000fb.c	/^	u_char			ramdac_ctrl;$/;"	m	struct:cfb_info	file:
ramdac_idx_ctl	p9100.c	/^	u32 ramdac_idx_ctl;$/;"	m	struct:p9100_regs	file:
ramdac_idx_data	p9100.c	/^	u32 ramdac_idx_data;$/;"	m	struct:p9100_regs	file:
ramdac_idx_hi	p9100.c	/^	u32 ramdac_idx_hi;$/;"	m	struct:p9100_regs	file:
ramdac_idx_lo	p9100.c	/^	u32 ramdac_idx_lo;$/;"	m	struct:p9100_regs	file:
ramdac_palette_data	p9100.c	/^	u32 ramdac_palette_data;$/;"	m	struct:p9100_regs	file:
ramdac_palette_rdaddr	p9100.c	/^	u32 ramdac_palette_rdaddr;$/;"	m	struct:p9100_regs	file:
ramdac_pixel_mask	p9100.c	/^	u32 ramdac_pixel_mask;$/;"	m	struct:p9100_regs	file:
ramdac_powerdown	cyber2000fb.c	/^	u_char			ramdac_powerdown;$/;"	m	struct:cfb_info	file:
ramdac_rev	matrox/matroxfb_base.h	/^	unsigned char	ramdac_rev;$/;"	m	struct:matrox_accel_data
ramdac_xxx	p9100.c	/^	u32 ramdac_xxx[1784];$/;"	m	struct:p9100_regs	file:
ramsize	cg14.c	/^	int			ramsize;$/;"	m	struct:cg14_par	file:
raster	ps3fb.c	/^	u32 raster;$/;"	m	struct:display_head	file:
rate	sis/sis_main.c	/^static unsigned int	rate = 0;$/;"	v	file:
rate_idx	sis/sis.h	/^	u8		rate_idx;$/;"	m	struct:sis_video_info
rate_idx	sis/sis_main.h	/^	u16 rate_idx;$/;"	m	struct:_sisbios_mode
ratio	jz4750_ipu.h	/^  unsigned int ratio;$/;"	m	struct:Ration2m
ratio_table	jz4750_ipu.h	/^	struct Ration2m*	ratio_table;$/;"	m	struct:ipu_img_param_t	typeref:struct:ipu_img_param_t::Ration2m
rattlerSetupPlanes	stifb.c	/^rattlerSetupPlanes(struct stifb_info *fb)$/;"	f	file:
raw	sticore.h	/^        struct sti_rom *raw;$/;"	m	struct:sti_cooked_rom	typeref:struct:sti_cooked_rom::sti_rom
raw	sticore.h	/^        struct sti_rom_font *raw;$/;"	m	struct:sti_cooked_font	typeref:struct:sti_cooked_font::sti_rom_font
rawblend2	ffb.c	/^	u32	rawblend2;$/;"	m	struct:ffb_fbc	file:
rawclrdepth	ffb.c	/^	u32	rawclrdepth;$/;"	m	struct:ffb_fbc	file:
rawcmp	ffb.c	/^	u32	rawcmp;$/;"	m	struct:ffb_fbc	file:
rawcsrc	ffb.c	/^	u32	rawcsrc;$/;"	m	struct:ffb_fbc	file:
rawmagn	ffb.c	/^	u32	rawmagn;$/;"	m	struct:ffb_fbc	file:
rawmatch	ffb.c	/^	u32	rawmatch;$/;"	m	struct:ffb_fbc	file:
rawpmask	ffb.c	/^	u32	rawpmask;$/;"	m	struct:ffb_fbc	file:
rawpreblend	ffb.c	/^	u32	rawpreblend;$/;"	m	struct:ffb_fbc	file:
rawropblend	ffb.c	/^	u32	rawropblend;$/;"	m	struct:ffb_fbc	file:
rawstencil	ffb.c	/^	u32	rawstencil;$/;"	m	struct:ffb_fbc	file:
rawstencilctl	ffb.c	/^	u32	rawstencilctl;$/;"	m	struct:ffb_fbc	file:
rawwac	ffb.c	/^	u32	rawwac;$/;"	m	struct:ffb_fbc	file:
rb2d_busy	w100fb.h	/^	u32 rb2d_busy       : 1;$/;"	m	struct:rbbm_status_t
rb3d_busy	w100fb.h	/^	u32 rb3d_busy       : 1;$/;"	m	struct:rbbm_status_t
rbbm_chrncy_dis	w100fb.h	/^	u32 rbbm_chrncy_dis              : 1;$/;"	m	struct:cif_read_dbg_t
rbbm_rd_after_wr_lat	w100fb.h	/^	u32 rbbm_rd_after_wr_lat         : 2;$/;"	m	struct:cif_read_dbg_t
rbbm_soft_reset	aty/radeonfb.h	/^	u32		rbbm_soft_reset;$/;"	m	struct:radeon_regs
rbbm_status_t	w100fb.h	/^struct rbbm_status_t {$/;"	s
rbbm_status_u	w100fb.h	/^union rbbm_status_u {$/;"	u
rbv_cmap_regs	macfb.c	/^} *rbv_cmap_regs;$/;"	v	typeref:struct:__anon92	file:
rbv_setpalette	macfb.c	/^static int rbv_setpalette (unsigned int regno, unsigned int red,$/;"	f	file:
rd_data_rdy_a	w100fb.h	/^	unsigned char rd_data_rdy_a       : 1;$/;"	m	struct:intf_cntl_t
rd_data_rdy_b	w100fb.h	/^	unsigned char rd_data_rdy_b       : 1;$/;"	m	struct:intf_cntl_t
rd_fetch_scratch	w100fb.h	/^	unsigned char rd_fetch_scratch   : 1;$/;"	m	struct:cpu_defaults_t
rd_fetch_trigger_a	w100fb.h	/^	unsigned char rd_fetch_trigger_a  : 1;$/;"	m	struct:intf_cntl_t
rd_fetch_trigger_b	w100fb.h	/^	unsigned char rd_fetch_trigger_b  : 1;$/;"	m	struct:intf_cntl_t
re_busy	w100fb.h	/^	u32 re_busy         : 1;$/;"	m	struct:rbbm_status_t
read3C4	cyblafb.c	/^static inline u8 read3C4(u32 reg)$/;"	f	file:
read3C4	tridentfb.c	/^static inline unsigned char read3C4(int reg)$/;"	f	file:
read3CE	cyblafb.c	/^static inline u8 read3CE(u32 reg)$/;"	f	file:
read3CE	tridentfb.c	/^static inline unsigned char read3CE(int reg)$/;"	f	file:
read3X4	cyblafb.c	/^static inline u8 read3X4(u32 reg)$/;"	f	file:
read3X4	tridentfb.c	/^static inline unsigned char read3X4(int reg)$/;"	f	file:
read_ar	chipsfb.c	67;"	d	file:
read_aty_sense	aty/atyfb_base.c	/^static int __devinit read_aty_sense(const struct atyfb_par *par)$/;"	f	file:
read_control_sense	controlfb.c	/^static int read_control_sense(struct fb_info_control *p)$/;"	f	file:
read_cr	chipsfb.c	56;"	d	file:
read_fr	chipsfb.c	53;"	d	file:
read_gr	chipsfb.c	59;"	d	file:
read_ind	chipsfb.c	44;"	d	file:
read_platinum_sense	platinumfb.c	/^static int read_platinum_sense(struct fb_info_platinum *info)$/;"	f	file:
read_reg_le32	imsttfb.c	/^static inline u32 read_reg_le32(volatile u32 __iomem *base, int regindex)$/;"	f	file:
read_sr	chipsfb.c	62;"	d	file:
read_valkyrie_sense	valkyriefb.c	/^static int read_valkyrie_sense(struct fb_info_valkyrie *p)$/;"	f	file:
read_xr	chipsfb.c	50;"	d	file:
readmmr	tridentfb.c	159;"	d	file:
readreg	gxt4500.c	137;"	d	file:
real_screen_base	atafb.c	/^static void *real_screen_base;	\/* (only for Overscan) *\/$/;"	v	file:
real_y	console/fbcon.h	/^static inline int real_y(struct display *p, int ypos)$/;"	f
rebuild	amifb.c	/^	copins *rebuild[2];$/;"	m	struct:copdisplay	file:
recta	cg6.c	/^	u32	rectr, rectg, rectb, recta;$/;"	m	struct:cg6_fbc	file:
rectb	cg6.c	/^	u32	rectr, rectg, rectb, recta;$/;"	m	struct:cg6_fbc	file:
rectg	cg6.c	/^	u32	rectr, rectg, rectb, recta;$/;"	m	struct:cg6_fbc	file:
rectr	cg6.c	/^	u32	rectr, rectg, rectb, recta;$/;"	m	struct:cg6_fbc	file:
red	9331/jz4750_lcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon131	file:
red	acornfb.h	/^	u_int red:4;$/;"	m	struct:vidc_palette
red	acornfb.h	/^	u_int red:8;$/;"	m	struct:vidc20_palette
red	aty/aty128fb.c	/^	u8	red[32];		\/* see aty128fb_setcolreg *\/$/;"	m	struct:aty128fb_par	file:
red	aty/atyfb.h	/^	struct { u8 red, green, blue; } palette[256];$/;"	m	struct:atyfb_par::__anon101
red	aty/radeonfb.h	/^	struct { u8 red, green, blue, pad; }$/;"	m	struct:radeonfb_info::__anon105
red	console/fbcon.h	/^    struct fb_bitfield red;$/;"	m	struct:display	typeref:struct:display::fb_bitfield
red	cyber2000fb.c	/^		u8 red, green, blue;$/;"	m	struct:cfb_info::__anon139	file:
red	fbmem.c	/^	compat_caddr_t	red;$/;"	m	struct:fb_cmap32	file:
red	ffb.c	/^	u32	red;$/;"	m	struct:ffb_fbc	file:
red	imxfb.h	/^	struct fb_bitfield	red;$/;"	m	struct:imxfb_rgb	typeref:struct:imxfb_rgb::fb_bitfield
red	jz4740_slcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon119	file:
red	jz4750_lcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon56	file:
red	jzlcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon141	file:
red	l009_bak/jz4750_lcd.c	/^		u16 red, green, blue;$/;"	m	struct:lcd_cfb_info::__anon1	file:
red	matrox/matroxfb_base.c	/^static struct { struct fb_bitfield red, green, blue, transp; int bits_per_pixel; } colors[] = {$/;"	m	struct:__anon28	typeref:struct:__anon28::fb_bitfield	file:
red	platinumfb.c	/^		__u8 red, green, blue;$/;"	m	struct:fb_info_platinum::__anon140	file:
red	sa1100fb.h	/^	struct fb_bitfield	red;$/;"	m	struct:sa1100fb_rgb	typeref:struct:sa1100fb_rgb::fb_bitfield
red	savage/savagefb.h	/^		u16 red, green, blue, transp;$/;"	m	struct:savagefb_par::__anon123
red0	amifb.c	/^static u_char red0, green0, blue0;$/;"	v	file:
reent_lvl	sticore.h	/^	s32 reent_lvl;			\/* storage for reentry level value *\/$/;"	m	struct:sti_glob_cfg
reentsize	sticore.h	/^	u16 reentsize;$/;"	m	struct:sti_rom
ref_clk	aty/aty128fb.c	/^	u32 ref_clk;$/;"	m	struct:aty128_constants	file:
ref_clk	aty/atyfb.h	/^	int ref_clk;$/;"	m	struct:pll_info
ref_clk	aty/radeonfb.h	/^	int ref_clk;$/;"	m	struct:pll_info
ref_clk	intelfb/intelfbhw.c	/^	int min_vco, max_vco, p_transition_clk, ref_clk;$/;"	m	struct:pll_min_max	file:
ref_clk_per	aty/atyfb.h	/^	u32 ref_clk_per;$/;"	m	struct:atyfb_par
ref_clk_per	aty/atyfb_base.c	/^	u32 ref_clk_per;$/;"	m	struct:atyclk	file:
ref_count	arcfb.c	/^	atomic_t ref_count;$/;"	m	struct:arcfb_par	file:
ref_count	arkfb.c	/^	unsigned int ref_count;$/;"	m	struct:arkfb_info	file:
ref_count	riva/rivafb.h	/^	unsigned int ref_count;$/;"	m	struct:riva_par
ref_count	s3fb.c	/^	unsigned int ref_count;$/;"	m	struct:s3fb_info	file:
ref_count	vga16fb.c	/^	unsigned int ref_count;$/;"	m	struct:vga16fb_par	file:
ref_count	vt8623fb.c	/^	unsigned int ref_count;$/;"	m	struct:vt8623fb_info	file:
ref_div	aty/atyfb.h	/^	int ref_div;$/;"	m	struct:pll_info
ref_div	aty/radeonfb.h	/^	int ref_div;$/;"	m	struct:pll_info
ref_divider	aty/aty128fb.c	/^	u32 ref_divider;$/;"	m	struct:aty128_constants	file:
ref_divider	aty/atyfb.h	/^	u16 ref_divider;$/;"	m	struct:__anon100
ref_divider	aty/radeonfb.h	/^	int ref_divider;$/;"	m	struct:panel_info
ref_freq	aty/atyfb.h	/^	u16 ref_freq;$/;"	m	struct:__anon100
ref_freq	matrox/matroxfb_base.h	/^	unsigned int	ref_freq;$/;"	m	struct:matrox_pll_features
ref_freq	matrox/matroxfb_maven.c	/^	unsigned int	ref_freq;$/;"	m	struct:matrox_pll_ctl	file:
ref_ps	cyber2000fb.c	/^	u_long			ref_ps;$/;"	m	struct:cfb_info	file:
refclk_ps	gxt4500.c	/^	int	refclk_ps;	\/* period of PLL reference clock in ps *\/$/;"	m	struct:cardinfo	file:
refclk_ps	gxt4500.c	/^	int refclk_ps;		\/* ref clock period in picoseconds *\/$/;"	m	struct:gxt4500_par	file:
refcount	vermilion/vermilion.h	/^	atomic_t refcount;$/;"	m	struct:vml_par
refresh	fbcvt.c	/^	u32 refresh;$/;"	m	struct:fb_cvt_data	file:
refresh	savage/savagefb.h	/^	unsigned int mode, refresh;$/;"	m	struct:savage_reg
refresh	sis/sis_main.h	/^	u16 refresh;$/;"	m	struct:_sis_vrate
refresh_rate	sis/sis.h	/^	unsigned int	refresh_rate;$/;"	m	struct:sis_video_info
refresh_ring	intelfb/intelfbhw.c	/^static void refresh_ring(struct intelfb_info *dinfo)$/;"	f	file:
reg	acornfb.h	/^	u_int reg:4;$/;"	m	struct:vidc_palette
reg	aty/radeon_base.c	/^	u16 reg;$/;"	m	struct:__anon96	file:
reg	intelfb/intelfb.h	/^    u32 reg;$/;"	m	struct:intelfb_i2c_chan
reg	matrox/matroxfb_base.h	/^				      } reg;$/;"	m	struct:matrox_fb_info::__anon23	typeref:struct:matrox_fb_info::__anon23::__anon25
reg	platinumfb.h	/^	struct preg reg[128];$/;"	m	struct:platinum_regs	typeref:struct:platinum_regs::preg
reg	savage/savagefb.h	/^	u32   reg;$/;"	m	struct:savagefb_i2c_chan
reg3	valkyriefb.h	/^	struct vpreg reg3;$/;"	m	struct:valkyrie_regs	typeref:struct:valkyrie_regs::vpreg
reg5	valkyriefb.h	/^	struct vpreg reg5;$/;"	m	struct:valkyrie_regs	typeref:struct:valkyrie_regs::vpreg
reg83	matrox/matroxfb_maven.c	/^  unsigned char reg83;$/;"	m	struct:maven_gamma	file:
reg84	matrox/matroxfb_maven.c	/^  unsigned char reg84;$/;"	m	struct:maven_gamma	file:
reg85	matrox/matroxfb_maven.c	/^  unsigned char reg85;$/;"	m	struct:maven_gamma	file:
reg86	matrox/matroxfb_maven.c	/^  unsigned char reg86;$/;"	m	struct:maven_gamma	file:
reg87	matrox/matroxfb_maven.c	/^  unsigned char reg87;$/;"	m	struct:maven_gamma	file:
reg88	matrox/matroxfb_maven.c	/^  unsigned char reg88;$/;"	m	struct:maven_gamma	file:
reg89	matrox/matroxfb_maven.c	/^  unsigned char reg89;$/;"	m	struct:maven_gamma	file:
reg8a	matrox/matroxfb_maven.c	/^  unsigned char reg8a;$/;"	m	struct:maven_gamma	file:
reg8b	matrox/matroxfb_maven.c	/^  unsigned char reg8b;$/;"	m	struct:maven_gamma	file:
reg_addr	epson1355fb.c	/^	unsigned long reg_addr;$/;"	m	struct:epson1355_par	file:
reg_buf	jz4740_slcd.c	/^static struct slcd_reg_info reg_buf;$/;"	v	typeref:struct:slcd_reg_info	file:
reg_csc_c0_coef	jz4750_ipu.h	/^  unsigned int reg_csc_c0_coef;      \/\/ 0x34$/;"	m	struct:ipu_module
reg_csc_c1_coef	jz4750_ipu.h	/^  unsigned int reg_csc_c1_coef;      \/\/ 0x38$/;"	m	struct:ipu_module
reg_csc_c2_coef	jz4750_ipu.h	/^  unsigned int reg_csc_c2_coef;      \/\/ 0x3c$/;"	m	struct:ipu_module
reg_csc_c3_coef	jz4750_ipu.h	/^  unsigned int reg_csc_c3_coef;      \/\/ 0x40$/;"	m	struct:ipu_module
reg_csc_c4_coef	jz4750_ipu.h	/^  unsigned int reg_csc_c4_coef;      \/\/ 0x44$/;"	m	struct:ipu_module
reg_csc_offpara	jz4750_ipu.h	/^  unsigned int reg_csc_offpara;  \/\/ 0x50$/;"	m	struct:ipu_module
reg_ctrl	jz4750_ipu.h	/^  unsigned int reg_ctrl;      \/\/ 0x0$/;"	m	struct:ipu_module
reg_ctrl_default	xilinxfb.c	/^	u32		reg_ctrl_default;$/;"	m	struct:xilinxfb_drvdata	file:
reg_d_fmt	jz4750_ipu.h	/^  unsigned int reg_d_fmt;     \/\/ 0x8$/;"	m	struct:ipu_module
reg_in_fm_gs	jz4750_ipu.h	/^  unsigned int reg_in_fm_gs;  \/\/ 0x18$/;"	m	struct:ipu_module
reg_lccr0	pxafb.h	/^	u_int			reg_lccr0;$/;"	m	struct:pxafb_info
reg_lccr0	sa1100fb.h	/^	u_int			reg_lccr0;$/;"	m	struct:sa1100fb_info
reg_lccr1	pxafb.h	/^	u_int			reg_lccr1;$/;"	m	struct:pxafb_info
reg_lccr1	sa1100fb.h	/^	u_int			reg_lccr1;$/;"	m	struct:sa1100fb_info
reg_lccr2	pxafb.h	/^	u_int			reg_lccr2;$/;"	m	struct:pxafb_info
reg_lccr2	sa1100fb.h	/^	u_int			reg_lccr2;$/;"	m	struct:sa1100fb_info
reg_lccr3	pxafb.h	/^	u_int			reg_lccr3;$/;"	m	struct:pxafb_info
reg_lccr3	sa1100fb.h	/^	u_int			reg_lccr3;$/;"	m	struct:sa1100fb_info
reg_lccr4	pxafb.h	/^	u_int			reg_lccr4;$/;"	m	struct:pxafb_info
reg_lock	aty/radeonfb.h	/^	spinlock_t		reg_lock;$/;"	m	struct:radeonfb_info
reg_out_addr	jz4750_ipu.h	/^  unsigned int reg_out_addr;  \/\/ 0x24$/;"	m	struct:ipu_module
reg_out_gs	jz4750_ipu.h	/^  unsigned int reg_out_gs;    \/\/ 0x28$/;"	m	struct:ipu_module
reg_out_stride	jz4750_ipu.h	/^  unsigned int reg_out_stride;\/\/ 0x2c$/;"	m	struct:ipu_module
reg_phys_addr	mbx/mbxfb.c	/^	unsigned long reg_phys_addr;$/;"	m	struct:mbxfb_info	file:
reg_req	mbx/mbxfb.c	/^	struct resource *reg_req;$/;"	m	struct:mbxfb_info	typeref:struct:mbxfb_info::resource	file:
reg_res	mbx/mbxfb.c	/^	struct resource *reg_res;$/;"	m	struct:mbxfb_info	typeref:struct:mbxfb_info::resource	file:
reg_status	jz4750_ipu.h	/^  unsigned int reg_status;    \/\/ 0x4$/;"	m	struct:ipu_module
reg_template	riva/fbdev.c	/^static const struct riva_regs reg_template = {$/;"	v	typeref:struct:riva_regs	file:
reg_timings	omap/blizzard.c	/^	struct extif_timings	reg_timings, lut_timings;$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::extif_timings	file:
reg_timings	omap/hwa742.c	/^	struct extif_timings	reg_timings, lut_timings;$/;"	m	struct:__anon49	typeref:struct:__anon49::extif_timings	file:
reg_u_addr	jz4750_ipu.h	/^  unsigned int reg_u_addr;    \/\/ 0x10$/;"	m	struct:ipu_module
reg_uv_stride	jz4750_ipu.h	/^  unsigned int reg_uv_stride; \/\/ 0x20$/;"	m	struct:ipu_module
reg_v_addr	jz4750_ipu.h	/^  unsigned int reg_v_addr;    \/\/ 0x14$/;"	m	struct:ipu_module
reg_val	aty/radeon_base.c	/^} reg_val;$/;"	t	typeref:struct:__anon96	file:
reg_virt_addr	mbx/mbxfb.c	/^	void __iomem *reg_virt_addr;$/;"	m	struct:mbxfb_info	file:
reg_y_addr	jz4750_ipu.h	/^  unsigned int reg_y_addr;    \/\/ 0xc$/;"	m	struct:ipu_module
reg_y_stride	jz4750_ipu.h	/^  unsigned int reg_y_stride;  \/\/ 0x1c$/;"	m	struct:ipu_module
regbase	aty/aty128fb.c	/^	void __iomem *regbase;              \/* remapped mmio       *\/$/;"	m	struct:aty128fb_par	file:
regbase	cirrusfb.c	/^	u8 __iomem *regbase;$/;"	m	struct:cirrusfb_info	file:
regdump	cyblafb.c	/^static void regdump(struct cyblafb_par *par)$/;"	f	file:
region	cyber2000fb.c	/^	unsigned char		__iomem *region;$/;"	m	struct:cfb_info	file:
region	sticore.h	/^	u32 region;			\/* complete region value *\/$/;"	m	union:region
region	sticore.h	/^typedef union region {$/;"	u
region_desc	sticore.h	/^	} region_desc;$/;"	m	union:region	typeref:struct:region::__anon40
region_list	sticore.h	/^	u32 region_list;$/;"	m	struct:sti_rom
region_ptrs	sticore.h	/^	u32 region_ptrs[STI_REGION_MAX]; \/* region pointers *\/$/;"	m	struct:sti_glob_cfg
region_t	sticore.h	/^} region_t;$/;"	t	typeref:union:region
regions	sticore.h	/^	region_t regions[STI_REGION_MAX];$/;"	m	struct:sti_struct
regions_phys	sticore.h	/^	unsigned long regions_phys[STI_REGION_MAX];$/;"	m	struct:sti_struct
register_framebuffer	fbmem.c	/^EXPORT_SYMBOL(register_framebuffer);$/;"	v
register_framebuffer	fbmem.c	/^register_framebuffer(struct fb_info *fb_info)$/;"	f
register_test	aty/aty128fb.c	/^static int __devinit register_test(const struct aty128fb_par *par)$/;"	f	file:
registered	intelfb/intelfb.h	/^	int registered;$/;"	m	struct:intelfb_info
registered	sis/sis.h	/^	int		registered;$/;"	m	struct:sis_video_info
registered_fb	fbmem.c	/^EXPORT_SYMBOL(registered_fb);$/;"	v
regs	au1100fb.h	/^	struct au1100fb_regs* 	regs;		\/* Registers memory map *\/$/;"	m	struct:au1100fb_device	typeref:struct:au1100fb_device::au1100fb_regs
regs	bw2.c	/^	struct bw2_regs		__iomem *regs;$/;"	m	struct:bw2_par	typeref:struct:bw2_par::__iomem	file:
regs	cg14.c	/^	struct cg14_regs	__iomem *regs;$/;"	m	struct:cg14_par	typeref:struct:cg14_par::__iomem	file:
regs	cg3.c	/^	struct cg3_regs		__iomem *regs;$/;"	m	struct:cg3_par	typeref:struct:cg3_par::__iomem	file:
regs	controlfb.h	/^	unsigned regs[16];		\/* for vswin .. hserr *\/$/;"	m	struct:control_regvals
regs	cyber2000fb.c	/^	unsigned char		__iomem *regs;$/;"	m	struct:cfb_info	file:
regs	cyber2000fb.h	/^	unsigned char	__iomem *regs;$/;"	m	struct:cyberpro_info
regs	gxt4500.c	/^	void __iomem *regs;$/;"	m	struct:gxt4500_par	file:
regs	i810/i810.h	/^	struct mode_registers    regs;$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::mode_registers
regs	matrox/matroxfb_base.h	/^	u_int8_t regs[256];$/;"	m	struct:mavenregs
regs	p9100.c	/^	struct p9100_regs	__iomem *regs;$/;"	m	struct:p9100_par	typeref:struct:p9100_par::__iomem	file:
regs	platinumfb.h	/^	unsigned regs[26];$/;"	m	struct:platinum_regvals
regs	s3c2410fb.h	/^	struct s3c2410fb_hw	regs;$/;"	m	struct:s3c2410fb_info	typeref:struct:s3c2410fb_info::s3c2410fb_hw
regs	sgivwfb.c	/^	struct asregs *regs;$/;"	m	struct:sgivw_par	typeref:struct:sgivw_par::asregs	file:
regs	sm501fb.c	/^	void __iomem		*regs;		\/* remapped registers *\/$/;"	m	struct:sm501fb_info	file:
regs	xilinxfb.c	/^	u32 __iomem	*regs;		\/* virt. address of the control registers *\/$/;"	m	struct:xilinxfb_drvdata	file:
regs_base_phys	sunxvr500.c	/^	unsigned long		regs_base_phys;$/;"	m	struct:e3d_info	file:
regs_len	au1100fb.h	/^	size_t       		regs_len;$/;"	m	struct:au1100fb_device
regs_phys	au1100fb.h	/^	unsigned int 		regs_phys;$/;"	m	struct:au1100fb_device
regs_phys	xilinxfb.c	/^	u32		regs_phys;	\/* phys. address of the control registers *\/$/;"	m	struct:xilinxfb_drvdata	file:
regs_res	sm501fb.c	/^	struct resource		*regs_res;	\/* registers resource *\/$/;"	m	struct:sm501fb_info	typeref:struct:sm501fb_info::resource	file:
regstate	vgastate.c	/^struct regstate {$/;"	s	file:
regvals	controlfb.c	/^	struct control_regvals	regvals;$/;"	m	struct:fb_par_control	typeref:struct:fb_par_control::control_regvals	file:
reinit_func	aty/radeonfb.h	/^	reinit_function_ptr     reinit_func;$/;"	m	struct:radeonfb_info
reinit_function_ptr	aty/radeonfb.h	/^typedef void (*reinit_function_ptr)(struct radeonfb_info *rinfo);$/;"	t
release_io_port	hgafb.c	/^static int release_io_port = 0;$/;"	v	file:
release_io_ports	cirrusfb.c	/^static int release_io_ports;$/;"	v	file:
release_io_ports	hgafb.c	/^static int release_io_ports = 0;$/;"	v	file:
remapped_base	w100fb.c	/^static void *remapped_base;$/;"	v	file:
remapped_fbuf	w100fb.c	/^static void *remapped_fbuf;$/;"	v	file:
remapped_regs	w100fb.c	/^static void *remapped_regs;$/;"	v	file:
remove	matrox/matroxfb_base.h	/^	void			(*remove)(struct matrox_fb_info* info, void* data);$/;"	m	struct:matroxfb_driver
repaint0	nvidia/nv_type.h	/^	u32 repaint0;$/;"	m	struct:_riva_hw_state
repaint0	riva/riva_hw.h	/^    U032 repaint0;$/;"	m	struct:_riva_hw_state
repaint1	nvidia/nv_type.h	/^	u32 repaint1;$/;"	m	struct:_riva_hw_state
repaint1	riva/riva_hw.h	/^    U032 repaint1;$/;"	m	struct:_riva_hw_state
req_freq	w100fb.h	/^	u32 req_freq          : 4;$/;"	m	struct:graphic_ctrl_t_w100
req_freq	w100fb.h	/^	u32 req_freq          : 4;$/;"	m	struct:graphic_ctrl_t_w32xx
req_lock	omap/blizzard.c	/^	spinlock_t		req_lock;$/;"	m	struct:blizzard_struct	file:
req_lock	omap/hwa742.c	/^	spinlock_t		req_lock;$/;"	m	struct:__anon49	file:
req_pool	omap/blizzard.c	/^	struct blizzard_request	req_pool[REQ_POOL_SIZE];$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::blizzard_request	file:
req_pool	omap/hwa742.c	/^	struct hwa742_request	req_pool[REQ_POOL_SIZE];$/;"	m	struct:__anon49	typeref:struct:__anon49::hwa742_request	file:
req_sema	omap/blizzard.c	/^	struct semaphore	req_sema;$/;"	m	struct:blizzard_struct	typeref:struct:blizzard_struct::semaphore	file:
req_sema	omap/hwa742.c	/^	struct semaphore	req_sema;$/;"	m	struct:__anon49	typeref:struct:__anon49::semaphore	file:
request_complete	omap/blizzard.c	/^static void request_complete(void *data)$/;"	f	file:
request_complete	omap/hwa742.c	/^static void request_complete(void *data)$/;"	f	file:
request_ports	bf54x-lq043fb.c	/^static int request_ports(struct bfin_bf54xfb_info *fbi)$/;"	f	file:
res	controlfb.h	/^	struct preg res[5];$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
res004	sticore.h	/^	 u8 res004;$/;"	m	struct:sti_rom
res008	sticore.h	/^	 u8 res008[2];$/;"	m	struct:sti_rom_font
res040	sticore.h	/^	 u8 res040[7 * 4];$/;"	m	struct:sti_rom
res1	ps3fb.c	/^	u32 res1;$/;"	m	struct:display_head	file:
res1	ps3fb.c	/^	u32 res1;$/;"	m	struct:gpu_irq	file:
res2	ps3fb.c	/^	u32 res2;$/;"	m	struct:display_head	file:
res2	ps3fb.c	/^	u64 res2;$/;"	m	struct:gpu_irq	file:
res3	ps3fb.c	/^	u64 res3;$/;"	m	struct:display_head	file:
res_flags	i810/i810.h	/^	u32 res_flags;$/;"	m	struct:i810fb_par
res_index	ps3fb.c	/^	int res_index;$/;"	m	struct:ps3fb_par	file:
res_map	omap/dispc.c	/^	struct resmap		*res_map[DISPC_MEMTYPE_NUM];$/;"	m	struct:__anon50	typeref:struct:__anon50::resmap	file:
res_matches	modedb.c	21;"	d	file:
res_size	aty/atyfb.h	/^	unsigned long res_size;$/;"	m	struct:atyfb_par
res_size	mbx/mbxfb.c	883;"	d	file:
res_start	aty/atyfb.h	/^	unsigned long res_start;$/;"	m	struct:atyfb_par
reserved	aty/mach64_accel.c	/^	u32 reserved;$/;"	m	struct:__anon99	file:
reserved	au1100fb.h	/^	u32  reserved[(0x0400-0x002C)\/4];$/;"	m	struct:au1100fb_regs
reserved	fbmem.c	/^	u16			reserved[3];$/;"	m	struct:fb_fix_screeninfo32	file:
reserved	pnx4008/sdum.h	/^	uint16_t reserved;$/;"	m	struct:cmdstring
reserved	ps3fb.c	/^	u32 reserved[1063];$/;"	m	struct:gpu_driver_info	file:
reserved	ps3fb.c	/^	u32 reserved[4];$/;"	m	struct:gpu_irq	file:
reserved0	au1200fb.h	/^	volatile uint32	reserved0;$/;"	m	struct:au1200_lcd
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon58
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon59
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon60
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon61
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon62
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon63
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon64
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon71
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon72
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon74
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon79
reserved00	riva/riva_hw.h	/^    U032 reserved00[4];$/;"	m	struct:__anon80
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BB];$/;"	m	struct:__anon58
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BB];$/;"	m	struct:__anon60
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BB];$/;"	m	struct:__anon62
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BB];$/;"	m	struct:__anon64
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BB];$/;"	m	struct:__anon72
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BC];$/;"	m	struct:__anon61
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BC];$/;"	m	struct:__anon63
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BC];$/;"	m	struct:__anon71
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BC];$/;"	m	struct:__anon74
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BD];$/;"	m	struct:__anon59
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BD];$/;"	m	struct:__anon80
reserved01	riva/riva_hw.h	/^    U032 reserved01[0x0BE];$/;"	m	struct:__anon79
reserved02	riva/riva_hw.h	/^    U032 reserved02[0x03C];$/;"	m	struct:__anon63
reserved02	riva/riva_hw.h	/^    U032 reserved02[0x339];$/;"	m	struct:__anon71
reserved02	riva/riva_hw.h	/^    U032 reserved02[0x39];$/;"	m	struct:__anon72
reserved03	riva/riva_hw.h	/^    U032 reserved03[(0x040)-1];$/;"	m	struct:__anon64
reserved03	riva/riva_hw.h	/^    U032 reserved03[0x001];$/;"	m	struct:__anon59
reserved03	riva/riva_hw.h	/^    U032 reserved03[0x03E];$/;"	m	struct:__anon61
reserved04	riva/riva_hw.h	/^    U032 reserved04[(0x080)-3];$/;"	m	struct:__anon64
reserved05	riva/riva_hw.h	/^    U032 reserved05[(0x080)-5];$/;"	m	struct:__anon64
reserved06	riva/riva_hw.h	/^    U032 reserved06[(0x080)+121];$/;"	m	struct:__anon64
reserved07	riva/riva_hw.h	/^    U032 reserved07[(0x080)+120];$/;"	m	struct:__anon64
reserved1	au1200fb.h	/^	volatile uint32	reserved1;$/;"	m	struct:au1200_lcd
reserved1	ps3fb.c	/^	u32 reserved1;$/;"	m	struct:display_head	file:
reserved1	stifb.c	/^		unsigned reserved1           :  4;$/;"	m	struct:__anon113::__anon114	file:
reserved2	au1200fb.h	/^	uint32	reserved2[(0x0100-0x0058)\/4];$/;"	m	struct:au1200_lcd
reserved2	ps3fb.c	/^	u32 reserved2;$/;"	m	struct:display_head	file:
reserved2	stifb.c	/^		unsigned reserved2           :  4;$/;"	m	struct:__anon113::__anon114	file:
reserved3	au1200fb.h	/^	uint32	reserved3[(0x0400-0x0180)\/4];$/;"	m	struct:au1200_lcd
reset	macfb.c	/^	unsigned long reset;$/;"	m	struct:__anon93	file:
reset	matrox/matroxfb_base.h	/^	void	(*reset)(WPMINFO2);$/;"	m	struct:matrox_switch
reset	sticore.h	/^	u32 reset : 1;		\/* hard reset the device? *\/$/;"	m	struct:sti_init_flags
reset_GTC_3D_engine	aty/mach64_accel.c	/^static void reset_GTC_3D_engine(const struct atyfb_par *par)$/;"	f	file:
reset_card	pm2fb.c	/^static void reset_card(struct pm2fb_par *p)$/;"	f	file:
reset_config	pm2fb.c	/^static void reset_config(struct pm2fb_par *p)$/;"	f	file:
reset_controller	omap/lcdc.c	/^static void reset_controller(u32 status)$/;"	f	file:
reset_ipu	jz4750_ipu.h	169;"	d
reset_ipu	jz4750_ipu.h	176;"	d
reset_state	intelfb/intelfbhw.c	/^static void reset_state(struct intelfb_info *dinfo)$/;"	f	file:
resetcard	sis/sis_main.c	/^static int		resetcard = 0;$/;"	v	file:
resize_lut_cal	jz4750_android_ipu.c	/^static int (*resize_lut_cal) (int srcN, int dstM, int upScale, rsz_lut lut[]);$/;"	v	file:
resize_lut_cal	jz4750_android_ipu.c	/^static int resize_lut_cal(int srcN, int dstM, int upScale, rsz_lut lut[])$/;"	f	file:
resize_out_cal	jz4750_android_ipu.c	/^static int (*resize_out_cal) (int insize, int outsize, int srcN, int dstM,$/;"	v	file:
resize_out_cal	jz4750_android_ipu.c	/^static int resize_out_cal(int insize, int outsize, int srcN, int dstM,$/;"	f	file:
resmap	omap/dispc.c	/^struct resmap {$/;"	s	file:
resmap_alloc_region	omap/dispc.c	/^static unsigned long resmap_alloc_region(int mtype, size_t size)$/;"	f	file:
resmap_free_page	omap/dispc.c	/^static inline void resmap_free_page(struct resmap *res_map, unsigned page_nr)$/;"	f	file:
resmap_free_region	omap/dispc.c	/^static void resmap_free_region(unsigned long start, size_t size)$/;"	f	file:
resmap_mem_type	omap/dispc.c	/^static inline int resmap_mem_type(unsigned long start)$/;"	f	file:
resmap_page_reserved	omap/dispc.c	/^static inline int resmap_page_reserved(struct resmap *res_map, unsigned page_nr)$/;"	f	file:
resmap_reserve_page	omap/dispc.c	/^static inline void resmap_reserve_page(struct resmap *res_map, unsigned page_nr)$/;"	f	file:
resmap_reserve_region	omap/dispc.c	/^static void resmap_reserve_region(unsigned long start, size_t size)$/;"	f	file:
restore	matrox/matroxfb_base.h	/^	void	(*restore)(WPMINFO2);$/;"	m	struct:matrox_switch
restore	vermilion/vermilion.h	/^	int (*restore) (struct vml_sys * sys);$/;"	m	struct:vml_sys
restore_vga	vgastate.c	/^EXPORT_SYMBOL(restore_vga);$/;"	v
restore_vga	vgastate.c	/^int restore_vga (struct vgastate *state)$/;"	f
restore_vga_cmap	vgastate.c	/^static void restore_vga_cmap(struct vgastate *state)$/;"	f	file:
restore_vga_mode	vgastate.c	/^static void restore_vga_mode(struct vgastate *state)$/;"	f	file:
restore_vga_text	vgastate.c	/^static void restore_vga_text(struct vgastate *state, void __iomem *fbbase)$/;"	f	file:
restore_vga_x86	nvidia/nvidia.c	/^static void restore_vga_x86(struct nvidia_par *par)$/;"	f	file:
restore_vga_x86	nvidia/nvidia.c	982;"	d	file:
resume_pll	aty/atyfb.h	/^	void (*resume_pll)(const struct fb_info *info, union aty_pll *pll);$/;"	m	struct:aty_pll_ops
retain_ie	sticore.h	/^	u32 retain_ie : 1;	\/* don't allow reset to clear int enables *\/$/;"	m	struct:sti_init_flags
rev	aty/radeonfb.h	/^	u8			rev;$/;"	m	struct:radeonfb_info
rev	cg14.c	/^	u8 rev;	\/* Revision & Impl *\/$/;"	m	struct:cg14_regs	file:
rev	leo.c	/^	u32	rev;$/;"	m	struct:leo_lc_ss0_krn	file:
rev	matrox/matroxfb_base.c	/^	unsigned short vendor, device, rev, svid, sid;$/;"	m	struct:board	file:
rev	s3fb.c	/^	int chip, rev, mclk_freq;$/;"	m	struct:s3fb_info	file:
reverse_i2c	nvidia/nv_type.h	/^	int reverse_i2c;$/;"	m	struct:nvidia_par
reverse_order	nvidia/nv_local.h	102;"	d
reverse_order	nvidia/nv_local.h	111;"	d
reverse_order	riva/fbdev.c	/^static inline void reverse_order(u32 *l)$/;"	f	file:
reversed_DAC	aty/radeonfb.h	/^	int			reversed_DAC;$/;"	m	struct:radeonfb_info
reversed_TMDS	aty/radeonfb.h	/^	int			reversed_TMDS;$/;"	m	struct:radeonfb_info
revision_id	sis/sis.h	/^	u8		revision_id;$/;"	m	struct:sis_video_info
revno	sticore.h	/^	 u8 revno[2];$/;"	m	struct:sti_rom
rfbi	omap/rfbi.c	/^} rfbi;$/;"	v	typeref:struct:__anon52	file:
rfbi_cleanup	omap/rfbi.c	/^static void rfbi_cleanup(void)$/;"	f	file:
rfbi_convert_timings	omap/rfbi.c	/^static int rfbi_convert_timings(struct extif_timings *t)$/;"	f	file:
rfbi_dma_callback	omap/rfbi.c	/^static void rfbi_dma_callback(void *data)$/;"	f	file:
rfbi_enable_clocks	omap/rfbi.c	/^static void rfbi_enable_clocks(int enable)$/;"	f	file:
rfbi_enable_tearsync	omap/rfbi.c	/^static int rfbi_enable_tearsync(int enable, unsigned line)$/;"	f	file:
rfbi_get_clk_info	omap/rfbi.c	/^static void rfbi_get_clk_info(u32 *clk_period, u32 *max_clk_div)$/;"	f	file:
rfbi_get_clocks	omap/rfbi.c	/^static int rfbi_get_clocks(void)$/;"	f	file:
rfbi_get_max_tx_rate	omap/rfbi.c	/^static int rfbi_get_max_tx_rate(void)$/;"	f	file:
rfbi_get_max_tx_rate	omap/rfbi.c	/^static unsigned long rfbi_get_max_tx_rate(void)$/;"	f	file:
rfbi_init	omap/rfbi.c	/^static int rfbi_init(struct omapfb_device *fbdev)$/;"	f	file:
rfbi_print_timings	omap/rfbi.c	/^static void rfbi_print_timings(void) {}$/;"	f	file:
rfbi_print_timings	omap/rfbi.c	/^static void rfbi_print_timings(void)$/;"	f	file:
rfbi_put_clocks	omap/rfbi.c	/^static void rfbi_put_clocks(void)$/;"	f	file:
rfbi_read_data	omap/rfbi.c	/^static void rfbi_read_data(void *buf, unsigned int len)$/;"	f	file:
rfbi_read_reg	omap/rfbi.c	/^static inline u32 rfbi_read_reg(int idx)$/;"	f	file:
rfbi_set_bits_per_cycle	omap/rfbi.c	/^static void rfbi_set_bits_per_cycle(int bpc)$/;"	f	file:
rfbi_set_timings	omap/rfbi.c	/^static void rfbi_set_timings(const struct extif_timings *t)$/;"	f	file:
rfbi_setup_tearsync	omap/rfbi.c	/^static int rfbi_setup_tearsync(unsigned pin_cnt,$/;"	f	file:
rfbi_transfer_area	omap/rfbi.c	/^static void rfbi_transfer_area(int width, int height,$/;"	f	file:
rfbi_write_command	omap/rfbi.c	/^static void rfbi_write_command(const void *buf, unsigned int len)$/;"	f	file:
rfbi_write_data	omap/rfbi.c	/^static void rfbi_write_data(const void *buf, unsigned int len)$/;"	f	file:
rfbi_write_reg	omap/rfbi.c	/^static inline void rfbi_write_reg(int idx, u32 val)$/;"	f	file:
rfrcnt	controlfb.h	/^	struct preg rfrcnt;	\/* refresh count *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
rgb	imxfb.h	/^	struct imxfb_rgb	*rgb[NR_RGB];$/;"	m	struct:imxfb_info	typeref:struct:imxfb_info::imxfb_rgb
rgb	sa1100fb.h	/^	struct sa1100fb_rgb	*rgb[NR_RGB];$/;"	m	struct:sa1100fb_info	typeref:struct:sa1100fb_info::sa1100fb_rgb
rgb2hw2	amifb.c	1039;"	d	file:
rgb2hw4	amifb.c	1037;"	d	file:
rgb2hw8_high	amifb.c	1033;"	d	file:
rgb2hw8_low	amifb.c	1035;"	d	file:
rgb_8	sa1100fb.c	/^static struct sa1100fb_rgb rgb_8 = {$/;"	v	typeref:struct:sa1100fb_rgb	file:
rgb_bitfields	au1100fb.c	/^struct fb_bitfield rgb_bitfields[][4] =$/;"	v	typeref:struct:fb_bitfield
rgb_bitfields	au1200fb.c	/^static struct fb_bitfield rgb_bitfields[][4] = {$/;"	v	typeref:struct:fb_bitfield	file:
rgb_ctrl	9331/jz4750_lcd.h	/^	unsigned int rgb_ctrl;	\/* RGB Dummy, RGB sequence, RGB to YUV *\/$/;"	m	struct:jz4750lcd_osd_t
rgb_ctrl	jz4750_lcd.h	/^	unsigned int rgb_ctrl;	\/* RGB Dummy, RGB sequence, RGB to YUV *\/$/;"	m	struct:jz4750lcd_osd_t
rgb_ctrl	l009_bak/jz4750_lcd.h	/^	unsigned int rgb_ctrl;	\/* RGB Dummy, RGB sequence, RGB to YUV *\/$/;"	m	struct:jz4750lcd_osd_t
rgb_gamma_sel	w100fb.h	/^	u32 rgb_gamma_sel    : 2;$/;"	m	struct:video_ctrl_t
rgbfb_driver	pnx4008/pnxrgbfb.c	/^static struct platform_driver rgbfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
rgbfb_exit	pnx4008/pnxrgbfb.c	/^module_exit(rgbfb_exit);$/;"	v
rgbfb_exit	pnx4008/pnxrgbfb.c	/^static void __exit rgbfb_exit(void)$/;"	f	file:
rgbfb_init	pnx4008/pnxrgbfb.c	/^module_init(rgbfb_init);$/;"	v
rgbfb_init	pnx4008/pnxrgbfb.c	/^static int __init rgbfb_init(void)$/;"	f	file:
rgbfb_mmap	pnx4008/pnxrgbfb.c	/^static int rgbfb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
rgbfb_ops	pnx4008/pnxrgbfb.c	/^static struct fb_ops rgbfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
rgbfb_probe	pnx4008/pnxrgbfb.c	/^static int __devinit rgbfb_probe(struct platform_device *pdev)$/;"	f	file:
rgbfb_remove	pnx4008/pnxrgbfb.c	/^static int rgbfb_remove(struct platform_device *pdev)$/;"	f	file:
rgbfb_setcolreg	pnx4008/pnxrgbfb.c	/^static int rgbfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
right	atafb.c	/^	int right, hsync, left;	\/* standard timing in clock cycles, not pixel *\/$/;"	m	struct:pixel_clock	file:
right	matrox/matroxfb_base.c	/^static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {$/;"	m	struct:__anon29	file:
right	matrox/matroxfb_base.c	/^static unsigned int right = ~0;		\/* "matrox:right:xxxxx" *\/$/;"	v	file:
right_margin	sa1100fb.h	/^	u_char		right_margin;$/;"	m	struct:sa1100fb_mach_info
rinfo	aty/radeon_backlight.c	/^	struct radeonfb_info *rinfo;$/;"	m	struct:radeon_bl_privdata	typeref:struct:radeon_bl_privdata::radeonfb_info	file:
rinfo	aty/radeonfb.h	/^	struct radeonfb_info		*rinfo;$/;"	m	struct:radeon_i2c_chan	typeref:struct:radeon_i2c_chan::radeonfb_info
ring	intelfb/intelfb.h	/^	struct intelfb_heap_data ring;$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::intelfb_heap_data
ring_active	intelfb/intelfb.h	/^	int ring_active;$/;"	m	struct:intelfb_info
ring_buf_a	w100fb.h	/^	unsigned char ring_buf_a          : 1;$/;"	m	struct:intf_cntl_t
ring_buf_b	w100fb.h	/^	unsigned char ring_buf_b          : 1;$/;"	m	struct:intf_cntl_t
ring_head	intelfb/intelfb.h	/^	u32 ring_head;$/;"	m	struct:intelfb_info
ring_lockup	intelfb/intelfb.h	/^	u32 ring_lockup;$/;"	m	struct:intelfb_info
ring_space	intelfb/intelfb.h	/^	u32 ring_space;$/;"	m	struct:intelfb_info
ring_tail	intelfb/intelfb.h	/^	u32 ring_tail;$/;"	m	struct:intelfb_info
ring_tail_mask	intelfb/intelfb.h	/^	u32 ring_tail_mask;$/;"	m	struct:intelfb_info
riva	riva/rivafb.h	/^	RIVA_HW_INST riva;	\/* interface to riva_hw.c *\/$/;"	m	struct:riva_par
riva_bl_exit	riva/fbdev.c	/^static inline void riva_bl_exit(struct fb_info *info) {}$/;"	f	file:
riva_bl_exit	riva/fbdev.c	/^static void riva_bl_exit(struct fb_info *info)$/;"	f	file:
riva_bl_get_brightness	riva/fbdev.c	/^static int riva_bl_get_brightness(struct backlight_device *bd)$/;"	f	file:
riva_bl_get_level_brightness	riva/fbdev.c	/^static int riva_bl_get_level_brightness(struct riva_par *par,$/;"	f	file:
riva_bl_init	riva/fbdev.c	/^static inline void riva_bl_init(struct riva_par *par) {}$/;"	f	file:
riva_bl_init	riva/fbdev.c	/^static void riva_bl_init(struct riva_par *par)$/;"	f	file:
riva_bl_ops	riva/fbdev.c	/^static struct backlight_ops riva_bl_ops = {$/;"	v	typeref:struct:backlight_ops	file:
riva_bl_update_status	riva/fbdev.c	/^static int riva_bl_update_status(struct backlight_device *bd)$/;"	f	file:
riva_common_setup	riva/nv_driver.c	/^riva_common_setup(struct riva_par *par)$/;"	f
riva_create_i2c_busses	riva/rivafb-i2c.c	/^void __devinit riva_create_i2c_busses(struct riva_par *par)$/;"	f
riva_delete_i2c_busses	riva/rivafb-i2c.c	/^void riva_delete_i2c_busses(struct riva_par *par)$/;"	f
riva_fb_ops	riva/fbdev.c	/^static struct fb_ops riva_fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
riva_get_EDID	riva/fbdev.c	/^static void __devinit riva_get_EDID(struct fb_info *info, struct pci_dev *pdev)$/;"	f	file:
riva_get_EDID_OF	riva/fbdev.c	/^static int __devinit riva_get_EDID_OF(struct fb_info *info, struct pci_dev *pd)$/;"	f	file:
riva_get_EDID_i2c	riva/fbdev.c	/^static int __devinit riva_get_EDID_i2c(struct fb_info *info)$/;"	f	file:
riva_get_arch	riva/fbdev.c	/^static u32 __devinit riva_get_arch(struct pci_dev *pd)$/;"	f	file:
riva_get_cmap_len	riva/fbdev.c	/^static int riva_get_cmap_len(const struct fb_var_screeninfo *var)$/;"	f	file:
riva_get_edidinfo	riva/fbdev.c	/^static void __devinit riva_get_edidinfo(struct fb_info *info)$/;"	f	file:
riva_get_maxdclk	riva/nv_driver.c	/^unsigned long riva_get_maxdclk(struct riva_par *par)$/;"	f
riva_get_memlen	riva/nv_driver.c	/^unsigned long riva_get_memlen(struct riva_par *par)$/;"	f
riva_gpio_getscl	riva/rivafb-i2c.c	/^static int riva_gpio_getscl(void* data)$/;"	f	file:
riva_gpio_getsda	riva/rivafb-i2c.c	/^static int riva_gpio_getsda(void* data)$/;"	f	file:
riva_gpio_setscl	riva/rivafb-i2c.c	/^static void riva_gpio_setscl(void* data, int state)$/;"	f	file:
riva_gpio_setsda	riva/rivafb-i2c.c	/^static void riva_gpio_setsda(void* data, int state)$/;"	f	file:
riva_i2c_chan	riva/rivafb.h	/^struct riva_i2c_chan {$/;"	s
riva_is_connected	riva/nv_driver.c	/^riva_is_connected(struct riva_par *par, Bool second)$/;"	f	file:
riva_is_second	riva/nv_driver.c	/^riva_is_second(struct riva_par *par)$/;"	f	file:
riva_load_state	riva/fbdev.c	/^static void riva_load_state(struct riva_par *par, struct riva_regs *regs)$/;"	f	file:
riva_load_video_mode	riva/fbdev.c	/^static int riva_load_video_mode(struct fb_info *info)$/;"	f	file:
riva_override_CRTC	riva/nv_driver.c	/^riva_override_CRTC(struct riva_par *par)$/;"	f	file:
riva_par	riva/rivafb.h	/^struct riva_par {$/;"	s
riva_probe_i2c_connector	riva/rivafb-i2c.c	/^int __devinit riva_probe_i2c_connector(struct riva_par *par, int conn, u8 **out_edid)$/;"	f
riva_rclut	riva/fbdev.c	/^static void riva_rclut(RIVA_HW_INST *chip,$/;"	f	file:
riva_regs	nvidia/nv_type.h	/^struct riva_regs {$/;"	s
riva_regs	riva/rivafb.h	/^struct riva_regs {$/;"	s
riva_save_state	riva/fbdev.c	/^static void riva_save_state(struct riva_par *par, struct riva_regs *regs)$/;"	f	file:
riva_set_fbinfo	riva/fbdev.c	/^static int __devinit riva_set_fbinfo(struct fb_info *info)$/;"	f	file:
riva_set_pattern	riva/fbdev.c	/^riva_set_pattern(struct riva_par *par, int clr0, int clr1, int pat0, int pat1)$/;"	f	file:
riva_set_rop_solid	riva/fbdev.c	/^riva_set_rop_solid(struct riva_par *par, int rop)$/;"	f	file:
riva_setup_accel	riva/fbdev.c	/^static void riva_setup_accel(struct fb_info *info)$/;"	f	file:
riva_setup_i2c_bus	riva/rivafb-i2c.c	/^static int __devinit riva_setup_i2c_bus(struct riva_i2c_chan *chan,$/;"	f	file:
riva_update_default_var	riva/fbdev.c	/^static void __devinit riva_update_default_var(struct fb_var_screeninfo *var,$/;"	f	file:
riva_update_var	riva/fbdev.c	/^static void riva_update_var(struct fb_var_screeninfo *var,$/;"	f	file:
riva_wclut	riva/fbdev.c	/^static void riva_wclut(RIVA_HW_INST *chip,$/;"	f	file:
rivafb-objs	riva/Makefile	/^rivafb-objs               := fbdev.o riva_hw.o nv_driver.o$/;"	m
rivafb_blank	riva/fbdev.c	/^static int rivafb_blank(int blank, struct fb_info *info)$/;"	f	file:
rivafb_check_var	riva/fbdev.c	/^static int rivafb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
rivafb_copyarea	riva/fbdev.c	/^static void rivafb_copyarea(struct fb_info *info, const struct fb_copyarea *region)$/;"	f	file:
rivafb_cursor	riva/fbdev.c	/^static int rivafb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
rivafb_default_var	riva/fbdev.c	/^static struct fb_var_screeninfo __devinitdata rivafb_default_var = {$/;"	v	typeref:struct:__devinitdata	file:
rivafb_do_maximize	riva/fbdev.c	/^static int rivafb_do_maximize(struct fb_info *info,$/;"	f	file:
rivafb_driver	riva/fbdev.c	/^static struct pci_driver rivafb_driver = {$/;"	v	typeref:struct:pci_driver	file:
rivafb_exit	riva/fbdev.c	/^module_exit(rivafb_exit);$/;"	v
rivafb_exit	riva/fbdev.c	/^static void __exit rivafb_exit(void)$/;"	f	file:
rivafb_fillrect	riva/fbdev.c	/^static void rivafb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
rivafb_fix	riva/fbdev.c	/^static struct fb_fix_screeninfo __devinitdata rivafb_fix = {$/;"	v	typeref:struct:__devinitdata	file:
rivafb_imageblit	riva/fbdev.c	/^static void rivafb_imageblit(struct fb_info *info, $/;"	f	file:
rivafb_init	riva/fbdev.c	/^module_init(rivafb_init);$/;"	v
rivafb_init	riva/fbdev.c	/^static int __devinit rivafb_init(void)$/;"	f	file:
rivafb_load_cursor_image	riva/fbdev.c	/^static void rivafb_load_cursor_image(struct riva_par *par, u8 *data8,$/;"	f	file:
rivafb_open	riva/fbdev.c	/^static int rivafb_open(struct fb_info *info, int user)$/;"	f	file:
rivafb_pan_display	riva/fbdev.c	/^static int rivafb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
rivafb_pci_tbl	riva/fbdev.c	/^static struct pci_device_id rivafb_pci_tbl[] = {$/;"	v	typeref:struct:pci_device_id	file:
rivafb_probe	riva/fbdev.c	/^static int __devinit rivafb_probe(struct pci_dev *pd,$/;"	f	file:
rivafb_release	riva/fbdev.c	/^static int rivafb_release(struct fb_info *info, int user)$/;"	f	file:
rivafb_remove	riva/fbdev.c	/^static void __devexit rivafb_remove(struct pci_dev *pd)$/;"	f	file:
rivafb_set_par	riva/fbdev.c	/^static int rivafb_set_par(struct fb_info *info)$/;"	f	file:
rivafb_setcolreg	riva/fbdev.c	/^static int rivafb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
rivafb_setup	riva/fbdev.c	/^static int __devinit rivafb_setup(char *options)$/;"	f	file:
rivafb_sync	riva/fbdev.c	/^static int rivafb_sync(struct fb_info *info)$/;"	f	file:
rlinex	cg6.c	/^	u32	rlinex, rliney, rlinez;$/;"	m	struct:cg6_fbc	file:
rliney	cg6.c	/^	u32	rlinex, rliney, rlinez;$/;"	m	struct:cg6_fbc	file:
rlinez	cg6.c	/^	u32	rlinex, rliney, rlinez;$/;"	m	struct:cg6_fbc	file:
rm_entry	sticore.h	/^	u8 rm_entry[16]; \/* pci region mapper array == pci config space offset *\/$/;"	m	struct:sti_struct
rmw	vga16fb.c	/^static inline void rmw(volatile char __iomem *p)$/;"	f	file:
rom	sticore.h	/^	struct sti_cooked_rom *rom;$/;"	m	struct:sti_struct	typeref:struct:sti_struct::sti_cooked_rom
rop	ffb.c	/^	u32	rop;$/;"	m	struct:ffb_fbc	file:
rop	leo.c	/^	u32	rop;$/;"	m	struct:leo_ld	file:
rop_cache	ffb.c	/^	u32			rop_cache;$/;"	m	struct:ffb_par	file:
rotate	console/fbcon.c	/^static int rotate;$/;"	v	file:
rotate	console/fbcon.h	/^	int    rotate;$/;"	m	struct:fbcon_ops
rotate	console/fbcon.h	/^    u32 rotate;$/;"	m	struct:display
rotate	pnx4008/dum.h	/^	int rotate;$/;"	m	struct:dum_ch_setup
rotate_angle	jzlcd.c	/^static volatile int rotate_angle = CONFIG_JZLCD_FRAMEBUFFER_DEFAULT_ROTATE_ANGLE;$/;"	v	file:
rotate_ccw	console/fbcon_rotate.h	/^static inline void rotate_ccw(const char *in, char *out, u32 width, u32 height)$/;"	f
rotate_cw	console/fbcon_rotate.h	/^static inline void rotate_cw(const char *in, char *out, u32 width, u32 height)$/;"	f
rotate_daemon_thread	jzlcd.c	/^	struct task_struct *rotate_daemon_thread;$/;"	m	struct:lcd_cfb_info	typeref:struct:lcd_cfb_info::task_struct	file:
rotate_font	console/fbcon.h	/^	int  (*rotate_font)(struct fb_info *info, struct vc_data *vc);$/;"	m	struct:fbcon_ops
rotate_ud	console/fbcon_rotate.h	/^static inline void rotate_ud(const char *in, char *out, u32 width, u32 height)$/;"	f
rotation24bpp	aty/mach64_accel.c	/^static u32 rotation24bpp(u32 dx, u32 direction)$/;"	f	file:
round_div	aty/aty128fb.c	430;"	d	file:
round_div	aty/radeonfb.h	/^static inline int round_div(int num, int den)$/;"	f
round_down_bpp	amifb.c	/^static int round_down_bpp = 1;	\/* for mode probing *\/$/;"	v	file:
round_off_xres	i810/i810_dvt.c	/^void round_off_xres(u32 *xres) $/;"	f
round_off_xres	i810/i810_gtf.c	/^void round_off_xres(u32 *xres) { }$/;"	f
round_off_yres	i810/i810_dvt.c	/^inline void round_off_yres(u32 *xres, u32 *yres)$/;"	f
round_off_yres	i810/i810_gtf.c	/^void round_off_yres(u32 *xres, u32 *yres) { }$/;"	f
round_robin	pnx4008/dum.h	/^	int round_robin;$/;"	m	struct:dum_setup
round_to_extif_ticks	omap/blizzard.c	/^static inline unsigned long round_to_extif_ticks(unsigned long ps, int div)$/;"	f	file:
round_to_extif_ticks	omap/hwa742.c	/^static unsigned long round_to_extif_ticks(unsigned long ps, int div)$/;"	f	file:
rowaddr	hgafb.c	/^static inline u8 __iomem * rowaddr(struct fb_info *info, u_int row)$/;"	f	file:
rows	sis/sis_main.h	/^	u16 rows;$/;"	m	struct:_sisbios_mode
rpointx	cg6.c	/^	u32	rpointx, rpointy, rpointz;$/;"	m	struct:cg6_fbc	file:
rpointy	cg6.c	/^	u32	rpointx, rpointy, rpointz;$/;"	m	struct:cg6_fbc	file:
rpointz	cg6.c	/^	u32	rpointx, rpointy, rpointz;$/;"	m	struct:cg6_fbc	file:
rquadx	cg6.c	/^	u32	rquadx, rquady, rquadz;$/;"	m	struct:cg6_fbc	file:
rquady	cg6.c	/^	u32	rquadx, rquady, rquadz;$/;"	m	struct:cg6_fbc	file:
rquadz	cg6.c	/^	u32	rquadx, rquady, rquadz;$/;"	m	struct:cg6_fbc	file:
rrectx	cg6.c	/^	u32	rrectx, rrecty, rrectz;$/;"	m	struct:cg6_fbc	file:
rrecty	cg6.c	/^	u32	rrectx, rrecty, rrectz;$/;"	m	struct:cg6_fbc	file:
rrectz	cg6.c	/^	u32	rrectx, rrecty, rrectz;$/;"	m	struct:cg6_fbc	file:
rsrc_fb	platinumfb.c	/^	struct resource			rsrc_fb, rsrc_reg;$/;"	m	struct:fb_info_platinum	typeref:struct:fb_info_platinum::resource	file:
rsrc_reg	platinumfb.c	/^	struct resource			rsrc_fb, rsrc_reg;$/;"	m	struct:fb_info_platinum	typeref:struct:fb_info_platinum::	file:
rst_rd_burst_id	w100fb.h	/^	u32 rst_rd_burst_id              : 1;$/;"	m	struct:cif_read_dbg_t
rst_read_path_a_pls	w100fb.h	/^	u32 rst_read_path_a_pls          : 1;$/;"	m	struct:cif_read_dbg_t
rst_read_path_b_pls	w100fb.h	/^	u32 rst_read_path_b_pls          : 1;$/;"	m	struct:cif_read_dbg_t
rsz_coef_index	jz4750_ipu.h	/^  unsigned int rsz_coef_index;\/\/ 0x30$/;"	m	struct:ipu_module
rsz_lut	jz4750_ipu.h	/^} rsz_lut;$/;"	t	typeref:struct:__anon109
rtable_len	jz4750_ipu.h	/^	int rtable_len;$/;"	m	struct:ipu_driver_priv
rtl_values	riva/riva_hw.c	/^  int rtl_values;$/;"	m	struct:__anon82	file:
rtrix	cg6.c	/^	u32	rtrix, rtriy, rtriz;$/;"	m	struct:cg6_fbc	file:
rtriy	cg6.c	/^	u32	rtrix, rtriy, rtriz;$/;"	m	struct:cg6_fbc	file:
rtriz	cg6.c	/^	u32	rtrix, rtriy, rtriz;$/;"	m	struct:cg6_fbc	file:
run_ipu	jz4750_ipu.h	138;"	d
rvfree	vfb.c	/^static void rvfree(void *mem, unsigned long size)$/;"	f	file:
rvmalloc	vfb.c	/^static void *rvmalloc(unsigned long size)$/;"	f	file:
rxf	ffb.c	/^	u32	rxf;$/;"	m	struct:ffb_fbc	file:
ryf	ffb.c	/^	u32	ryf;$/;"	m	struct:ffb_fbc	file:
s	cg6.c	/^	u32	s;$/;"	m	struct:cg6_fbc	file:
s1d13xxxfb_blank	s1d13xxxfb.c	/^s1d13xxxfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
s1d13xxxfb_driver	s1d13xxxfb.c	/^static struct platform_driver s1d13xxxfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
s1d13xxxfb_exit	s1d13xxxfb.c	/^module_exit(s1d13xxxfb_exit);$/;"	v
s1d13xxxfb_exit	s1d13xxxfb.c	/^s1d13xxxfb_exit(void)$/;"	f	file:
s1d13xxxfb_fbops	s1d13xxxfb.c	/^static struct fb_ops s1d13xxxfb_fbops = {$/;"	v	typeref:struct:fb_ops	file:
s1d13xxxfb_fetch_hw_state	s1d13xxxfb.c	/^s1d13xxxfb_fetch_hw_state(struct fb_info *info)$/;"	f	file:
s1d13xxxfb_fix	s1d13xxxfb.c	/^static struct fb_fix_screeninfo __devinitdata s1d13xxxfb_fix = {$/;"	v	typeref:struct:__devinitdata	file:
s1d13xxxfb_init	s1d13xxxfb.c	/^module_init(s1d13xxxfb_init);$/;"	v
s1d13xxxfb_init	s1d13xxxfb.c	/^s1d13xxxfb_init(void)$/;"	f	file:
s1d13xxxfb_pan_display	s1d13xxxfb.c	/^s1d13xxxfb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
s1d13xxxfb_probe	s1d13xxxfb.c	/^s1d13xxxfb_probe(struct platform_device *pdev)$/;"	f	file:
s1d13xxxfb_readreg	s1d13xxxfb.c	/^s1d13xxxfb_readreg(struct s1d13xxxfb_par *par, u16 regno)$/;"	f	file:
s1d13xxxfb_remove	s1d13xxxfb.c	/^s1d13xxxfb_remove(struct platform_device *pdev)$/;"	f	file:
s1d13xxxfb_resume	s1d13xxxfb.c	/^static int s1d13xxxfb_resume(struct platform_device *dev)$/;"	f	file:
s1d13xxxfb_runinit	s1d13xxxfb.c	/^s1d13xxxfb_runinit(struct s1d13xxxfb_par *par,$/;"	f	file:
s1d13xxxfb_set_par	s1d13xxxfb.c	/^s1d13xxxfb_set_par(struct fb_info *info)$/;"	f	file:
s1d13xxxfb_setcolreg	s1d13xxxfb.c	/^s1d13xxxfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
s1d13xxxfb_setup_pseudocolour	s1d13xxxfb.c	/^s1d13xxxfb_setup_pseudocolour(struct fb_info *info)$/;"	f	file:
s1d13xxxfb_setup_truecolour	s1d13xxxfb.c	/^s1d13xxxfb_setup_truecolour(struct fb_info *info)$/;"	f	file:
s1d13xxxfb_suspend	s1d13xxxfb.c	/^static int s1d13xxxfb_suspend(struct platform_device *dev, pm_message_t state)$/;"	f	file:
s1d13xxxfb_writereg	s1d13xxxfb.c	/^s1d13xxxfb_writereg(struct s1d13xxxfb_par *par, u16 regno, u8 value)$/;"	f	file:
s3_h_blank_end_regs	s3fb.c	/^static const struct vga_regset s3_h_blank_end_regs[]    = {{0x03, 0, 4}, {0x05, 7, 7}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_h_blank_start_regs	s3fb.c	/^static const struct vga_regset s3_h_blank_start_regs[]  = {{0x02, 0, 7}, {0x5D, 2, 2}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_h_display_regs	s3fb.c	/^static const struct vga_regset s3_h_display_regs[]      = {{0x01, 0, 7}, {0x5D, 1, 1}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_h_sync_end_regs	s3fb.c	/^static const struct vga_regset s3_h_sync_end_regs[]     = {{0x05, 0, 4}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_h_sync_start_regs	s3fb.c	/^static const struct vga_regset s3_h_sync_start_regs[]   = {{0x04, 0, 7}, {0x5D, 4, 4}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_h_total_regs	s3fb.c	/^static const struct vga_regset s3_h_total_regs[]        = {{0x00, 0, 7}, {0x5D, 0, 0}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_identification	s3fb.c	/^static int __devinit s3_identification(int chip)$/;"	f	file:
s3_line_compare_regs	s3fb.c	/^static const struct vga_regset s3_line_compare_regs[]   = {{0x18, 0, 7}, {0x07, 4, 4}, {0x09, 6, 6}, {0x5E, 6, 6}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_memsizes	s3fb.c	/^static const int s3_memsizes[] = {4096, 0, 3072, 8192, 2048, 6144, 1024, 512};$/;"	v	file:
s3_names	s3fb.c	/^static const char * const s3_names[] = {"S3 Unknown", "S3 Trio32", "S3 Trio64", "S3 Trio64V+",$/;"	v	file:
s3_offset_regs	s3fb.c	/^static const struct vga_regset s3_offset_regs[]         = {{0x13, 0, 7}, {0x51, 4, 5}, VGA_REGSET_END}; \/* set 0x43 bit 2 to 0 *\/$/;"	v	typeref:struct:vga_regset	file:
s3_pci_probe	s3fb.c	/^static int __devinit s3_pci_probe(struct pci_dev *dev, const struct pci_device_id *id)$/;"	f	file:
s3_pci_remove	s3fb.c	/^static void __devexit s3_pci_remove(struct pci_dev *dev)$/;"	f	file:
s3_pci_resume	s3fb.c	/^static int s3_pci_resume(struct pci_dev* dev)$/;"	f	file:
s3_pci_suspend	s3fb.c	/^static int s3_pci_suspend(struct pci_dev* dev, pm_message_t state)$/;"	f	file:
s3_pll	s3fb.c	/^static const struct svga_pll s3_pll = {3, 129, 3, 33, 0, 3,$/;"	v	typeref:struct:svga_pll	file:
s3_set_pixclock	s3fb.c	/^static void s3_set_pixclock(struct fb_info *info, u32 pixclock)$/;"	f	file:
s3_start_address_regs	s3fb.c	/^static const struct vga_regset s3_start_address_regs[]  = {{0x0d, 0, 7}, {0x0c, 0, 7}, {0x31, 4, 5}, {0x51, 0, 1}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_timing_regs	s3fb.c	/^static const struct svga_timing_regs s3_timing_regs     = {$/;"	v	typeref:struct:svga_timing_regs	file:
s3_v_blank_end_regs	s3fb.c	/^static const struct vga_regset s3_v_blank_end_regs[]    = {{0x16, 0, 7}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_v_blank_start_regs	s3fb.c	/^static const struct vga_regset s3_v_blank_start_regs[]  = {{0x15, 0, 7}, {0x07, 3, 3}, {0x09, 5, 5}, {0x5E, 2, 2}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_v_display_regs	s3fb.c	/^static const struct vga_regset s3_v_display_regs[]      = {{0x12, 0, 7}, {0x07, 1, 1}, {0x07, 6, 6}, {0x5E, 1, 1}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_v_sync_end_regs	s3fb.c	/^static const struct vga_regset s3_v_sync_end_regs[]     = {{0x11, 0, 3}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_v_sync_start_regs	s3fb.c	/^static const struct vga_regset s3_v_sync_start_regs[]   = {{0x10, 0, 7}, {0x07, 2, 2}, {0x07, 7, 7}, {0x5E, 4, 4}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3_v_total_regs	s3fb.c	/^static const struct vga_regset s3_v_total_regs[]        = {{0x06, 0, 7}, {0x07, 0, 0}, {0x07, 5, 5}, {0x5E, 0, 0}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
s3c2410fb_activate_var	s3c2410fb.c	/^static void s3c2410fb_activate_var(struct fb_info *info)$/;"	f	file:
s3c2410fb_blank	s3c2410fb.c	/^static int s3c2410fb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
s3c2410fb_calc_pixclk	s3c2410fb.c	/^static unsigned int s3c2410fb_calc_pixclk(struct s3c2410fb_info *fbi,$/;"	f	file:
s3c2410fb_calculate_stn_lcd_regs	s3c2410fb.c	/^static void s3c2410fb_calculate_stn_lcd_regs(const struct fb_info *info,$/;"	f	file:
s3c2410fb_calculate_tft_lcd_regs	s3c2410fb.c	/^static void s3c2410fb_calculate_tft_lcd_regs(const struct fb_info *info,$/;"	f	file:
s3c2410fb_check_var	s3c2410fb.c	/^static int s3c2410fb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
s3c2410fb_cleanup	s3c2410fb.c	/^module_exit(s3c2410fb_cleanup);$/;"	v
s3c2410fb_cleanup	s3c2410fb.c	/^static void __exit s3c2410fb_cleanup(void)$/;"	f	file:
s3c2410fb_debug_show	s3c2410fb.c	/^static int s3c2410fb_debug_show(struct device *dev,$/;"	f	file:
s3c2410fb_debug_store	s3c2410fb.c	/^static int s3c2410fb_debug_store(struct device *dev,$/;"	f	file:
s3c2410fb_driver	s3c2410fb.c	/^static struct platform_driver s3c2410fb_driver = {$/;"	v	typeref:struct:platform_driver	file:
s3c2410fb_info	s3c2410fb.h	/^struct s3c2410fb_info {$/;"	s
s3c2410fb_init	s3c2410fb.c	/^int __init s3c2410fb_init(void)$/;"	f
s3c2410fb_init	s3c2410fb.c	/^module_init(s3c2410fb_init);$/;"	v
s3c2410fb_init_registers	s3c2410fb.c	/^static int s3c2410fb_init_registers(struct fb_info *info)$/;"	f	file:
s3c2410fb_irq	s3c2410fb.c	/^static irqreturn_t s3c2410fb_irq(int irq, void *dev_id)$/;"	f	file:
s3c2410fb_map_video_memory	s3c2410fb.c	/^static int __init s3c2410fb_map_video_memory(struct fb_info *info)$/;"	f	file:
s3c2410fb_ops	s3c2410fb.c	/^static struct fb_ops s3c2410fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
s3c2410fb_probe	s3c2410fb.c	/^static int __init s3c2410fb_probe(struct platform_device *pdev)$/;"	f	file:
s3c2410fb_remove	s3c2410fb.c	/^static int s3c2410fb_remove(struct platform_device *pdev)$/;"	f	file:
s3c2410fb_resume	s3c2410fb.c	/^static int s3c2410fb_resume(struct platform_device *dev)$/;"	f	file:
s3c2410fb_resume	s3c2410fb.c	1036;"	d	file:
s3c2410fb_set_lcdaddr	s3c2410fb.c	/^static void s3c2410fb_set_lcdaddr(struct fb_info *info)$/;"	f	file:
s3c2410fb_set_par	s3c2410fb.c	/^static int s3c2410fb_set_par(struct fb_info *info)$/;"	f	file:
s3c2410fb_setcolreg	s3c2410fb.c	/^static int s3c2410fb_setcolreg(unsigned regno,$/;"	f	file:
s3c2410fb_stop_lcd	s3c2410fb.c	/^static void s3c2410fb_stop_lcd(struct s3c2410fb_info *fbi)$/;"	f	file:
s3c2410fb_suspend	s3c2410fb.c	/^static int s3c2410fb_suspend(struct platform_device *dev, pm_message_t state)$/;"	f	file:
s3c2410fb_suspend	s3c2410fb.c	1035;"	d	file:
s3c2410fb_unmap_video_memory	s3c2410fb.c	/^static inline void s3c2410fb_unmap_video_memory(struct fb_info *info)$/;"	f	file:
s3c2410fb_write_palette	s3c2410fb.c	/^static void s3c2410fb_write_palette(struct s3c2410fb_info *fbi)$/;"	f	file:
s3d_driver	sunxvr2500.c	/^static struct pci_driver s3d_driver = {$/;"	v	typeref:struct:pci_driver	file:
s3d_exit	sunxvr2500.c	/^module_exit(s3d_exit);$/;"	v
s3d_exit	sunxvr2500.c	/^static void __exit s3d_exit(void)$/;"	f	file:
s3d_get_props	sunxvr2500.c	/^static int __devinit s3d_get_props(struct s3d_info *sp)$/;"	f	file:
s3d_info	sunxvr2500.c	/^struct s3d_info {$/;"	s	file:
s3d_init	sunxvr2500.c	/^module_init(s3d_init);$/;"	v
s3d_init	sunxvr2500.c	/^static int __init s3d_init(void)$/;"	f	file:
s3d_ops	sunxvr2500.c	/^static struct fb_ops s3d_ops = {$/;"	v	typeref:struct:fb_ops	file:
s3d_pci_register	sunxvr2500.c	/^static int __devinit s3d_pci_register(struct pci_dev *pdev,$/;"	f	file:
s3d_pci_table	sunxvr2500.c	/^static struct pci_device_id s3d_pci_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
s3d_pci_unregister	sunxvr2500.c	/^static void __devexit s3d_pci_unregister(struct pci_dev *pdev)$/;"	f	file:
s3d_set_fbinfo	sunxvr2500.c	/^static int __devinit s3d_set_fbinfo(struct s3d_info *sp)$/;"	f	file:
s3d_setcolreg	sunxvr2500.c	/^static int s3d_setcolreg(unsigned regno,$/;"	f	file:
s3fb_blank	s3fb.c	/^static int s3fb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
s3fb_cfb4_imageblit	s3fb.c	/^static void s3fb_cfb4_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
s3fb_check_var	s3fb.c	/^static int s3fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
s3fb_cleanup	s3fb.c	/^module_exit(s3fb_cleanup);$/;"	v
s3fb_cleanup	s3fb.c	/^static void __exit s3fb_cleanup(void)$/;"	f	file:
s3fb_fast_tile_ops	s3fb.c	/^static struct fb_tile_ops s3fb_fast_tile_ops = {$/;"	v	typeref:struct:fb_tile_ops	file:
s3fb_fillrect	s3fb.c	/^static void s3fb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
s3fb_formats	s3fb.c	/^static const struct svga_fb_format s3fb_formats[] = {$/;"	v	typeref:struct:svga_fb_format	file:
s3fb_imageblit	s3fb.c	/^static void s3fb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
s3fb_info	s3fb.c	/^struct s3fb_info {$/;"	s	file:
s3fb_init	s3fb.c	/^module_init(s3fb_init);$/;"	v
s3fb_init	s3fb.c	/^static int __init s3fb_init(void)$/;"	f	file:
s3fb_iplan_fillrect	s3fb.c	/^static void s3fb_iplan_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
s3fb_iplan_imageblit	s3fb.c	/^static void s3fb_iplan_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
s3fb_open	s3fb.c	/^static int s3fb_open(struct fb_info *info, int user)$/;"	f	file:
s3fb_ops	s3fb.c	/^static struct fb_ops s3fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
s3fb_pan_display	s3fb.c	/^static int s3fb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info) {$/;"	f	file:
s3fb_pci_driver	s3fb.c	/^static struct pci_driver s3fb_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
s3fb_release	s3fb.c	/^static int s3fb_release(struct fb_info *info, int user)$/;"	f	file:
s3fb_set_par	s3fb.c	/^static int s3fb_set_par(struct fb_info *info)$/;"	f	file:
s3fb_setcolreg	s3fb.c	/^static int s3fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
s3fb_settile_fast	s3fb.c	/^static void s3fb_settile_fast(struct fb_info *info, struct fb_tilemap *map)$/;"	f	file:
s3fb_setup	s3fb.c	/^static int  __init s3fb_setup(char *options)$/;"	f	file:
s3fb_tile_ops	s3fb.c	/^static struct fb_tile_ops s3fb_tile_ops = {$/;"	v	typeref:struct:fb_tile_ops	file:
sa1100fb_activate_var	sa1100fb.c	/^static int sa1100fb_activate_var(struct fb_var_screeninfo *var, struct sa1100fb_info *fbi)$/;"	f	file:
sa1100fb_blank	sa1100fb.c	/^static int sa1100fb_blank(int blank, struct fb_info *info)$/;"	f	file:
sa1100fb_check_var	sa1100fb.c	/^sa1100fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
sa1100fb_disable_controller	sa1100fb.c	/^static void sa1100fb_disable_controller(struct sa1100fb_info *fbi)$/;"	f	file:
sa1100fb_display_dma_period	sa1100fb.c	/^static inline unsigned int sa1100fb_display_dma_period(struct fb_var_screeninfo *var)$/;"	f	file:
sa1100fb_driver	sa1100fb.c	/^static struct platform_driver sa1100fb_driver = {$/;"	v	typeref:struct:platform_driver	file:
sa1100fb_enable_controller	sa1100fb.c	/^static void sa1100fb_enable_controller(struct sa1100fb_info *fbi)$/;"	f	file:
sa1100fb_freq_policy	sa1100fb.c	/^sa1100fb_freq_policy(struct notifier_block *nb, unsigned long val,$/;"	f	file:
sa1100fb_freq_transition	sa1100fb.c	/^sa1100fb_freq_transition(struct notifier_block *nb, unsigned long val,$/;"	f	file:
sa1100fb_get_machine_info	sa1100fb.c	/^sa1100fb_get_machine_info(struct sa1100fb_info *fbi)$/;"	f	file:
sa1100fb_handle_irq	sa1100fb.c	/^static irqreturn_t sa1100fb_handle_irq(int irq, void *dev_id)$/;"	f	file:
sa1100fb_info	sa1100fb.h	/^struct sa1100fb_info {$/;"	s
sa1100fb_init	sa1100fb.c	/^int __init sa1100fb_init(void)$/;"	f
sa1100fb_init	sa1100fb.c	/^module_init(sa1100fb_init);$/;"	v
sa1100fb_init_fbinfo	sa1100fb.c	/^static struct sa1100fb_info * __init sa1100fb_init_fbinfo(struct device *dev)$/;"	f	file:
sa1100fb_lcd_reg	sa1100fb.h	/^struct sa1100fb_lcd_reg {$/;"	s
sa1100fb_mach_info	sa1100fb.h	/^struct sa1100fb_mach_info {$/;"	s
sa1100fb_map_video_memory	sa1100fb.c	/^static int __init sa1100fb_map_video_memory(struct sa1100fb_info *fbi)$/;"	f	file:
sa1100fb_min_dma_period	sa1100fb.c	/^static unsigned int sa1100fb_min_dma_period(struct sa1100fb_info *fbi)$/;"	f	file:
sa1100fb_mmap	sa1100fb.c	/^static int sa1100fb_mmap(struct fb_info *info,$/;"	f	file:
sa1100fb_ops	sa1100fb.c	/^static struct fb_ops sa1100fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
sa1100fb_probe	sa1100fb.c	/^static int __init sa1100fb_probe(struct platform_device *pdev)$/;"	f	file:
sa1100fb_resume	sa1100fb.c	/^static int sa1100fb_resume(struct platform_device *dev)$/;"	f	file:
sa1100fb_resume	sa1100fb.c	1325;"	d	file:
sa1100fb_rgb	sa1100fb.h	/^struct sa1100fb_rgb {$/;"	s
sa1100fb_schedule_work	sa1100fb.c	/^static inline void sa1100fb_schedule_work(struct sa1100fb_info *fbi, u_int state)$/;"	f	file:
sa1100fb_set_par	sa1100fb.c	/^static int sa1100fb_set_par(struct fb_info *info)$/;"	f	file:
sa1100fb_set_truecolor	sa1100fb.c	/^static inline void sa1100fb_set_truecolor(u_int is_true_color)$/;"	f	file:
sa1100fb_setcolreg	sa1100fb.c	/^sa1100fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
sa1100fb_setpalettereg	sa1100fb.c	/^sa1100fb_setpalettereg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
sa1100fb_setup	sa1100fb.c	/^int __init sa1100fb_setup(char *options)$/;"	f
sa1100fb_setup_gpio	sa1100fb.c	/^static void sa1100fb_setup_gpio(struct sa1100fb_info *fbi)$/;"	f	file:
sa1100fb_suspend	sa1100fb.c	/^static int sa1100fb_suspend(struct platform_device *dev, pm_message_t state)$/;"	f	file:
sa1100fb_suspend	sa1100fb.c	1324;"	d	file:
sa1100fb_task	sa1100fb.c	/^static void sa1100fb_task(struct work_struct *w)$/;"	f	file:
safe_shift	fbmem.c	/^static inline unsigned safe_shift(unsigned d, int n)$/;"	f	file:
saturation	matrox/matroxfb_base.h	/^		int brightness, contrast, saturation, hue, gamma;$/;"	m	struct:matrox_fb_info::__anon11::__anon12
savage2000_waitfifo	savage/savagefb_driver.c	/^savage2000_waitfifo(struct savagefb_par *par, int space)$/;"	f	file:
savage2000_waitidle	savage/savagefb_driver.c	/^savage2000_waitidle(struct savagefb_par *par)$/;"	f	file:
savage3D_waitfifo	savage/savagefb_driver.c	/^savage3D_waitfifo(struct savagefb_par *par, int space)$/;"	f	file:
savage3D_waitidle	savage/savagefb_driver.c	/^savage3D_waitidle(struct savagefb_par *par)$/;"	f	file:
savage4_gpio_getscl	savage/savagefb-i2c.c	/^static int savage4_gpio_getscl(void *data)$/;"	f	file:
savage4_gpio_getsda	savage/savagefb-i2c.c	/^static int savage4_gpio_getsda(void *data)$/;"	f	file:
savage4_gpio_setscl	savage/savagefb-i2c.c	/^static void savage4_gpio_setscl(void *data, int val)$/;"	f	file:
savage4_gpio_setsda	savage/savagefb-i2c.c	/^static void savage4_gpio_setsda(void *data, int val)$/;"	f	file:
savage4_waitfifo	savage/savagefb_driver.c	/^savage4_waitfifo(struct savagefb_par *par, int space)$/;"	f	file:
savage4_waitidle	savage/savagefb_driver.c	/^savage4_waitidle(struct savagefb_par *par)$/;"	f	file:
savage_chipset	savage/savagefb.h	/^} savage_chipset;$/;"	t	typeref:enum:__anon120
savage_disable_mmio	savage/savagefb_driver.c	/^static void savage_disable_mmio(struct savagefb_par *par)$/;"	f	file:
savage_done	savage/savagefb_driver.c	/^module_exit(savage_done);$/;"	v
savage_done	savage/savagefb_driver.c	/^static void __exit savage_done(void)$/;"	f	file:
savage_enable_mmio	savage/savagefb_driver.c	/^static void savage_enable_mmio(struct savagefb_par *par)$/;"	f	file:
savage_get_default_par	savage/savagefb_driver.c	/^static void savage_get_default_par(struct savagefb_par *par, struct savage_reg *reg)$/;"	f	file:
savage_in16	savage/savagefb.h	/^static inline u16 savage_in16(u32 addr, struct savagefb_par *par)$/;"	f
savage_in32	savage/savagefb.h	/^static inline u32 savage_in32(u32 addr, struct savagefb_par *par)$/;"	f
savage_in8	savage/savagefb.h	/^static inline u8 savage_in8(u32 addr, struct savagefb_par *par)$/;"	f
savage_init_fb_info	savage/savagefb_driver.c	/^static int __devinit savage_init_fb_info(struct fb_info *info,$/;"	f	file:
savage_init_hw	savage/savagefb_driver.c	/^static int savage_init_hw(struct savagefb_par *par)$/;"	f	file:
savage_map_mmio	savage/savagefb_driver.c	/^static int __devinit savage_map_mmio(struct fb_info *info)$/;"	f	file:
savage_map_video	savage/savagefb_driver.c	/^static int __devinit savage_map_video(struct fb_info *info,$/;"	f	file:
savage_out16	savage/savagefb.h	/^static inline void savage_out16(u32 addr, u16 val, struct savagefb_par *par)$/;"	f
savage_out32	savage/savagefb.h	/^static inline void savage_out32(u32 addr, u32 val, struct savagefb_par *par)$/;"	f
savage_out8	savage/savagefb.h	/^static inline void savage_out8(u32 addr, u8 val, struct savagefb_par *par)$/;"	f
savage_reg	savage/savagefb.h	/^struct savage_reg {$/;"	s
savage_set_default_par	savage/savagefb_driver.c	/^static void savage_set_default_par(struct savagefb_par *par,$/;"	f	file:
savage_setup_i2c_bus	savage/savagefb-i2c.c	/^static int savage_setup_i2c_bus(struct savagefb_i2c_chan *chan,$/;"	f	file:
savage_unmap_mmio	savage/savagefb_driver.c	/^static void savage_unmap_mmio(struct fb_info *info)$/;"	f	file:
savage_unmap_video	savage/savagefb_driver.c	/^static void savage_unmap_video(struct fb_info *info)$/;"	f	file:
savage_update_var	savage/savagefb_driver.c	/^static void savage_update_var(struct fb_var_screeninfo *var,$/;"	f	file:
savagefb_blank	savage/savagefb_driver.c	/^static int savagefb_blank(int blank, struct fb_info *info)$/;"	f	file:
savagefb_check_var	savage/savagefb_driver.c	/^static int savagefb_check_var(struct fb_var_screeninfo   *var,$/;"	f	file:
savagefb_copyarea	savage/savagefb_accel.c	/^void savagefb_copyarea(struct fb_info *info, const struct fb_copyarea *region)$/;"	f
savagefb_create_i2c_busses	savage/savagefb-i2c.c	/^void savagefb_create_i2c_busses(struct fb_info *info)$/;"	f
savagefb_decode_var	savage/savagefb_driver.c	/^static int savagefb_decode_var(struct fb_var_screeninfo   *var,$/;"	f	file:
savagefb_delete_i2c_busses	savage/savagefb-i2c.c	/^void savagefb_delete_i2c_busses(struct fb_info *info)$/;"	f
savagefb_driver	savage/savagefb_driver.c	/^static struct pci_driver savagefb_driver = {$/;"	v	typeref:struct:pci_driver	file:
savagefb_fillrect	savage/savagefb_accel.c	/^void savagefb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f
savagefb_i2c_chan	savage/savagefb.h	/^struct savagefb_i2c_chan {$/;"	s
savagefb_imageblit	savage/savagefb_accel.c	/^void savagefb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f
savagefb_init	savage/savagefb_driver.c	/^module_init(savagefb_init);$/;"	v
savagefb_init	savage/savagefb_driver.c	/^static int __init savagefb_init(void)$/;"	f	file:
savagefb_open	savage/savagefb_driver.c	/^static int savagefb_open(struct fb_info *info, int user)$/;"	f	file:
savagefb_ops	savage/savagefb_driver.c	/^static struct fb_ops savagefb_ops = {$/;"	v	typeref:struct:fb_ops	file:
savagefb_pan_display	savage/savagefb_driver.c	/^static int savagefb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
savagefb_par	savage/savagefb.h	/^struct savagefb_par {$/;"	s
savagefb_probe	savage/savagefb_driver.c	/^static int __devinit savagefb_probe(struct pci_dev* dev,$/;"	f	file:
savagefb_probe_i2c_connector	savage/savagefb-i2c.c	/^int savagefb_probe_i2c_connector(struct fb_info *info, u8 **out_edid)$/;"	f
savagefb_release	savage/savagefb_driver.c	/^static int savagefb_release(struct fb_info *info, int user)$/;"	f	file:
savagefb_remove	savage/savagefb_driver.c	/^static void __devexit savagefb_remove(struct pci_dev *dev)$/;"	f	file:
savagefb_restore_state	savage/savagefb_driver.c	/^static void savagefb_restore_state(struct fb_info *info)$/;"	f	file:
savagefb_resume	savage/savagefb_driver.c	/^static int savagefb_resume(struct pci_dev* dev)$/;"	f	file:
savagefb_rop	savage/savagefb_accel.c	/^static u32 savagefb_rop[] = {$/;"	v	file:
savagefb_save_state	savage/savagefb_driver.c	/^static void savagefb_save_state(struct fb_info *info)$/;"	f	file:
savagefb_set_clip	savage/savagefb.h	389;"	d
savagefb_set_clip	savage/savagefb_driver.c	/^static void savagefb_set_clip(struct fb_info *info)$/;"	f	file:
savagefb_set_fix	savage/savagefb_driver.c	/^static void savagefb_set_fix(struct fb_info *info)$/;"	f	file:
savagefb_set_par	savage/savagefb_driver.c	/^static int savagefb_set_par(struct fb_info *info)$/;"	f	file:
savagefb_set_par_int	savage/savagefb_driver.c	/^static void savagefb_set_par_int(struct savagefb_par  *par, struct savage_reg *reg)$/;"	f	file:
savagefb_setcolreg	savage/savagefb_driver.c	/^static int savagefb_setcolreg(unsigned        regno,$/;"	f	file:
savagefb_setup	savage/savagefb_driver.c	/^static int __init savagefb_setup(char *options)$/;"	f	file:
savagefb_suspend	savage/savagefb_driver.c	/^static int savagefb_suspend(struct pci_dev *dev, pm_message_t mesg)$/;"	f	file:
savagefb_sync	savage/savagefb_accel.c	/^int savagefb_sync(struct fb_info *info)$/;"	f
savagefb_update_start	savage/savagefb_driver.c	/^static void savagefb_update_start(struct savagefb_par      *par,$/;"	f	file:
savagefb_var800x600x8	savage/savagefb_driver.c	/^static struct fb_var_screeninfo __devinitdata savagefb_var800x600x8 = {$/;"	v	typeref:struct:__devinitdata	file:
save	savage/savagefb.h	/^	struct savage_reg save;$/;"	m	struct:savagefb_par	typeref:struct:savagefb_par::savage_reg
save	vermilion/vermilion.h	/^	int (*save) (struct vml_sys * sys);$/;"	m	struct:vml_sys
save_addr	sticore.h	/^	u32 save_addr;			\/* where to save or restore reentrant state *\/$/;"	m	struct:sti_glob_cfg
save_regs	aty/radeonfb.h	/^	u32			save_regs[100];$/;"	m	struct:radeonfb_info
save_state	intelfb/intelfb.h	/^	struct intelfb_hwstate save_state;$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::intelfb_hwstate
save_vga	vgastate.c	/^EXPORT_SYMBOL(save_vga);$/;"	v
save_vga	vgastate.c	/^int save_vga(struct vgastate *state)$/;"	f
save_vga_cmap	vgastate.c	/^static void save_vga_cmap(struct vgastate *state)$/;"	f	file:
save_vga_mode	vgastate.c	/^static void save_vga_mode(struct vgastate *state)$/;"	f	file:
save_vga_text	vgastate.c	/^static void save_vga_text(struct vgastate *state, void __iomem *fbbase)$/;"	f	file:
save_vga_x86	nvidia/nvidia.c	/^static void save_vga_x86(struct nvidia_par *par)$/;"	f	file:
save_vga_x86	nvidia/nvidia.c	981;"	d	file:
saved_clock	vermilion/cr_pll.c	/^static u32 saved_clock;$/;"	v	file:
saved_crtc	aty/atyfb_base.c	/^static struct crtc saved_crtc;$/;"	v	typeref:struct:crtc	file:
saved_pll	aty/atyfb_base.c	/^static union aty_pll saved_pll;$/;"	v	typeref:union:aty_pll	file:
sb_dev	backlight/progear_bl.c	/^static struct pci_dev *sb_dev = NULL;$/;"	v	typeref:struct:pci_dev	file:
sbus_mmap_map	sbuslib.h	/^struct sbus_mmap_map {$/;"	s
sbusfb_compat_ioctl	sbuslib.c	/^EXPORT_SYMBOL(sbusfb_compat_ioctl);$/;"	v
sbusfb_compat_ioctl	sbuslib.c	/^int sbusfb_compat_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f
sbusfb_fill_var	sbuslib.c	/^EXPORT_SYMBOL(sbusfb_fill_var);$/;"	v
sbusfb_fill_var	sbuslib.c	/^void sbusfb_fill_var(struct fb_var_screeninfo *var, int prom_node, int bpp)$/;"	f
sbusfb_ioctl_helper	sbuslib.c	/^EXPORT_SYMBOL(sbusfb_ioctl_helper);$/;"	v
sbusfb_ioctl_helper	sbuslib.c	/^int sbusfb_ioctl_helper(unsigned long cmd, unsigned long arg,$/;"	f
sbusfb_mmap_helper	sbuslib.c	/^EXPORT_SYMBOL(sbusfb_mmap_helper);$/;"	v
sbusfb_mmap_helper	sbuslib.c	/^int sbusfb_mmap_helper(struct sbus_mmap_map *map,$/;"	f
sbusfb_mmapsize	sbuslib.c	/^static unsigned long sbusfb_mmapsize(long size, unsigned long fbsize)$/;"	f	file:
sbz1	acornfb.h	/^	u_int sbz1:13;$/;"	m	struct:vidc_palette
sbz2	acornfb.h	/^	u_int sbz2:2;$/;"	m	struct:vidc_palette
scale	nvidia/nv_type.h	/^	u32 scale;$/;"	m	struct:_riva_hw_state
scale	riva/riva_hw.h	/^    U032 scale;$/;"	m	struct:_riva_hw_state
scalelcd	sis/sis_main.c	/^static int		scalelcd = -1;$/;"	v	file:
schedule_palette_update	s3c2410fb.c	/^static void schedule_palette_update(struct s3c2410fb_info *fbi,$/;"	f	file:
sclk	aty/atyfb.h	/^	int sclk, mclk, mclk_pm, xclk;$/;"	m	struct:pll_info
sclk	aty/radeonfb.h	/^	int sclk, mclk;$/;"	m	struct:pll_info
sclk_clkon_hys	w100fb.h	/^	u32 sclk_clkon_hys       : 3;$/;"	m	struct:sclk_cntl_t
sclk_cntl	w100fb.c	/^	union sclk_cntl_u sclk_cntl;$/;"	m	struct:power_state	typeref:union:power_state::sclk_cntl_u	file:
sclk_cntl_t	w100fb.h	/^struct sclk_cntl_t {$/;"	s
sclk_cntl_u	w100fb.h	/^union sclk_cntl_u {$/;"	u
sclk_fb_div	aty/atyfb.h	/^	u8 sclk_fb_div;$/;"	m	struct:pll_ct
sclk_force_bist	w100fb.h	/^	u32 sclk_force_bist      : 1;$/;"	m	struct:sclk_cntl_t
sclk_force_cp	w100fb.h	/^	u32 sclk_force_cp        : 1;$/;"	m	struct:sclk_cntl_t
sclk_force_disp	w100fb.h	/^	u32 sclk_force_disp      : 1;$/;"	m	struct:sclk_cntl_t
sclk_force_e2	w100fb.h	/^	u32 sclk_force_e2        : 1;$/;"	m	struct:sclk_cntl_t
sclk_force_e3	w100fb.h	/^	u32 sclk_force_e3        : 1;$/;"	m	struct:sclk_cntl_t
sclk_force_extmc	w100fb.h	/^	u32 sclk_force_extmc     : 1;$/;"	m	struct:sclk_cntl_t
sclk_force_idct	w100fb.h	/^	u32 sclk_force_idct      : 1;$/;"	m	struct:sclk_cntl_t
sclk_force_mc	w100fb.h	/^	u32 sclk_force_mc        : 1;$/;"	m	struct:sclk_cntl_t
sclk_force_reg	w100fb.h	/^	u32 sclk_force_reg       : 1;$/;"	m	struct:sclk_cntl_t
sclk_post_div_fast	w100fb.h	/^	u32 sclk_post_div_fast   : 4;$/;"	m	struct:sclk_cntl_t
sclk_post_div_slow	w100fb.h	/^	u32 sclk_post_div_slow   : 4;$/;"	m	struct:sclk_cntl_t
sclk_running	w100fb.h	/^	u32 sclk_running      : 1;$/;"	m	struct:graphic_ctrl_t_w100
sclk_running	w100fb.h	/^	u32 sclk_running      : 1;$/;"	m	struct:graphic_ctrl_t_w32xx
sclk_src_sel	w100fb.h	/^	u32 sclk_src_sel         : 2;$/;"	m	struct:sclk_cntl_t
scr_width	omap/blizzard.c	/^	int scr_width;$/;"	m	struct:plane_info	file:
screen	au1200fb.h	/^	volatile uint32	screen;$/;"	m	struct:au1200_lcd
screen	nvidia/nv_type.h	/^	u32 screen;$/;"	m	struct:_riva_hw_state
screen	riva/riva_hw.h	/^    U032 screen;$/;"	m	struct:_riva_hw_state
screen	sm501fb.c	/^	struct sm501_mem	 screen;$/;"	m	struct:sm501fb_par	typeref:struct:sm501fb_par::sm501_mem	file:
screen_base	atafb.c	/^	void *screen_base;$/;"	m	struct:atafb_par	file:
screen_base	atafb.c	/^static void *screen_base;	\/* base address of screen *\/$/;"	v	file:
screen_center	tridentfb.c	/^static void screen_center(void)$/;"	f	file:
screen_cpu	imxfb.h	/^	u_char *		screen_cpu;$/;"	m	struct:imxfb_info
screen_cpu	pxafb.h	/^	u_char *		screen_cpu;	\/* virtual address of frame buffer *\/$/;"	m	struct:pxafb_info
screen_cpu	sa1100fb.h	/^	u_char *		screen_cpu;$/;"	m	struct:sa1100fb_info
screen_dma	imxfb.h	/^	dma_addr_t		screen_dma;$/;"	m	struct:imxfb_info
screen_dma	pxafb.h	/^	dma_addr_t		screen_dma;	\/* physical address of frame buffer *\/$/;"	m	struct:pxafb_info
screen_dma	sa1100fb.h	/^	dma_addr_t		screen_dma;$/;"	m	struct:sa1100fb_info
screen_end	acornfb.h	/^	unsigned long	screen_end;$/;"	m	struct:acornfb_par
screen_height	omap/blizzard.c	/^	int			screen_height;$/;"	m	struct:blizzard_struct	file:
screen_len	atafb.c	/^static int screen_len;$/;"	v	file:
screen_stretch	tridentfb.c	/^static void screen_stretch(void)$/;"	f	file:
screen_width	omap/blizzard.c	/^	int			screen_width;$/;"	m	struct:blizzard_struct	file:
screen_width	omap/lcdc.c	/^	int			screen_width;$/;"	m	struct:omap_lcd_controller	file:
scrn_start_bit19	cirrusfb.c	/^	bool scrn_start_bit19 : 1;$/;"	m	struct:cirrusfb_board_info_rec	file:
scrnpitchCRT1	sis/sis.h	/^	int		scrnpitchCRT1;		\/* pitch regarding interlace *\/$/;"	m	struct:sis_video_info
scrollback_current	console/fbcon.c	/^static int scrollback_current = 0;$/;"	v	file:
scrollback_max	console/fbcon.c	/^static int scrollback_max = 0;$/;"	v	file:
scrollback_phys_max	console/fbcon.c	/^static int scrollback_phys_max = 0;$/;"	v	file:
scrollmode	console/fbcon.h	/^    u_short scrollmode;             \/* Scroll Method *\/$/;"	m	struct:display
sdr_128	aty/aty128fb.c	/^static const struct aty128_meminfo sdr_128   =$/;"	v	typeref:struct:aty128_meminfo	file:
sdr_64	aty/aty128fb.c	/^static const struct aty128_meminfo sdr_64    =$/;"	v	typeref:struct:aty128_meminfo	file:
sdr_sgram	aty/aty128fb.c	/^static const struct aty128_meminfo sdr_sgram =$/;"	v	typeref:struct:aty128_meminfo	file:
sdram	mbx/mbxdebugfs.c	/^	struct dentry *sdram;$/;"	m	struct:mbxfb_debugfs_data	typeref:struct:mbxfb_debugfs_data::dentry	file:
sdram_fops	mbx/mbxdebugfs.c	/^static const struct file_operations sdram_fops = {$/;"	v	typeref:struct:file_operations	file:
sdram_read_file	mbx/mbxdebugfs.c	/^static ssize_t sdram_read_file(struct file *file, char __user *userbuf,$/;"	f	file:
sdum_driver	pnx4008/sdum.c	/^static struct platform_driver sdum_driver = {$/;"	v	typeref:struct:platform_driver	file:
sdum_exit	pnx4008/sdum.c	/^module_exit(sdum_exit);$/;"	v
sdum_exit	pnx4008/sdum.c	/^static void __exit sdum_exit(void)$/;"	f	file:
sdum_init	pnx4008/sdum.c	/^int __init sdum_init(void)$/;"	f
sdum_init	pnx4008/sdum.c	/^module_init(sdum_init);$/;"	v
sdum_probe	pnx4008/sdum.c	/^static int __devinit sdum_probe(struct platform_device *pdev)$/;"	f	file:
sdum_remove	pnx4008/sdum.c	/^static int sdum_remove(struct platform_device *pdev)$/;"	f	file:
sdum_resume	pnx4008/sdum.c	/^static int sdum_resume(struct platform_device *pdev)$/;"	f	file:
sdum_suspend	pnx4008/sdum.c	/^static int sdum_suspend(struct platform_device *pdev, pm_message_t state)$/;"	f	file:
se_busy	w100fb.h	/^	u32 se_busy         : 1;$/;"	m	struct:rbbm_status_t
search_fb_in_map	console/fbcon.c	/^static int search_fb_in_map(int idx)$/;"	f	file:
search_for_mapped_con	console/fbcon.c	/^static int search_for_mapped_con(void)$/;"	f	file:
sel_wr_buf_byte	w100fb.h	/^	u32 sel_wr_buf_byte               : 3;$/;"	m	struct:cif_write_dbg_t
select	cg14.c	/^	u8 select;	\/* Register Select *\/$/;"	m	struct:cg14_dac	file:
selectmask	vga16fb.c	/^static inline int selectmask(void)$/;"	f	file:
self_test	sticore.h	/^	u32 self_test;$/;"	m	struct:sti_rom
self_test_addr	sticore.h	/^	u32 self_test_addr;$/;"	m	struct:sti_rom
send_data	omap/sossi.c	/^static void send_data(const void *data, unsigned int len)$/;"	f	file:
send_frame_complete	omap/blizzard.c	/^static void send_frame_complete(void *data)$/;"	f	file:
send_frame_complete	omap/hwa742.c	/^static void send_frame_complete(void *data)$/;"	f	file:
send_frame_handler	omap/blizzard.c	/^static int send_frame_handler(struct blizzard_request *req)$/;"	f	file:
send_frame_handler	omap/hwa742.c	/^static int send_frame_handler(struct hwa742_request *req)$/;"	f	file:
sense	macmodes.c	/^    int sense;$/;"	m	struct:monitor_map	file:
sense	valkyriefb.c	/^	int			sense;$/;"	m	struct:fb_info_valkyrie	file:
seq	nvidia/nv_type.h	/^	u8 seq[NUM_SEQ_REGS];$/;"	m	struct:_riva_hw_state
seq	riva/rivafb.h	/^	u8 seq[NUM_SEQ_REGS];$/;"	m	struct:riva_regs
seq	vgastate.c	/^	__u8 *seq;$/;"	m	struct:regstate	file:
seq_inb	tdfxfb.c	/^static inline u8 seq_inb(struct tdfx_par *par, u32 idx)$/;"	f	file:
seq_outb	tdfxfb.c	/^static inline void seq_outb(struct tdfx_par *par, u32 idx, u8 val)$/;"	f	file:
seq_port_reg	vga16fb.c	723;"	d	file:
seq_port_val	vga16fb.c	724;"	d	file:
serr_timing_fmt	stifb.c	/^	__s32	serr_timing_fmt;$/;"	m	struct:__anon111	file:
setDefaultOutputs	matrox/matroxfb_base.c	/^static void setDefaultOutputs(WPMINFO2) {$/;"	f	file:
setHyperLutBltCtl	stifb.c	/^setHyperLutBltCtl(struct stifb_info *fb, int offsetWithinLut, int length) $/;"	f	file:
setSISIDXREG	sis/sis.h	373;"	d
set_555	imsttfb.c	/^set_555 (struct imstt_par *par)$/;"	f	file:
set_565	imsttfb.c	/^set_565 (struct imstt_par *par)$/;"	f	file:
set_aperture	pm2fb.c	/^static void set_aperture(struct pm2fb_par *p, u32 depth)$/;"	f	file:
set_blitting_type	console/fbcon.c	/^static void set_blitting_type(struct vc_data *vc, struct fb_info *info)$/;"	f	file:
set_brightness	au1200fb.c	/^static int set_brightness(unsigned int brightness)$/;"	f	file:
set_clock	vermilion/vermilion.h	/^	int (*set_clock) (struct vml_sys * sys, int clock);$/;"	m	struct:vml_sys
set_cm_entry	sticore.h	/^	u32 set_cm_entry;$/;"	m	struct:sti_rom
set_cm_entry_addr	sticore.h	/^	u32 set_cm_entry_addr;$/;"	m	struct:sti_rom
set_color	pm2fb.c	/^static void set_color(struct pm2fb_par *p, unsigned char regno,$/;"	f	file:
set_color_bitfields	i810/i810_main.c	/^static void set_color_bitfields(struct fb_var_screeninfo *var)$/;"	f	file:
set_color_bitfields	pvr2fb.c	/^static void set_color_bitfields(struct fb_var_screeninfo *var)$/;"	f	file:
set_color_mode	omap/omapfb_main.c	/^static int set_color_mode(struct omapfb_plane_struct *plane,$/;"	f	file:
set_con2fb_map	console/fbcon.c	/^static int set_con2fb_map(int unit, int newidx, int user)$/;"	f	file:
set_control_clock	controlfb.c	/^static void set_control_clock(unsigned char *params)$/;"	f	file:
set_ctrlr_state	pxafb.c	/^static void set_ctrlr_state(struct pxafb_info *fbi, u_int state)$/;"	f	file:
set_ctrlr_state	sa1100fb.c	/^static void set_ctrlr_state(struct sa1100fb_info *fbi, u_int state)$/;"	f	file:
set_cycles	omap/sossi.c	/^static void set_cycles(unsigned int len)$/;"	f	file:
set_dac	aty/atyfb.h	/^	int (*set_dac) (const struct fb_info * info,$/;"	m	struct:aty_dac_ops
set_dclk	geode/geodefb.h	/^	void (*set_dclk)(struct fb_info *);$/;"	m	struct:geode_vid_ops
set_end_flag	jz4750_ipu.h	239;"	d
set_extif_timings	omap/blizzard.c	/^static inline void set_extif_timings(const struct extif_timings *t)$/;"	f	file:
set_fb_fix	omap/omapfb_main.c	/^static void set_fb_fix(struct fb_info *fbi)$/;"	f	file:
set_fb_var	omap/omapfb_main.c	/^static int set_fb_var(struct fb_info *fbi,$/;"	f	file:
set_format_regs	omap/hwa742.c	/^static void set_format_regs(int conv, int transl, int flags)$/;"	f	file:
set_global	au1200fb.c	/^static void set_global(u_int cmd, struct au1200_lcd_global_regs_t *pdata)$/;"	f	file:
set_hsync_time	pxafb.c	/^static inline void set_hsync_time(struct pxafb_info *fbi, unsigned int pcd)$/;"	f	file:
set_imstt_regvals	imsttfb.c	/^set_imstt_regvals (struct fb_info *info, u_int bpp)$/;"	f	file:
set_imstt_regvals_ibm	imsttfb.c	/^set_imstt_regvals_ibm (struct imstt_par *par, u_int bpp)$/;"	f	file:
set_imstt_regvals_tvp	imsttfb.c	/^set_imstt_regvals_tvp (struct imstt_par *par, u_int bpp)$/;"	f	file:
set_ipu_cal_func	jz4750_android_ipu.c	/^void set_ipu_cal_func(void *lut_cal, void *out_cal)$/;"	f
set_lcd_data_lines	omap/dispc.c	/^static void set_lcd_data_lines(int data_lines)$/;"	f	file:
set_lcd_tft_mode	omap/dispc.c	/^static void set_lcd_tft_mode(int enable)$/;"	f	file:
set_lcd_timings	omap/dispc.c	/^static void set_lcd_timings(void)$/;"	f	file:
set_load_mode	omap/dispc.c	/^static void set_load_mode(int mode)$/;"	f	file:
set_load_mode	omap/lcdc.c	/^static void set_load_mode(enum lcdc_load_mode mode)$/;"	f	file:
set_lut	epson1355fb.c	/^static void set_lut(struct epson1355_par *par, u8 index, u8 r, u8 g, u8 b)$/;"	f	file:
set_lwidth	tridentfb.c	/^static void set_lwidth(int width)$/;"	f	file:
set_memclock	pm2fb.c	/^static void set_memclock(struct pm2fb_par *par, u32 clk)$/;"	f	file:
set_mode	geode/geodefb.h	/^	void (*set_mode)(struct fb_info *);$/;"	m	struct:geode_dc_ops
set_mtrr	i810/i810_main.h	/^static inline void __devinit set_mtrr(struct i810fb_par *par)$/;"	f
set_mtrr	i810/i810_main.h	84;"	d
set_mtrr	intelfb/intelfbdrv.c	/^static inline void __devinit set_mtrr(struct intelfb_info *dinfo)$/;"	f	file:
set_mtrr	intelfb/intelfbdrv.c	425;"	d	file:
set_number_of_lines	tridentfb.c	/^static void set_number_of_lines(int lines)$/;"	f	file:
set_off_pitch	aty/atyfb_base.c	/^static void set_off_pitch(struct atyfb_par *par, const struct fb_info *info)$/;"	f	file:
set_offset	imsttfb.c	/^set_offset (struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
set_palette_reg	geode/geodefb.h	/^	void (*set_palette_reg)(struct fb_info *, unsigned, unsigned, unsigned, unsigned);$/;"	m	struct:geode_dc_ops
set_par	atafb.c	/^	void (*set_par)(struct atafb_par *par);$/;"	m	struct:fb_hwswitch	file:
set_pixclock	pm2fb.c	/^static void set_pixclock(struct pm2fb_par *par, u32 clk)$/;"	f	file:
set_platinum_clock	platinumfb.c	/^static void set_platinum_clock(struct fb_info_platinum *pinfo)$/;"	f	file:
set_pll	aty/atyfb.h	/^	void (*set_pll)   (const struct fb_info * info, const union aty_pll * pll);$/;"	m	struct:aty_pll_ops
set_screen_base	atafb.c	/^	void (*set_screen_base)(void *s_base);$/;"	m	struct:fb_hwswitch	file:
set_screen_base	atafb.c	/^static void set_screen_base(void *s_base)$/;"	f	file:
set_screen_start	controlfb.c	/^static inline void set_screen_start(int xoffset, int yoffset,$/;"	f	file:
set_screen_start	tridentfb.c	/^static void set_screen_start(int base)$/;"	f	file:
set_sync_high	pnx4008/dum.h	/^	u32 set_sync_high;$/;"	m	struct:dum_setup
set_sync_low	pnx4008/dum.h	/^	u32 set_sync_low;$/;"	m	struct:dum_setup
set_system	imacfb.c	/^static int set_system(const struct dmi_system_id *id)$/;"	f	file:
set_timing	omap/sossi.c	/^static inline void set_timing(int access)$/;"	f	file:
set_upsampling_coef_table	omap/dispc.c	/^static void set_upsampling_coef_table(int plane)$/;"	f	file:
set_valkyrie_clock	valkyriefb.c	/^static void set_valkyrie_clock(unsigned char *params)$/;"	f	file:
set_vclk	cyblafb.c	/^static void set_vclk(struct cyblafb_par *par, int freq)$/;"	f	file:
set_vclk	tridentfb.c	/^static void set_vclk(int freq)$/;"	f	file:
set_video	pm2fb.c	/^static void set_video(struct pm2fb_par *p, u32 video)$/;"	f	file:
set_window	au1200fb.c	/^static void set_window(unsigned int plane,$/;"	f	file:
set_window_regs	omap/blizzard.c	/^static void set_window_regs(int x_start, int y_start, int x_end, int y_end,$/;"	f	file:
set_window_regs	omap/hwa742.c	/^static void set_window_regs(int x_start, int y_start, int x_end, int y_end)$/;"	f	file:
setclkMHz	imsttfb.c	/^setclkMHz(struct imstt_par *par, __u32 MHz)$/;"	f	file:
setcolor	vga16fb.c	/^static inline int setcolor(int color)$/;"	f	file:
setctrl	matrox/matroxfb_base.h	/^	int		(*setctrl)(void* altout_dev, $/;"	m	struct:matrox_altout
setindex	vga16fb.c	/^static inline void setindex(int index)$/;"	f	file:
setmask	vga16fb.c	/^static inline void setmask(int mask)$/;"	f	file:
setmode	vga16fb.c	/^static inline int setmode(int mode)$/;"	f	file:
setop	vga16fb.c	/^static inline int setop(int op)$/;"	f	file:
setsem	leo.c	/^	u32	setsem;		\/* SS1 only *\/$/;"	m	struct:leo_ld	file:
setsr	vga16fb.c	/^static inline int setsr(int sr)$/;"	f	file:
setup_GPIO	omap/lcd_sx1.c	/^static void setup_GPIO(void)$/;"	f	file:
setup_color_conv_coef	omap/dispc.c	/^static void setup_color_conv_coef(void)$/;"	f	file:
setup_display	mbx/mbxfb.c	/^static void __devinit setup_display(struct fb_info *fbi)$/;"	f	file:
setup_fbmem	omap/dispc.c	/^static int setup_fbmem(struct omapfb_mem_desc *req_md)$/;"	f	file:
setup_fbmem	omap/lcdc.c	/^static int setup_fbmem(struct omapfb_mem_desc *req_md)$/;"	f	file:
setup_graphics	mbx/mbxfb.c	/^static void __devinit setup_graphics(struct fb_info *fbi)$/;"	f	file:
setup_lcd_dma	omap/lcdc.c	/^static void setup_lcd_dma(void)$/;"	f	file:
setup_memc	mbx/mbxfb.c	/^static void __devinit setup_memc(struct fb_info *fbi)$/;"	f	file:
setup_plane_fifo	omap/dispc.c	/^static void setup_plane_fifo(int plane, int ext_mode)$/;"	f	file:
setup_regs	omap/lcdc.c	/^static void inline setup_regs(void)$/;"	f	file:
setup_tearsync	omap/blizzard.c	/^static int setup_tearsync(unsigned long pix_clk, int extif_div)$/;"	f	file:
setup_tearsync	omap/hwa742.c	/^static int setup_tearsync(unsigned long pix_clk, int extif_div)$/;"	f	file:
sf_empty_int	pnx4008/dum.h	/^	int sf_empty_int;$/;"	m	struct:dum_setup
sfb	pmagb-b-fb.c	/^	volatile u32 __iomem *sfb;$/;"	m	struct:pmagbbfb_par	file:
sfb_read	pmagb-b-fb.c	/^static inline u32 sfb_read(struct pmagbbfb_par *par, unsigned int reg)$/;"	f	file:
sfb_write	pmagb-b-fb.c	/^static inline void sfb_write(struct pmagbbfb_par *par, unsigned int reg, u32 v)$/;"	f	file:
sgivw_par	sgivwfb.c	/^struct sgivw_par {$/;"	s	file:
sgivwfb_check_var	sgivwfb.c	/^static int sgivwfb_check_var(struct fb_var_screeninfo *var, $/;"	f	file:
sgivwfb_device	sgivwfb.c	/^static struct platform_device *sgivwfb_device;$/;"	v	typeref:struct:platform_device	file:
sgivwfb_driver	sgivwfb.c	/^static struct platform_driver sgivwfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
sgivwfb_exit	sgivwfb.c	/^module_exit(sgivwfb_exit);$/;"	v
sgivwfb_exit	sgivwfb.c	/^static void __exit sgivwfb_exit(void)$/;"	f	file:
sgivwfb_init	sgivwfb.c	/^int __init sgivwfb_init(void)$/;"	f
sgivwfb_init	sgivwfb.c	/^module_init(sgivwfb_init);$/;"	v
sgivwfb_mmap	sgivwfb.c	/^static int sgivwfb_mmap(struct fb_info *info,$/;"	f	file:
sgivwfb_ops	sgivwfb.c	/^static struct fb_ops sgivwfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
sgivwfb_probe	sgivwfb.c	/^static int __init sgivwfb_probe(struct platform_device *dev)$/;"	f	file:
sgivwfb_remove	sgivwfb.c	/^static int sgivwfb_remove(struct platform_device *dev)$/;"	f	file:
sgivwfb_set_par	sgivwfb.c	/^static int sgivwfb_set_par(struct fb_info *info)$/;"	f	file:
sgivwfb_setcolreg	sgivwfb.c	/^static int sgivwfb_setcolreg(u_int regno, u_int red, u_int green,$/;"	f	file:
sgivwfb_setup	sgivwfb.c	/^int __init sgivwfb_setup(char *options)$/;"	f
sgivwfb_setup_flatpanel	sgivwfb.c	/^static void sgivwfb_setup_flatpanel(struct sgivw_par *par, struct dbe_timing_info *currentTiming)$/;"	f	file:
sgram	matrox/matroxfb_base.c	/^static int sgram;			\/* "matrox:sgram" *\/$/;"	v	file:
sgram	matrox/matroxfb_base.h	/^		int		sgram;$/;"	m	struct:matrox_fb_info::__anon20
shadow_h_sync_strt_wid	aty/atyfb.h	/^	u32 shadow_h_sync_strt_wid;$/;"	m	struct:crtc
shadow_h_tot_disp	aty/atyfb.h	/^	u32 shadow_h_tot_disp;$/;"	m	struct:crtc
shadow_v_sync_strt_wid	aty/atyfb.h	/^	u32 shadow_v_sync_strt_wid;$/;"	m	struct:crtc
shadow_v_tot_disp	aty/atyfb.h	/^	u32 shadow_v_tot_disp;$/;"	m	struct:crtc
shadowmode_off	tridentfb.c	862;"	d	file:
shadowmode_on	tridentfb.c	861;"	d	file:
shdma	pvr2fb.c	/^static unsigned int shdma = PVR2_CASCADE_CHAN;$/;"	v	file:
shfsprite	amifb.c	/^static u_short *lofsprite, *shfsprite, *dummysprite;$/;"	v	file:
show_bl_curve	fbsysfs.c	/^static ssize_t show_bl_curve(struct device *device,$/;"	f	file:
show_blank	fbsysfs.c	/^static ssize_t show_blank(struct device *device,$/;"	f	file:
show_bpp	fbsysfs.c	/^static ssize_t show_bpp(struct device *device, struct device_attribute *attr,$/;"	f	file:
show_console	fbsysfs.c	/^static ssize_t show_console(struct device *device,$/;"	f	file:
show_cursor	fbsysfs.c	/^static ssize_t show_cursor(struct device *device,$/;"	f	file:
show_cursor_blink	console/fbcon.c	/^static ssize_t show_cursor_blink(struct device *device,$/;"	f	file:
show_fbstate	fbsysfs.c	/^static ssize_t show_fbstate(struct device *device,$/;"	f	file:
show_mode	fbsysfs.c	/^static ssize_t show_mode(struct device *device, struct device_attribute *attr,$/;"	f	file:
show_modes	fbsysfs.c	/^static ssize_t show_modes(struct device *device, struct device_attribute *attr,$/;"	f	file:
show_name	fbsysfs.c	/^static ssize_t show_name(struct device *device,$/;"	f	file:
show_pan	fbsysfs.c	/^static ssize_t show_pan(struct device *device,$/;"	f	file:
show_rotate	console/fbcon.c	/^static ssize_t show_rotate(struct device *device,$/;"	f	file:
show_rotate	fbsysfs.c	/^static ssize_t show_rotate(struct device *device,$/;"	f	file:
show_stride	fbsysfs.c	/^static ssize_t show_stride(struct device *device,$/;"	f	file:
show_v86d	uvesafb.c	/^static ssize_t show_v86d(struct device_driver *dev, char *buf)$/;"	f	file:
show_vgapass	sstfb.c	/^static ssize_t show_vgapass(struct device *device, struct device_attribute *attr,$/;"	f	file:
show_virtual	fbsysfs.c	/^static ssize_t show_virtual(struct device *device,$/;"	f	file:
sid	matrox/matroxfb_base.c	/^	unsigned short vendor, device, rev, svid, sid;$/;"	m	struct:board	file:
sisALUConv	sis/sis_accel.c	/^static const u8 sisALUConv[] =$/;"	v	file:
sisPatALUConv	sis/sis_accel.c	/^static const u8 sisPatALUConv[] =$/;"	v	file:
sis_free	sis/sis_main.c	/^EXPORT_SYMBOL(sis_free);$/;"	v
sis_free	sis/sis_main.c	/^sis_free(u32 base)$/;"	f
sis_free_new	sis/sis_main.c	/^EXPORT_SYMBOL_GPL(sis_free_new);$/;"	v
sis_free_new	sis/sis_main.c	/^sis_free_new(struct pci_dev *pdev, u32 base)$/;"	f
sis_int_free	sis/sis_main.c	/^sis_int_free(struct sis_video_info *ivideo, u32 base)$/;"	f	file:
sis_int_malloc	sis/sis_main.c	/^sis_int_malloc(struct sis_video_info *ivideo, struct sis_memreq *req)$/;"	f	file:
sis_malloc	sis/sis_main.c	/^EXPORT_SYMBOL(sis_malloc);$/;"	v
sis_malloc	sis/sis_main.c	/^sis_malloc(struct sis_memreq *req)$/;"	f
sis_malloc_new	sis/sis_main.c	/^EXPORT_SYMBOL_GPL(sis_malloc_new);$/;"	v
sis_malloc_new	sis/sis_main.c	/^sis_malloc_new(struct pci_dev *pdev, struct sis_memreq *req)$/;"	f
sis_video_info	sis/sis.h	/^struct sis_video_info {$/;"	s
sisbios_mode	sis/sis_main.h	/^} sisbios_mode[] = {$/;"	v	typeref:struct:_sisbios_mode
sisfb-objs	sis/Makefile	/^sisfb-objs := sis_main.o sis_accel.o init.o init301.o initextlfb.o$/;"	m
sisfb_CheckVBRetrace	sis/sis_main.c	/^sisfb_CheckVBRetrace(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_accel	sis/sis.h	/^	int		sisfb_accel;$/;"	m	struct:sis_video_info
sisfb_accel	sis/sis_main.h	/^static int sisfb_accel = -1;$/;"	v
sisfb_blank	sis/sis_main.c	/^sisfb_blank(int blank, struct fb_info *info)$/;"	f	file:
sisfb_bpp_to_var	sis/sis_main.c	/^sisfb_bpp_to_var(struct sis_video_info *ivideo, struct fb_var_screeninfo *var)$/;"	f	file:
sisfb_bridgeisslave	sis/sis_main.c	/^sisfb_bridgeisslave(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_calc_maxyres	sis/sis_main.c	/^sisfb_calc_maxyres(struct sis_video_info *ivideo, struct fb_var_screeninfo *var)$/;"	f	file:
sisfb_calc_pitch	sis/sis_main.c	/^sisfb_calc_pitch(struct sis_video_info *ivideo, struct fb_var_screeninfo *var)$/;"	f	file:
sisfb_can_post	sis/sis.h	/^	u8		sisfb_can_post;$/;"	m	struct:sis_video_info
sisfb_card_posted	sis/sis.h	/^	u8		sisfb_card_posted;$/;"	m	struct:sis_video_info
sisfb_check_engine_and_sync	sis/sis_main.c	/^sisfb_check_engine_and_sync(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_check_rom	sis/sis_main.c	/^sisfb_check_rom(SIS_IOTYPE1 *rom_base, struct sis_video_info *ivideo)$/;"	f	file:
sisfb_check_var	sis/sis_main.c	/^sisfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
sisfb_chip_info	sis/sis_main.h	/^static struct sisfb_chip_info {$/;"	s
sisfb_command	sis/sis.h	/^	struct sisfb_cmd sisfb_command;$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::sisfb_cmd
sisfb_crt1off	sis/sis.h	/^	int		sisfb_crt1off;$/;"	m	struct:sis_video_info
sisfb_crt1off	sis/sis_main.h	/^static int sisfb_crt1off = 0;$/;"	v
sisfb_crt2flags	sis/sis.h	/^	int		sisfb_crt2flags;$/;"	m	struct:sis_video_info
sisfb_crt2flags	sis/sis_main.h	/^static int sisfb_crt2flags = 0;$/;"	v
sisfb_crt2type	sis/sis.h	/^	int		sisfb_crt2type;$/;"	m	struct:sis_video_info
sisfb_crt2type	sis/sis_main.h	/^static int sisfb_crt2type  = -1;	\/* CRT2 type (for overriding autodetection) *\/$/;"	v
sisfb_delete_node	sis/sis_main.c	/^sisfb_delete_node(struct SIS_OH *poh)$/;"	f	file:
sisfb_detect_VB_connect	sis/sis_main.c	/^sisfb_detect_VB_connect(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_detect_custom_timing	sis/sis_main.c	/^sisfb_detect_custom_timing(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_detect_lcd_type	sis/sis_main.c	/^sisfb_detect_lcd_type(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_do_set_var	sis/sis_main.c	/^sisfb_do_set_var(struct fb_var_screeninfo *var, int isactive, struct fb_info *info)$/;"	f	file:
sisfb_driver	sis/sis_main.c	/^static struct pci_driver sisfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
sisfb_dstn	sis/sis.h	/^	int		sisfb_dstn;$/;"	m	struct:sis_video_info
sisfb_dstn	sis/sis_main.h	/^static int sisfb_dstn = 0;$/;"	v
sisfb_engine_init	sis/sis_main.c	/^sisfb_engine_init(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_find_host_bridge	sis/sis_main.c	/^sisfb_find_host_bridge(struct sis_video_info *ivideo, struct pci_dev *mypdev,$/;"	f	file:
sisfb_find_rom	sis/sis_main.c	/^sisfb_find_rom(struct pci_dev *pdev)$/;"	f	file:
sisfb_fix	sis/sis.h	/^	struct fb_fix_screeninfo sisfb_fix;$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::fb_fix_screeninfo
sisfb_fixup_SR11	sis/sis_main.c	/^sisfb_fixup_SR11(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_forcecrt1	sis/sis.h	/^	int		sisfb_forcecrt1;$/;"	m	struct:sis_video_info
sisfb_forcecrt1	sis/sis_main.h	/^static int sisfb_forcecrt1 = -1;$/;"	v
sisfb_free_node	sis/sis_main.c	/^sisfb_free_node(struct SIS_HEAP *memheap, struct SIS_OH *poh)$/;"	f	file:
sisfb_fstn	sis/sis.h	/^	int		sisfb_fstn;$/;"	m	struct:sis_video_info
sisfb_fstn	sis/sis_main.h	/^static int sisfb_fstn = 0;$/;"	v
sisfb_get_VB_type	sis/sis_main.c	/^sisfb_get_VB_type(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_get_cmap_len	sis/sis_main.c	/^sisfb_get_cmap_len(const struct fb_var_screeninfo *var)$/;"	f	file:
sisfb_get_dram_size	sis/sis_main.c	/^sisfb_get_dram_size(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_get_fix	sis/sis_main.c	/^sisfb_get_fix(struct fb_fix_screeninfo *fix, int con, struct fb_info *info)$/;"	f	file:
sisfb_get_northbridge	sis/sis_main.c	/^sisfb_get_northbridge(int basechipid)$/;"	f	file:
sisfb_get_vga_mode_from_kernel	sis/sis_main.c	/^sisfb_get_vga_mode_from_kernel(void)$/;"	f	file:
sisfb_getheapsize	sis/sis_main.c	/^sisfb_getheapsize(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_getheapstart	sis/sis_main.c	/^sisfb_getheapstart(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_gettotalfrommode	sis/initextlfb.c	/^sisfb_gettotalfrommode(struct SiS_Private *SiS_Pr, unsigned char modeno, int *htotal,$/;"	f
sisfb_handle_command	sis/sis_main.c	/^sisfb_handle_command(struct sis_video_info *ivideo, struct sisfb_cmd *sisfb_command)$/;"	f	file:
sisfb_handle_ddc	sis/sis_main.c	/^sisfb_handle_ddc(struct sis_video_info *ivideo, struct sisfb_monitor *monitor, int crtno)$/;"	f	file:
sisfb_heap	sis/sis.h	/^	struct SIS_HEAP	sisfb_heap;		\/* This card's vram heap *\/$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::SIS_HEAP
sisfb_heap	sis/sis_main.h	/^static struct SIS_HEAP	*sisfb_heap;$/;"	v	typeref:struct:SIS_HEAP
sisfb_heap_end	sis/sis.h	/^	SIS_IOTYPE1	*sisfb_heap_end;	\/* address *\/$/;"	m	struct:sis_video_info
sisfb_heap_init	sis/sis_main.c	/^sisfb_heap_init(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_heap_size	sis/sis.h	/^	u32		sisfb_heap_size;$/;"	m	struct:sis_video_info
sisfb_heap_start	sis/sis.h	/^	SIS_IOTYPE1	*sisfb_heap_start;	\/* address *\/$/;"	m	struct:sis_video_info
sisfb_id	sis/sis.h	/^	u32		sisfb_id;$/;"	m	struct:sis_video_info
sisfb_infoblock	sis/sis.h	/^	struct sisfb_info sisfb_infoblock;$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::sisfb_info
sisfb_init	sis/sis_main.c	/^SISINITSTATIC int __init sisfb_init(void)$/;"	f
sisfb_init	sis/sis_main.c	/^module_init(sisfb_init);$/;"	v
sisfb_init_module	sis/sis_main.c	/^module_init(sisfb_init_module);$/;"	v
sisfb_init_module	sis/sis_main.c	/^static int __init sisfb_init_module(void)$/;"	f	file:
sisfb_initaccel	sis/sis_accel.c	/^int sisfb_initaccel(struct sis_video_info *ivideo)$/;"	f
sisfb_insert_node	sis/sis_main.c	/^sisfb_insert_node(struct SIS_OH *pohList, struct SIS_OH *poh)$/;"	f	file:
sisfb_interpret_edid	sis/sis_main.c	/^sisfb_interpret_edid(struct sisfb_monitor *monitor, u8 *buffer)$/;"	f	file:
sisfb_ioctl	sis/sis_main.c	/^static int	sisfb_ioctl(struct fb_info *info, unsigned int cmd,$/;"	f	file:
sisfb_lastrates	sis/sis.h	/^	u8		sisfb_lastrates[128];$/;"	m	struct:sis_video_info
sisfb_lvdshl	sis/sis_main.h	/^static int sisfb_lvdshl = -1;$/;"	v
sisfb_max	sis/sis.h	/^	int		sisfb_max;$/;"	m	struct:sis_video_info
sisfb_max	sis/sis_main.h	/^static int sisfb_max = -1;$/;"	v
sisfb_mem	sis/sis.h	/^	u32		sisfb_mem;$/;"	m	struct:sis_video_info
sisfb_mode_idx	sis/sis.h	/^	int		sisfb_mode_idx;$/;"	m	struct:sis_video_info
sisfb_mode_idx	sis/sis_main.h	/^static int sisfb_mode_idx = -1;               \/* Use a default mode if we are inside the kernel *\/$/;"	v
sisfb_mode_rate_to_dclock	sis/initextlfb.c	/^sisfb_mode_rate_to_dclock(struct SiS_Private *SiS_Pr, unsigned char modeno,$/;"	f
sisfb_mode_rate_to_ddata	sis/initextlfb.c	/^sisfb_mode_rate_to_ddata(struct SiS_Private *SiS_Pr, unsigned char modeno,$/;"	f
sisfb_monitor	sis/sis.h	/^	struct sisfb_monitor {$/;"	s	struct:sis_video_info
sisfb_myblank	sis/sis_main.c	/^sisfb_myblank(struct sis_video_info *ivideo, int blank)$/;"	f	file:
sisfb_nocrt2rate	sis/sis.h	/^	int		sisfb_nocrt2rate;$/;"	m	struct:sis_video_info
sisfb_nocrt2rate	sis/sis_main.h	/^static int sisfb_nocrt2rate = 0;$/;"	v
sisfb_off	sis/sis_main.h	/^static int sisfb_off = 0;$/;"	v
sisfb_open	sis/sis_main.c	/^sisfb_open(struct fb_info *info, int user)$/;"	f	file:
sisfb_ops	sis/sis_main.c	/^static struct fb_ops sisfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
sisfb_pan_display	sis/sis_main.c	/^sisfb_pan_display(struct fb_var_screeninfo *var, struct fb_info* info)$/;"	f	file:
sisfb_pan_var	sis/sis_main.c	/^sisfb_pan_var(struct sis_video_info *ivideo, struct fb_var_screeninfo *var)$/;"	f	file:
sisfb_parm_mem	sis/sis.h	/^	u32		sisfb_parm_mem;$/;"	m	struct:sis_video_info
sisfb_parm_mem	sis/sis_main.h	/^static int sisfb_parm_mem = 0;$/;"	v
sisfb_parm_rate	sis/sis.h	/^	int		sisfb_parm_rate;$/;"	m	struct:sis_video_info
sisfb_parm_rate	sis/sis_main.h	/^static int sisfb_parm_rate = -1;$/;"	v
sisfb_pci_table	sis/sis_main.h	/^static struct pci_device_id __devinitdata sisfb_pci_table[] = {$/;"	v	typeref:struct:__devinitdata
sisfb_pdc	sis/sis_main.h	/^static int sisfb_pdc = 0xff;$/;"	v
sisfb_pdca	sis/sis_main.h	/^static int sisfb_pdca = 0xff;$/;"	v
sisfb_poh_allocate	sis/sis_main.c	/^sisfb_poh_allocate(struct SIS_HEAP *memheap, u32 size)$/;"	f	file:
sisfb_poh_free	sis/sis_main.c	/^sisfb_poh_free(struct SIS_HEAP *memheap, u32 base)$/;"	f	file:
sisfb_poh_new_node	sis/sis_main.c	/^sisfb_poh_new_node(struct SIS_HEAP *memheap)$/;"	f	file:
sisfb_post_300_buswidth	sis/sis_main.c	/^sisfb_post_300_buswidth(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_post_300_ramsize	sis/sis_main.c	/^sisfb_post_300_ramsize(struct pci_dev *pdev, unsigned int mapsize)$/;"	f	file:
sisfb_post_300_rwtest	sis/sis_main.c	/^sisfb_post_300_rwtest(struct sis_video_info *ivideo, int iteration, int buswidth,$/;"	f	file:
sisfb_post_map_vram	sis/sis_main.c	/^sisfb_post_map_vram(struct sis_video_info *ivideo, unsigned int *mapsize,$/;"	f	file:
sisfb_post_setmode	sis/sis_main.c	/^sisfb_post_setmode(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_post_sis300	sis/sis_main.c	/^sisfb_post_sis300(struct pci_dev *pdev)$/;"	f	file:
sisfb_post_xgi	sis/sis_main.c	/^sisfb_post_xgi(struct pci_dev *pdev)$/;"	f	file:
sisfb_post_xgi_delay	sis/sis_main.c	/^sisfb_post_xgi_delay(struct sis_video_info *ivideo, int delay)$/;"	f	file:
sisfb_post_xgi_ramsize	sis/sis_main.c	/^sisfb_post_xgi_ramsize(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_post_xgi_rwtest	sis/sis_main.c	/^sisfb_post_xgi_rwtest(struct sis_video_info *ivideo, int starta,$/;"	f	file:
sisfb_post_xgi_setclocks	sis/sis_main.c	/^sisfb_post_xgi_setclocks(struct sis_video_info *ivideo, u8 regb)$/;"	f	file:
sisfb_pre_setmode	sis/sis_main.c	/^sisfb_pre_setmode(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_probe	sis/sis_main.c	/^sisfb_probe(struct pci_dev *pdev, const struct pci_device_id *ent)$/;"	f	file:
sisfb_read_lpc_pci_dword	sis/sis_main.c	/^sisfb_read_lpc_pci_dword(struct SiS_Private *SiS_Pr, int reg)$/;"	f
sisfb_read_mio_pci_word	sis/sis_main.c	/^sisfb_read_mio_pci_word(struct SiS_Private *SiS_Pr, int reg)$/;"	f
sisfb_read_nbridge_pci_dword	sis/sis_main.c	/^sisfb_read_nbridge_pci_dword(struct SiS_Private *SiS_Pr, int reg)$/;"	f
sisfb_release	sis/sis_main.c	/^sisfb_release(struct fb_info *info, int user)$/;"	f	file:
sisfb_remove	sis/sis_main.c	/^static void __devexit sisfb_remove(struct pci_dev *pdev)$/;"	f	file:
sisfb_remove_module	sis/sis_main.c	/^module_exit(sisfb_remove_module);$/;"	v
sisfb_remove_module	sis/sis_main.c	/^static void __exit sisfb_remove_module(void)$/;"	f	file:
sisfb_reset_mode	sis/sis_main.c	/^sisfb_reset_mode(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_resetcard	sis/sis_main.h	/^static int sisfb_resetcard = 0;$/;"	v
sisfb_save_pdc_emi	sis/sis_main.c	/^sisfb_save_pdc_emi(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_scalelcd	sis/sis_main.h	/^static int sisfb_scalelcd = -1;$/;"	v
sisfb_search_crt2type	sis/sis_main.c	/^sisfb_search_crt2type(const char *name)$/;"	f	file:
sisfb_search_mode	sis/sis_main.c	/^sisfb_search_mode(char *name, bool quiet)$/;"	f	file:
sisfb_search_refresh_rate	sis/sis_main.c	/^sisfb_search_refresh_rate(struct sis_video_info *ivideo, unsigned int rate, int mode_idx)$/;"	f	file:
sisfb_search_specialtiming	sis/sis_main.c	/^sisfb_search_specialtiming(const char *name)$/;"	f	file:
sisfb_search_tvstd	sis/sis_main.c	/^sisfb_search_tvstd(const char *name)$/;"	f	file:
sisfb_search_vesamode	sis/sis_main.c	/^sisfb_search_vesamode(unsigned int vesamode, bool quiet)$/;"	f	file:
sisfb_sense_crt1	sis/sis_main.c	/^sisfb_sense_crt1(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_set_TVxposoffset	sis/sis_main.c	/^sisfb_set_TVxposoffset(struct sis_video_info *ivideo, int val)$/;"	f	file:
sisfb_set_TVyposoffset	sis/sis_main.c	/^sisfb_set_TVyposoffset(struct sis_video_info *ivideo, int val)$/;"	f	file:
sisfb_set_base_CRT1	sis/sis_main.c	/^sisfb_set_base_CRT1(struct sis_video_info *ivideo, unsigned int base)$/;"	f	file:
sisfb_set_base_CRT2	sis/sis_main.c	/^sisfb_set_base_CRT2(struct sis_video_info *ivideo, unsigned int base)$/;"	f	file:
sisfb_set_mode	sis/sis_main.c	/^sisfb_set_mode(struct sis_video_info *ivideo, int clrscrn)$/;"	f	file:
sisfb_set_par	sis/sis_main.c	/^sisfb_set_par(struct fb_info *info)$/;"	f	file:
sisfb_set_pitch	sis/sis_main.c	/^sisfb_set_pitch(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_set_vparms	sis/sis_main.c	/^sisfb_set_vparms(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_setcolreg	sis/sis_main.c	/^sisfb_setcolreg(unsigned regno, unsigned red, unsigned green, unsigned blue,$/;"	f	file:
sisfb_setdefaultparms	sis/sis_main.c	/^sisfb_setdefaultparms(void)$/;"	f	file:
sisfb_setup	sis/sis_main.c	/^sisfb_setup(char *options)$/;"	f
sisfb_setupvbblankflags	sis/sis_main.c	/^sisfb_setupvbblankflags(struct sis_video_info *ivideo, u32 *vcount, u32 *hcount)$/;"	f	file:
sisfb_specialtiming	sis/sis_main.h	/^static int sisfb_specialtiming = CUT_NONE;$/;"	v
sisfb_syncaccel	sis/sis_accel.c	/^void sisfb_syncaccel(struct sis_video_info *ivideo)$/;"	f
sisfb_test_DDC1	sis/sis_main.c	/^sisfb_test_DDC1(struct sis_video_info *ivideo)$/;"	f	file:
sisfb_thismonitor	sis/sis.h	/^	}		sisfb_thismonitor;$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::sisfb_monitor
sisfb_tvplug	sis/sis.h	/^	int		sisfb_tvplug;$/;"	m	struct:sis_video_info
sisfb_tvplug	sis/sis_main.h	/^static int sisfb_tvplug = -1;		\/* Tv plug type (for overriding autodetection) *\/$/;"	v
sisfb_tvstd	sis/sis.h	/^	int		sisfb_tvstd;$/;"	m	struct:sis_video_info
sisfb_tvstd	sis/sis_main.h	/^static int sisfb_tvstd  = -1;$/;"	v
sisfb_tvxposoffset	sis/sis_main.h	/^static int sisfb_tvxposoffset = 0;$/;"	v
sisfb_tvyposoffset	sis/sis_main.h	/^static int sisfb_tvyposoffset = 0;$/;"	v
sisfb_useoem	sis/sis.h	/^	int		sisfb_useoem;$/;"	m	struct:sis_video_info
sisfb_useoem	sis/sis_main.h	/^static int sisfb_useoem = -1;$/;"	v
sisfb_userom	sis/sis.h	/^	int		sisfb_userom;$/;"	m	struct:sis_video_info
sisfb_userom	sis/sis_main.h	/^static int sisfb_userom = 1;$/;"	v
sisfb_validate_mode	sis/sis_main.c	/^sisfb_validate_mode(struct sis_video_info *ivideo, int myindex, u32 vbflags)$/;"	f	file:
sisfb_verify_rate	sis/sis_main.c	/^sisfb_verify_rate(struct sis_video_info *ivideo, struct sisfb_monitor *monitor,$/;"	f	file:
sisfb_videoram	sis/sis_main.h	/^static int sisfb_videoram = 0;$/;"	v
sisfb_vrate	sis/sis_main.h	/^} sisfb_vrate[] = {$/;"	v	typeref:struct:_sis_vrate
sisfb_was_boot_device	sis/sis.h	/^	u8		sisfb_was_boot_device;$/;"	m	struct:sis_video_info
sisfb_write_nbridge_pci_byte	sis/sis_main.c	/^sisfb_write_nbridge_pci_byte(struct SiS_Private *SiS_Pr, int reg, unsigned char val)$/;"	f
sisfb_write_nbridge_pci_dword	sis/sis_main.c	/^sisfb_write_nbridge_pci_dword(struct SiS_Private *SiS_Pr, int reg, unsigned int val)$/;"	f
sisfb_ypan	sis/sis.h	/^	int		sisfb_ypan;$/;"	m	struct:sis_video_info
sisfb_ypan	sis/sis_main.h	/^static int sisfb_ypan = -1;$/;"	v
sisfballowretracecrt1	sis/sis_main.c	/^sisfballowretracecrt1(struct sis_video_info *ivideo)$/;"	f	file:
sisfbcheckvretracecrt1	sis/sis_main.c	/^sisfbcheckvretracecrt1(struct sis_video_info *ivideo)$/;"	f	file:
sisfbcheckvretracecrt2	sis/sis_main.c	/^sisfbcheckvretracecrt2(struct sis_video_info *ivideo)$/;"	f	file:
sisfbinfo	sis/sis.h	/^	struct sisfb_info sisfbinfo;	\/* For ioctl SISFB_GET_INFO *\/$/;"	m	struct:sis_video_info	typeref:struct:sis_video_info::sisfb_info
sisfblocked	sis/sis.h	/^	u8		sisfblocked;$/;"	m	struct:sis_video_info
sisfbwaitretracecrt1	sis/sis_main.c	/^sisfbwaitretracecrt1(struct sis_video_info *ivideo)$/;"	f	file:
sisvga_enabled	sis/sis.h	/^	int		sisvga_enabled;		\/* PCI device was enabled *\/$/;"	m	struct:sis_video_info
sisvga_engine	sis/sis.h	/^	int		sisvga_engine;$/;"	m	struct:sis_video_info
size	aty/atyfb_base.c	/^	unsigned long size;$/;"	m	struct:pci_mmap_map	file:
size	cirrusfb.c	/^	unsigned long size;$/;"	m	struct:__anon149	file:
size	i810/i810.h	/^	u32 size;$/;"	m	struct:heap_data
size	igafb.c	/^    unsigned long size;$/;"	m	struct:pci_mmap_map	file:
size	intelfb/intelfb.h	/^	u32 size;		\/* in bytes *\/$/;"	m	struct:intelfb_heap_data
size	sbuslib.h	/^	unsigned long size;$/;"	m	struct:sbus_mmap_map
size	sis/sis.h	/^	u32            size;$/;"	m	struct:SIS_OH
size	sm501fb.c	/^	unsigned long	 size;$/;"	m	struct:sm501_mem	file:
size	vermilion/vermilion.h	/^	unsigned long size;$/;"	m	struct:vram_area
size_PLL_blocks	aty/aty128fb.c	/^	u8 size_PLL_blocks;$/;"	m	struct:__anon103	file:
sizeof_ngle_data	stifb.c	/^	__s16	sizeof_ngle_data;$/;"	m	struct:__anon112	file:
slave_phys_base	pnx4008/sdum.c	/^	u32 slave_phys_base;$/;"	m	struct:dum_data	file:
slave_trans	pnx4008/dum.h	/^	int slave_trans;$/;"	m	struct:dum_ch_setup
slave_virt_base	pnx4008/sdum.c	/^	u32 *slave_virt_base;$/;"	m	struct:dum_data	file:
slcd_cfg	9331/jz4750_lcd.h	/^	unsigned int slcd_cfg;	\/* Smart lcd configurations *\/$/;"	m	struct:jz4750lcd_panel_t
slcd_cfg	jz4750_lcd.h	/^	unsigned int slcd_cfg;	\/* Smart lcd configurations *\/$/;"	m	struct:jz4750lcd_panel_t
slcd_cfg	l009_bak/jz4750_lcd.h	/^	unsigned int slcd_cfg;	\/* Smart lcd configurations *\/$/;"	m	struct:jz4750lcd_panel_t
slcd_descriptor_init	jz4740_slcd.c	/^static void slcd_descriptor_init(void)$/;"	f	file:
slcd_dma_init	jz4740_slcd.c	/^static int slcd_dma_init(void)$/;"	f	file:
slcd_dma_irq	jz4740_slcd.c	/^static irqreturn_t slcd_dma_irq(int irq, void *dev_id)$/;"	f	file:
slcd_frame	jz4740_slcd.c	/^static volatile unsigned char *slcd_frame;$/;"	v	file:
slcd_frame_desc	jz4740_slcd.c	/^static jz_dma_desc slcd_frame_desc __attribute__ ((aligned (16)));$/;"	v	file:
slcd_frame_desc_phys_addr	jz4740_slcd.c	/^static dma_addr_t slcd_frame_desc_phys_addr, slcd_palette_desc_phys_addr;$/;"	v	file:
slcd_hw_init	jz4740_slcd.c	/^void slcd_hw_init(void)$/;"	f
slcd_palette	jz4740_slcd.c	/^static volatile unsigned char *slcd_palette;$/;"	v	file:
slcd_palette_desc	jz4740_slcd.c	/^static jz_dma_desc slcd_palette_desc __attribute__ ((aligned (16)));$/;"	v	file:
slcd_palette_desc_phys_addr	jz4740_slcd.c	/^static dma_addr_t slcd_frame_desc_phys_addr, slcd_palette_desc_phys_addr;$/;"	v	file:
slcd_reg_info	jz4740_slcd.c	/^struct slcd_reg_info {$/;"	s	file:
slcfg1	jz4750_tve.h	/^	unsigned int slcfg1;$/;"	m	struct:jz4750tve_info
slcfg1	l009_bak/jz4750_tve.h	/^	unsigned int slcfg1;$/;"	m	struct:jz4750tve_info
slcfg2	jz4750_tve.h	/^	unsigned int slcfg2;$/;"	m	struct:jz4750tve_info
slcfg2	l009_bak/jz4750_tve.h	/^	unsigned int slcfg2;$/;"	m	struct:jz4750tve_info
slcfg3	jz4750_tve.h	/^	unsigned int slcfg3;$/;"	m	struct:jz4750tve_info
slcfg3	l009_bak/jz4750_tve.h	/^	unsigned int slcfg3;$/;"	m	struct:jz4750tve_info
slope1	w100fb.h	/^	u32 slope1   : 3;$/;"	m	struct:gamma_slope_t
slope2	w100fb.h	/^	u32 slope2   : 3;$/;"	m	struct:gamma_slope_t
slope3	w100fb.h	/^	u32 slope3   : 3;$/;"	m	struct:gamma_slope_t
slope4	w100fb.h	/^	u32 slope4   : 3;$/;"	m	struct:gamma_slope_t
slope5	w100fb.h	/^	u32 slope5   : 3;$/;"	m	struct:gamma_slope_t
slope6	w100fb.h	/^	u32 slope6   : 3;$/;"	m	struct:gamma_slope_t
slope7	w100fb.h	/^	u32 slope7   : 3;$/;"	m	struct:gamma_slope_t
slope8	w100fb.h	/^	u32 slope8   : 3;$/;"	m	struct:gamma_slope_t
slot	pmagb-b-fb.c	/^	int slot;$/;"	m	struct:pmagbbfb_par	file:
slow_imageblit	cfbimgblt.c	/^static inline void slow_imageblit(const struct fb_image *image, struct fb_info *p, $/;"	f	file:
slow_imageblit	sysimgblt.c	/^static void slow_imageblit(const struct fb_image *image, struct fb_info *p,$/;"	f	file:
slowpci	sstfb.c	/^static int slowpci;		\/* slow PCI settings *\/$/;"	v	file:
sm501_alloc_mem	sm501fb.c	/^static int sm501_alloc_mem(struct sm501fb_info *inf, struct sm501_mem *mem,$/;"	f	file:
sm501_controller	sm501fb.c	/^enum sm501_controller {$/;"	g	file:
sm501_init_cursor	sm501fb.c	/^static int sm501_init_cursor(struct fb_info *fbi, unsigned int reg_base)$/;"	f	file:
sm501_mem	sm501fb.c	/^struct sm501_mem {$/;"	s	file:
sm501fb_blank_crt	sm501fb.c	/^static int sm501fb_blank_crt(int blank_mode, struct fb_info *info)$/;"	f	file:
sm501fb_blank_pnl	sm501fb.c	/^static int sm501fb_blank_pnl(int blank_mode, struct fb_info *info)$/;"	f	file:
sm501fb_check_var	sm501fb.c	/^static int sm501fb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
sm501fb_check_var_crt	sm501fb.c	/^static int sm501fb_check_var_crt(struct fb_var_screeninfo *var,$/;"	f	file:
sm501fb_check_var_pnl	sm501fb.c	/^static int sm501fb_check_var_pnl(struct fb_var_screeninfo *var,$/;"	f	file:
sm501fb_cleanup	sm501fb.c	/^module_exit(sm501fb_cleanup);$/;"	v
sm501fb_cleanup	sm501fb.c	/^static void __exit sm501fb_cleanup(void)$/;"	f	file:
sm501fb_crtsrc_show	sm501fb.c	/^static ssize_t sm501fb_crtsrc_show(struct device *dev,$/;"	f	file:
sm501fb_crtsrc_store	sm501fb.c	/^static ssize_t sm501fb_crtsrc_store(struct device *dev,$/;"	f	file:
sm501fb_cursor	sm501fb.c	/^static int sm501fb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
sm501fb_debug_show_crt	sm501fb.c	/^static ssize_t sm501fb_debug_show_crt(struct device *dev,$/;"	f	file:
sm501fb_debug_show_pnl	sm501fb.c	/^static ssize_t sm501fb_debug_show_pnl(struct device *dev,$/;"	f	file:
sm501fb_def_pdata	sm501fb.c	/^static struct sm501_platdata_fb sm501fb_def_pdata = {$/;"	v	typeref:struct:sm501_platdata_fb	file:
sm501fb_driver	sm501fb.c	/^static struct platform_driver sm501fb_driver = {$/;"	v	typeref:struct:platform_driver	file:
sm501fb_hz_to_ps	sm501fb.c	205;"	d	file:
sm501fb_info	sm501fb.c	/^struct sm501fb_info {$/;"	s	file:
sm501fb_info_alloc	sm501fb.c	/^static struct sm501fb_info *sm501fb_info_alloc(struct fb_info *fbinfo_crt,$/;"	f	file:
sm501fb_info_release	sm501fb.c	/^static void sm501fb_info_release(struct sm501fb_info *info)$/;"	f	file:
sm501fb_init	sm501fb.c	/^module_init(sm501fb_init);$/;"	v
sm501fb_init	sm501fb.c	/^static int __devinit sm501fb_init(void)$/;"	f	file:
sm501fb_init_fb	sm501fb.c	/^static int sm501fb_init_fb(struct fb_info *fb,$/;"	f	file:
sm501fb_ops_crt	sm501fb.c	/^static struct fb_ops sm501fb_ops_crt = {$/;"	v	typeref:struct:fb_ops	file:
sm501fb_ops_pnl	sm501fb.c	/^static struct fb_ops sm501fb_ops_pnl = {$/;"	v	typeref:struct:fb_ops	file:
sm501fb_pan_crt	sm501fb.c	/^static int sm501fb_pan_crt(struct fb_var_screeninfo *var,$/;"	f	file:
sm501fb_pan_pnl	sm501fb.c	/^static int sm501fb_pan_pnl(struct fb_var_screeninfo *var,$/;"	f	file:
sm501fb_panel_power	sm501fb.c	/^static void sm501fb_panel_power(struct sm501fb_info *fbi, int to)$/;"	f	file:
sm501fb_par	sm501fb.c	/^struct sm501fb_par {$/;"	s	file:
sm501fb_pdata_crt	sm501fb.c	/^static struct sm501_platdata_fbsub sm501fb_pdata_crt = {$/;"	v	typeref:struct:sm501_platdata_fbsub	file:
sm501fb_pdata_pnl	sm501fb.c	/^static struct sm501_platdata_fbsub sm501fb_pdata_pnl = {$/;"	v	typeref:struct:sm501_platdata_fbsub	file:
sm501fb_probe	sm501fb.c	/^static int __init sm501fb_probe(struct platform_device *pdev)$/;"	f	file:
sm501fb_ps_to_hz	sm501fb.c	/^static unsigned long sm501fb_ps_to_hz(unsigned long psvalue)$/;"	f	file:
sm501fb_remove	sm501fb.c	/^static int sm501fb_remove(struct platform_device *pdev)$/;"	f	file:
sm501fb_resume	sm501fb.c	/^static int sm501fb_resume(struct platform_device *pdev)$/;"	f	file:
sm501fb_resume	sm501fb.c	1798;"	d	file:
sm501fb_resume_fb	sm501fb.c	/^static void sm501fb_resume_fb(struct sm501fb_info *info,$/;"	f	file:
sm501fb_set_par_common	sm501fb.c	/^static int sm501fb_set_par_common(struct fb_info *info,$/;"	f	file:
sm501fb_set_par_crt	sm501fb.c	/^static int sm501fb_set_par_crt(struct fb_info *info)$/;"	f	file:
sm501fb_set_par_geometry	sm501fb.c	/^static void sm501fb_set_par_geometry(struct fb_info *info,$/;"	f	file:
sm501fb_set_par_pnl	sm501fb.c	/^static int sm501fb_set_par_pnl(struct fb_info *info)$/;"	f	file:
sm501fb_setcolreg	sm501fb.c	/^static int sm501fb_setcolreg(unsigned regno,$/;"	f	file:
sm501fb_setup_gamma	sm501fb.c	/^static void sm501fb_setup_gamma(struct sm501fb_info *fbi,$/;"	f	file:
sm501fb_show_regs	sm501fb.c	/^static int sm501fb_show_regs(struct sm501fb_info *info, char *ptr,$/;"	f	file:
sm501fb_start	sm501fb.c	/^static int sm501fb_start(struct sm501fb_info *info,$/;"	f	file:
sm501fb_stop	sm501fb.c	/^static void sm501fb_stop(struct sm501fb_info *info)$/;"	f	file:
sm501fb_suspend	sm501fb.c	/^static int sm501fb_suspend(struct platform_device *pdev, pm_message_t state)$/;"	f	file:
sm501fb_suspend	sm501fb.c	1797;"	d	file:
sm501fb_suspend_fb	sm501fb.c	/^static int sm501fb_suspend_fb(struct sm501fb_info *info,$/;"	f	file:
sm501fb_sync_regs	sm501fb.c	/^static inline void sm501fb_sync_regs(struct sm501fb_info *info)$/;"	f	file:
sm_addr	sm501fb.c	/^	unsigned long	 sm_addr;$/;"	m	struct:sm501_mem	file:
smem	pmagb-b-fb.c	/^	volatile void __iomem *smem;$/;"	m	struct:pmagbbfb_par	file:
smem_len	fbmem.c	/^	u32			smem_len;$/;"	m	struct:fb_fix_screeninfo32	file:
smem_start	fbmem.c	/^	compat_caddr_t		smem_start;$/;"	m	struct:fb_fix_screeninfo32	file:
soft_cursor	console/softcursor.c	/^EXPORT_SYMBOL(soft_cursor);$/;"	v
soft_cursor	console/softcursor.c	/^int soft_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f
softback_buf	console/fbcon.c	/^static unsigned long softback_buf, softback_curr;$/;"	v	file:
softback_buf	console/sticon.c	/^static unsigned long softback_buf, softback_curr;$/;"	v	file:
softback_curr	console/fbcon.c	/^static unsigned long softback_buf, softback_curr;$/;"	v	file:
softback_curr	console/sticon.c	/^static unsigned long softback_buf, softback_curr;$/;"	v	file:
softback_end	console/fbcon.c	/^static unsigned long softback_top, softback_end;$/;"	v	file:
softback_end	console/sticon.c	/^static unsigned long \/* softback_top, *\/ softback_end;$/;"	v	file:
softback_in	console/fbcon.c	/^static unsigned long softback_in;$/;"	v	file:
softback_in	console/sticon.c	/^static unsigned long softback_in;$/;"	v	file:
softback_lines	console/fbcon.c	/^static int softback_lines;$/;"	v	file:
softback_lines	console/sticon.c	/^static int softback_lines;$/;"	v	file:
softback_top	console/fbcon.c	/^static unsigned long softback_top, softback_end;$/;"	v	file:
sossi	omap/sossi.c	/^} sossi;$/;"	v	typeref:struct:__anon51	file:
sossi_cleanup	omap/sossi.c	/^static void sossi_cleanup(void)$/;"	f	file:
sossi_clear_bits	omap/sossi.c	/^static void sossi_clear_bits(int reg, u32 bits)$/;"	f	file:
sossi_convert_timings	omap/sossi.c	/^static int sossi_convert_timings(struct extif_timings *t)$/;"	f	file:
sossi_dma_callback	omap/sossi.c	/^static void sossi_dma_callback(void *data)$/;"	f	file:
sossi_enable_tearsync	omap/sossi.c	/^static int sossi_enable_tearsync(int enable, unsigned line)$/;"	f	file:
sossi_get_clk_info	omap/sossi.c	/^static void sossi_get_clk_info(u32 *clk_period, u32 *max_clk_div)$/;"	f	file:
sossi_init	omap/sossi.c	/^static int sossi_init(struct omapfb_device *fbdev)$/;"	f	file:
sossi_match_irq	omap/sossi.c	/^static irqreturn_t sossi_match_irq(int irq, void *data)$/;"	f	file:
sossi_read_data	omap/sossi.c	/^static void sossi_read_data(void *data, unsigned int len)$/;"	f	file:
sossi_read_reg	omap/sossi.c	/^static inline u32 sossi_read_reg(int reg)$/;"	f	file:
sossi_read_reg16	omap/sossi.c	/^static inline u16 sossi_read_reg16(int reg)$/;"	f	file:
sossi_read_reg8	omap/sossi.c	/^static inline u8 sossi_read_reg8(int reg)$/;"	f	file:
sossi_set_bits	omap/sossi.c	/^static void sossi_set_bits(int reg, u32 bits)$/;"	f	file:
sossi_set_bits_per_cycle	omap/sossi.c	/^static void sossi_set_bits_per_cycle(int bpc)$/;"	f	file:
sossi_set_timings	omap/sossi.c	/^static void sossi_set_timings(const struct extif_timings *t)$/;"	f	file:
sossi_setup_tearsync	omap/sossi.c	/^static int sossi_setup_tearsync(unsigned pin_cnt,$/;"	f	file:
sossi_start_transfer	omap/sossi.c	/^static void sossi_start_transfer(void)$/;"	f	file:
sossi_stop_transfer	omap/sossi.c	/^static void sossi_stop_transfer(void)$/;"	f	file:
sossi_transfer_area	omap/sossi.c	/^static void sossi_transfer_area(int width, int height,$/;"	f	file:
sossi_write_command	omap/sossi.c	/^static void sossi_write_command(const void *data, unsigned int len)$/;"	f	file:
sossi_write_data	omap/sossi.c	/^static void sossi_write_data(const void *data, unsigned int len)$/;"	f	file:
sossi_write_reg	omap/sossi.c	/^static inline void sossi_write_reg(int reg, u32 value)$/;"	f	file:
sossi_write_reg16	omap/sossi.c	/^static inline void sossi_write_reg16(int reg, u16 value)$/;"	f	file:
sossi_write_reg8	omap/sossi.c	/^static inline void sossi_write_reg8(int reg, u8 value)$/;"	f	file:
source	pnx4008/sdum.h	/^	u32 *source;$/;"	m	struct:dumchannel_uf
source_copy_blit	i810/i810_accel.c	/^static inline void source_copy_blit(int dwidth, int dheight, int dpitch, $/;"	f	file:
specialtiming	sis/sis_main.c	/^static char		*specialtiming = NULL;$/;"	v	file:
spi	backlight/ltv350qv.c	/^	struct spi_device	*spi;$/;"	m	struct:ltv350qv	typeref:struct:ltv350qv::spi_device	file:
splashval	arcfb.c	/^static unsigned long splashval;$/;"	v	file:
splashval	hecubafb.c	/^static unsigned long splashval;$/;"	v	file:
splitm	intelfb/intelfbhw.c	/^static int splitm(int index, unsigned int m, unsigned int *retm1,$/;"	f	file:
splitp	intelfb/intelfbhw.c	/^static int splitp(int index, unsigned int p, unsigned int *retp1,$/;"	f	file:
spll_cntl2	aty/atyfb.h	/^	u8 spll_cntl2;$/;"	m	struct:pll_ct
spot_x	amifb.c	/^		short spot_x;$/;"	m	struct:amifb_par::__anon128	file:
spot_y	amifb.c	/^		short spot_y;$/;"	m	struct:amifb_par::__anon128	file:
spr2hw_ctl	amifb.c	1046;"	d	file:
spr2hw_pos	amifb.c	1044;"	d	file:
sprfetchmode	amifb.c	/^static u_short sprfetchmode[3] = {$/;"	v	file:
spritememory	amifb.c	/^static u_long spritememory;$/;"	v	file:
sprpixmode	amifb.c	/^static u_short sprpixmode[3] = {$/;"	v	file:
sr01	i810/i810.h	/^	u8 cr39, cr41, cr70, sr01, msr;$/;"	m	struct:state_registers
sr07	cirrusfb.c	/^	unsigned char sr07;$/;"	m	struct:cirrusfb_board_info_rec	file:
sr07_1bpp	cirrusfb.c	/^	unsigned char sr07_1bpp;$/;"	m	struct:cirrusfb_board_info_rec	file:
sr07_1bpp_mux	cirrusfb.c	/^	unsigned char sr07_1bpp_mux;$/;"	m	struct:cirrusfb_board_info_rec	file:
sr07_8bpp	cirrusfb.c	/^	unsigned char sr07_8bpp;$/;"	m	struct:cirrusfb_board_info_rec	file:
sr07_8bpp_mux	cirrusfb.c	/^	unsigned char sr07_8bpp_mux;$/;"	m	struct:cirrusfb_board_info_rec	file:
sr1f	cirrusfb.c	/^	unsigned char sr1f;	\/* SR1F VGA initial register value *\/$/;"	m	struct:cirrusfb_board_info_rec	file:
src	leo.c	/^	u32	src;		\/* Copy\/Scroll (SS0 only) *\/$/;"	m	struct:leo_ld	file:
src	leo.c	/^	u32	src;$/;"	m	struct:leo_lc_ss0_usr	file:
src	matrox/matroxfb_base.h	/^	unsigned int		src;$/;"	m	struct:matrox_fb_info::__anon13
src_major_x	w100fb.h	/^	u32 src_major_x : 1;$/;"	m	struct:dp_cntl_t
src_size_a	intelfb/intelfb.h	/^	u32 src_size_a;$/;"	m	struct:intelfb_hwstate
src_size_b	intelfb/intelfb.h	/^	u32 src_size_b;$/;"	m	struct:intelfb_hwstate
src_x	sticore.h	/^	s16 src_x;		\/* source upper left pixel x location *\/$/;"	m	struct:sti_blkmv_inptr
src_x_dir	w100fb.h	/^	u32 src_x_dir   : 1;$/;"	m	struct:dp_cntl_t
src_y	sticore.h	/^	s16 src_y;		\/* source upper left pixel y location *\/$/;"	m	struct:sti_blkmv_inptr
src_y_dir	w100fb.h	/^	u32 src_y_dir   : 1;$/;"	m	struct:dp_cntl_t
srcorg	matrox/matroxfb_base.h	/^		int		srcorg;$/;"	m	struct:matrox_fb_info::__anon18
ss1_misc	leo.c	/^	u32	ss1_misc;$/;"	m	struct:leo_ld_ss1	file:
ss_align	w100fb.h	/^	u32 ss_align    : 1;$/;"	m	struct:crtc_ss_t
ss_en	w100fb.h	/^	u32 ss_en       : 1;$/;"	m	struct:crtc_ss_t
ss_end	w100fb.h	/^	u32 ss_end      : 10;$/;"	m	struct:crtc_ss_t
ss_pol	w100fb.h	/^	u32 ss_pol      : 1;$/;"	m	struct:crtc_ss_t
ss_run_mode	w100fb.h	/^	u32 ss_run_mode : 1;$/;"	m	struct:crtc_ss_t
ss_start	w100fb.h	/^	u32 ss_start    : 10;$/;"	m	struct:crtc_ss_t
sst_calc_pll	sstfb.c	/^static int sst_calc_pll(const int freq, int *freq_out, struct pll_timing *t)$/;"	f	file:
sst_dac_read	sstfb.c	177;"	d	file:
sst_dac_write	sstfb.c	178;"	d	file:
sst_dbg_print_read_reg	sstfb.c	/^static void sst_dbg_print_read_reg(u32 reg, u32 val) {$/;"	f	file:
sst_dbg_print_read_reg	sstfb.c	164;"	d	file:
sst_dbg_print_write_reg	sstfb.c	/^static void sst_dbg_print_write_reg(u32 reg, u32 val) {$/;"	f	file:
sst_dbg_print_write_reg	sstfb.c	165;"	d	file:
sst_detect_att	sstfb.c	/^static int __devinit sst_detect_att(struct fb_info *info)$/;"	f	file:
sst_detect_dactype	sstfb.c	/^static int __devinit sst_detect_dactype(struct fb_info *info, struct sstfb_par *par)$/;"	f	file:
sst_detect_ics	sstfb.c	/^static int __devinit sst_detect_ics(struct fb_info *info)$/;"	f	file:
sst_detect_ti	sstfb.c	/^static int __devinit sst_detect_ti(struct fb_info *info)$/;"	f	file:
sst_get_memsize	sstfb.c	/^static int __devinit sst_get_memsize(struct fb_info *info, __u32 *memsize)$/;"	f	file:
sst_init	sstfb.c	/^static int __devinit sst_init(struct fb_info *info, struct sstfb_par *par)$/;"	f	file:
sst_read	sstfb.c	173;"	d	file:
sst_set_bits	sstfb.c	175;"	d	file:
sst_set_pll_att_ti	sstfb.c	/^static int sst_set_pll_att_ti(struct fb_info *info, $/;"	f	file:
sst_set_pll_ics	sstfb.c	/^static int sst_set_pll_ics(struct fb_info *info,$/;"	f	file:
sst_set_vidmod_att_ti	sstfb.c	/^static void sst_set_vidmod_att_ti(struct fb_info *info, const int bpp)$/;"	f	file:
sst_set_vidmod_ics	sstfb.c	/^static void sst_set_vidmod_ics(struct fb_info *info, const int bpp)$/;"	f	file:
sst_shutdown	sstfb.c	/^static void  __devexit sst_shutdown(struct fb_info *info)$/;"	f	file:
sst_unset_bits	sstfb.c	176;"	d	file:
sst_wait_idle	sstfb.c	214;"	d	file:
sst_write	sstfb.c	174;"	d	file:
sstfb_check_var	sstfb.c	/^static int sstfb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
sstfb_clear_screen	sstfb.c	/^static void sstfb_clear_screen(struct fb_info *info)$/;"	f	file:
sstfb_driver	sstfb.c	/^static struct pci_driver sstfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
sstfb_exit	sstfb.c	/^module_exit(sstfb_exit);$/;"	v
sstfb_exit	sstfb.c	/^static void __devexit sstfb_exit(void)$/;"	f	file:
sstfb_id_tbl	sstfb.c	/^static const struct pci_device_id sstfb_id_tbl[] = {$/;"	v	typeref:struct:pci_device_id	file:
sstfb_init	sstfb.c	/^module_init(sstfb_init);$/;"	v
sstfb_init	sstfb.c	/^static int __devinit sstfb_init(void)$/;"	f	file:
sstfb_ioctl	sstfb.c	/^static int sstfb_ioctl(struct fb_info *info, unsigned int cmd,$/;"	f	file:
sstfb_ops	sstfb.c	/^static struct fb_ops sstfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
sstfb_probe	sstfb.c	/^static int __devinit sstfb_probe(struct pci_dev *pdev,$/;"	f	file:
sstfb_remove	sstfb.c	/^static void __devexit sstfb_remove(struct pci_dev *pdev)$/;"	f	file:
sstfb_set_par	sstfb.c	/^static int sstfb_set_par(struct fb_info *info)$/;"	f	file:
sstfb_setcolreg	sstfb.c	/^static int sstfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
sstfb_setup	sstfb.c	/^static int  __devinit sstfb_setup(char *options)$/;"	f	file:
sstfb_setvgapass	sstfb.c	/^static void sstfb_setvgapass( struct fb_info *info, int enable )$/;"	f	file:
st	atafb.c	/^		} tt, st;$/;"	m	union:atafb_par::__anon115	typeref:struct:atafb_par::__anon115::__anon116	file:
st_ovsc_switch	atafb.c	/^static void st_ovsc_switch(void)$/;"	f	file:
st_shift	atafb.c	/^			short st_shift;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
st_switch	atafb.c	/^static struct fb_hwswitch st_switch = {$/;"	v	typeref:struct:fb_hwswitch	file:
st_yres	atafb.c	/^static int sttt_xres = 640, st_yres = 400, tt_yres = 480;$/;"	v	file:
start	fbmem.c	/^	u32			start;$/;"	m	struct:fb_cmap32	file:
start	matrox/matroxfb_base.h	/^	int		(*start)(void* altout_dev);$/;"	m	struct:matrox_altout
start	omap/blizzard.c	/^	int	start;$/;"	m	struct:blizzard_reg_list	file:
start	omap/dispc.c	/^	unsigned long	start;$/;"	m	struct:resmap	file:
start_addr	controlfb.h	/^	struct preg start_addr;	\/* start address: 5 lsbs zero *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
start_addr	w100fb.h	/^	u32 start_addr : 23;$/;"	m	struct:wrap_start_dir_t
start_check_freq	w100fb.h	/^	u32 start_check_freq : 1;$/;"	m	struct:clk_test_cntl_t
startaddr_high	pnx4008/sdum.h	/^	uint16_t startaddr_high;$/;"	m	struct:cmdstring
startaddr_low	pnx4008/sdum.h	/^	uint16_t startaddr_low;$/;"	m	struct:cmdstring
state	arkfb.c	/^	struct vgastate state;$/;"	m	struct:arkfb_info	typeref:struct:arkfb_info::vgastate	file:
state	aty/radeonfb.h	/^	struct radeon_regs 	state;$/;"	m	struct:radeonfb_info	typeref:struct:radeonfb_info::radeon_regs
state	console/vgacon.c	/^static struct vgastate state;$/;"	v	typeref:struct:vgastate	file:
state	i810/i810.h	/^	struct vgastate          state;$/;"	m	struct:i810fb_par	typeref:struct:i810fb_par::vgastate
state	matrox/matroxfb_base.h	/^		unsigned char state, tvout;$/;"	m	struct:matrox_bios::__anon8
state	pxafb.h	/^	volatile u_char		state;$/;"	m	struct:pxafb_info
state	riva/rivafb.h	/^	struct vgastate state;$/;"	m	struct:riva_par	typeref:struct:riva_par::vgastate
state	s3fb.c	/^	struct vgastate state;$/;"	m	struct:s3fb_info	typeref:struct:s3fb_info::vgastate	file:
state	sa1100fb.h	/^	volatile u_char		state;$/;"	m	struct:sa1100fb_info
state	savage/savagefb.h	/^	struct savage_reg state;$/;"	m	struct:savagefb_par	typeref:struct:savagefb_par::savage_reg
state	vga16fb.c	/^	struct vgastate state;$/;"	m	struct:vga16fb_par	typeref:struct:vga16fb_par::vgastate	file:
state	vt8623fb.c	/^	struct vgastate state;$/;"	m	struct:vt8623fb_info	typeref:struct:vt8623fb_info::vgastate	file:
state_mgmt	sticore.h	/^	u32 state_mgmt;$/;"	m	struct:sti_rom
state_mgmt_addr	sticore.h	/^	u32 state_mgmt_addr;$/;"	m	struct:sti_rom
state_registers	i810/i810.h	/^struct state_registers {$/;"	s
statesize	sticore.h	/^	u32 statesize;$/;"	m	struct:sti_rom
status	bw2.c	/^	u8	status;$/;"	m	struct:bw2_regs	file:
status	cg3.c	/^	u8	status;$/;"	m	struct:cg3_regs	file:
status	fbcvt.c	/^	u32 status;$/;"	m	struct:fb_cvt_data	file:
status	macfb.c	/^	unsigned char status;	\/* OFFSET: 0x20 *\/$/;"	m	struct:__anon94	file:
status	ps3fb.c	/^	u32 status;$/;"	m	struct:display_head	file:
status	ps3fb.c	/^	u32 status;$/;"	m	struct:gpu_irq	file:
status	valkyriefb.h	/^	struct vpreg status;$/;"	m	struct:valkyrie_regs	typeref:struct:valkyrie_regs::vpreg
status2	macfb.c	/^	unsigned int  status2;	\/* OFFSET: 0x2C *\/$/;"	m	struct:__anon94	file:
std_modes	i810/i810_dvt.c	/^struct mode_registers std_modes[] = {$/;"	v	typeref:struct:mode_registers
ste_mode	atafb.c	/^			short ste_mode;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
stencil	ffb.c	/^	u32	stencil;$/;"	m	struct:ffb_fbc	file:
stencilctl	ffb.c	/^	u32	stencilctl;$/;"	m	struct:ffb_fbc	file:
sthigh_names	atafb.c	/^static char *sthigh_names[] = { "sthigh", "default4", NULL };$/;"	v	file:
sti	stifb.c	/^	struct sti_struct *sti;$/;"	m	struct:stifb_info	typeref:struct:stifb_info::sti_struct	file:
sti_blkmv_flags	sticore.h	/^struct sti_blkmv_flags {$/;"	s
sti_blkmv_inptr	sticore.h	/^struct sti_blkmv_inptr {$/;"	s
sti_blkmv_outptr	sticore.h	/^struct sti_blkmv_outptr {$/;"	s
sti_bmode_font_raw	console/sticore.c	/^sti_bmode_font_raw(struct sti_cooked_font *f)$/;"	f	file:
sti_bmode_rom_copy	console/sticore.c	/^sti_bmode_rom_copy(unsigned long base, unsigned long count, void *dest)$/;"	f	file:
sti_bmove	console/sticore.c	/^sti_bmove(struct sti_struct *sti, int src_y, int src_x,$/;"	f
sti_clear	console/sticore.c	/^sti_clear(struct sti_struct *sti, int src_y, int src_x,$/;"	f
sti_con	console/sticon.c	/^static const struct consw sti_con = {$/;"	v	typeref:struct:consw	file:
sti_conf_flags	sticore.h	/^struct sti_conf_flags {$/;"	s
sti_conf_inptr	sticore.h	/^struct sti_conf_inptr {$/;"	s
sti_conf_outptr	sticore.h	/^struct sti_conf_outptr {$/;"	s
sti_conf_outptr_ext	sticore.h	/^struct sti_conf_outptr_ext {$/;"	s
sti_cook_fonts	console/sticore.c	/^sti_cook_fonts(struct sti_cooked_rom *cooked_rom,$/;"	f	file:
sti_cooked_font	sticore.h	/^struct sti_cooked_font {$/;"	s
sti_cooked_rom	sticore.h	/^struct sti_cooked_rom {$/;"	s
sti_dump_globcfg	console/sticore.c	/^sti_dump_globcfg(struct sti_glob_cfg *glob_cfg, unsigned int sti_mem_request)$/;"	f	file:
sti_dump_outptr	console/sticore.c	/^sti_dump_outptr(struct sti_struct *sti)$/;"	f	file:
sti_dump_rom	console/sticore.c	/^sti_dump_rom(struct sti_rom *rom)$/;"	f	file:
sti_flush	console/sticore.c	/^static void sti_flush(unsigned long start, unsigned long end)$/;"	f	file:
sti_font_flags	sticore.h	/^struct sti_font_flags {$/;"	s
sti_font_inptr	sticore.h	/^struct sti_font_inptr {$/;"	s
sti_font_outptr	sticore.h	/^struct sti_font_outptr {$/;"	s
sti_font_setup	console/sticore.c	/^static int __devinit sti_font_setup(char *str)$/;"	f	file:
sti_font_x	sticore.h	56;"	d
sti_font_y	sticore.h	57;"	d
sti_get_bmode_rom	console/sticore.c	/^sti_get_bmode_rom (unsigned long address)$/;"	f	file:
sti_get_rom	console/sticore.c	/^EXPORT_SYMBOL(sti_get_rom);$/;"	v
sti_get_rom	console/sticore.c	/^struct sti_struct * sti_get_rom(unsigned int index)$/;"	f
sti_get_wmode_rom	console/sticore.c	/^sti_get_wmode_rom (unsigned long address)$/;"	f
sti_glob_cfg	sticore.h	/^struct sti_glob_cfg {$/;"	s
sti_glob_cfg_ext	sticore.h	/^struct sti_glob_cfg_ext {$/;"	s
sti_init_flags	sticore.h	/^struct sti_init_flags {$/;"	s
sti_init_glob_cfg	console/sticore.c	/^sti_init_glob_cfg(struct sti_struct *sti,$/;"	f	file:
sti_init_graph	console/sticore.c	/^sti_init_graph(struct sti_struct *sti) $/;"	f
sti_init_inptr	sticore.h	/^struct sti_init_inptr {$/;"	s
sti_init_inptr_ext	sticore.h	/^struct sti_init_inptr_ext {$/;"	s
sti_init_outptr	sticore.h	/^struct sti_init_outptr {$/;"	s
sti_init_roms	console/sticore.c	/^static void __devinit sti_init_roms(void)$/;"	f	file:
sti_inq_conf	console/sticore.c	/^sti_inq_conf(struct sti_struct *sti)$/;"	f
sti_mem_addr	sticore.h	/^	u32 sti_mem_addr;		\/* pointer to global sti memory (size=sti_mem_request) *\/$/;"	m	struct:sti_glob_cfg_ext
sti_mem_req	sticore.h	/^	u32 sti_mem_req;$/;"	m	struct:sti_rom
sti_mem_request	sticore.h	/^	int sti_mem_request;$/;"	m	struct:sti_struct
sti_onscreen_x	sticore.h	52;"	d
sti_onscreen_y	sticore.h	53;"	d
sti_pa_tbl	console/sticore.c	/^static struct parisc_device_id sti_pa_tbl[] = {$/;"	v	typeref:struct:parisc_device_id	file:
sti_pci_tbl	console/sticore.c	/^static struct pci_device_id sti_pci_tbl[] = {$/;"	v	typeref:struct:pci_device_id	file:
sti_putc	console/sticore.c	/^sti_putc(struct sti_struct *sti, int c, int y, int x)$/;"	f
sti_read_rom	console/sticore.c	/^sti_read_rom(int wordmode, struct sti_struct *sti, unsigned long address)$/;"	f
sti_rom	sticore.h	/^struct sti_rom {$/;"	s
sti_rom_copy	console/sticore.c	/^sti_rom_copy(unsigned long base, unsigned long count, void *dest)$/;"	f
sti_rom_font	sticore.h	/^struct sti_rom_font {$/;"	s
sti_search_font	console/sticore.c	/^sti_search_font(struct sti_cooked_rom *rom, int height, int width)$/;"	f	file:
sti_select_fbfont	console/sticore.c	/^sti_select_fbfont(struct sti_cooked_rom *cooked_rom, const char *fbfont_name)$/;"	f
sti_select_font	console/sticore.c	/^sti_select_font(struct sti_cooked_rom *rom,$/;"	f
sti_set	console/sticore.c	/^sti_set(struct sti_struct *sti, int src_y, int src_x,$/;"	f
sti_setup	console/sticore.c	/^static int __devinit sti_setup(char *str)$/;"	f	file:
sti_struct	sticore.h	/^struct sti_struct {$/;"	s
sti_try_rom_generic	console/sticore.c	/^sti_try_rom_generic(unsigned long address, unsigned long hpa, struct pci_dev *pd)$/;"	f	file:
sticon_blank	console/sticon.c	/^static int sticon_blank(struct vc_data *c, int blank, int mode_switch)$/;"	f	file:
sticon_bmove	console/sticon.c	/^static void sticon_bmove(struct vc_data *conp, int sy, int sx, $/;"	f	file:
sticon_build_attr	console/sticon.c	/^static u8 sticon_build_attr(struct vc_data *conp, u8 color, u8 intens,$/;"	f	file:
sticon_clear	console/sticon.c	/^static void sticon_clear(struct vc_data *conp, int sy, int sx, int height,$/;"	f	file:
sticon_cursor	console/sticon.c	/^static void sticon_cursor(struct vc_data *conp, int mode)$/;"	f	file:
sticon_deinit	console/sticon.c	/^static void sticon_deinit(struct vc_data *c)$/;"	f	file:
sticon_getxy	console/sticon.c	/^static unsigned long sticon_getxy(struct vc_data *conp, unsigned long pos,$/;"	f	file:
sticon_init	console/sticon.c	/^static void sticon_init(struct vc_data *c, int init)$/;"	f	file:
sticon_invert_region	console/sticon.c	/^static void sticon_invert_region(struct vc_data *conp, u16 *p, int count)$/;"	f	file:
sticon_putc	console/sticon.c	/^static void sticon_putc(struct vc_data *conp, int c, int ypos, int xpos)$/;"	f	file:
sticon_putcs	console/sticon.c	/^static void sticon_putcs(struct vc_data *conp, const unsigned short *s,$/;"	f	file:
sticon_save_screen	console/sticon.c	/^static void sticon_save_screen(struct vc_data *conp)$/;"	f	file:
sticon_screen_pos	console/sticon.c	/^static u16 *sticon_screen_pos(struct vc_data *conp, int offset)$/;"	f	file:
sticon_scroll	console/sticon.c	/^static int sticon_scroll(struct vc_data *conp, int t, int b, int dir, int count)$/;"	f	file:
sticon_scrolldelta	console/sticon.c	/^static int sticon_scrolldelta(struct vc_data *conp, int lines)$/;"	f	file:
sticon_set_origin	console/sticon.c	/^static int sticon_set_origin(struct vc_data *conp)$/;"	f	file:
sticon_set_palette	console/sticon.c	/^static int sticon_set_palette(struct vc_data *c, unsigned char *table)$/;"	f	file:
sticon_startup	console/sticon.c	/^static const char *sticon_startup(void)$/;"	f	file:
sticon_sti	console/sticon.c	/^static struct sti_struct *sticon_sti;$/;"	v	typeref:struct:sti_struct	file:
sticon_switch	console/sticon.c	/^static int sticon_switch(struct vc_data *conp)$/;"	f	file:
sticonsole_init	console/sticon.c	/^int __init sticonsole_init(void)$/;"	f
sticonsole_init	console/sticon.c	/^module_init(sticonsole_init);$/;"	v
sticore_check_for_default_sti	console/sticore.c	/^static void __devinit sticore_check_for_default_sti(struct sti_struct *sti, char *path)$/;"	f	file:
sticore_pa_init	console/sticore.c	/^static int __devinit sticore_pa_init(struct parisc_device *dev)$/;"	f	file:
sticore_pci_init	console/sticore.c	/^static int __devinit sticore_pci_init(struct pci_dev *pd,$/;"	f	file:
sticore_pci_remove	console/sticore.c	/^static void __devexit sticore_pci_remove(struct pci_dev *pd)$/;"	f	file:
stifb_blank	stifb.c	/^stifb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
stifb_bpp_pref	stifb.c	/^static int __initdata stifb_bpp_pref[MAX_STI_ROMS];$/;"	v	file:
stifb_cleanup	stifb.c	/^module_exit(stifb_cleanup);$/;"	v
stifb_cleanup	stifb.c	/^stifb_cleanup(void)$/;"	f	file:
stifb_info	stifb.c	/^struct stifb_info {$/;"	s	file:
stifb_init	stifb.c	/^module_init(stifb_init);$/;"	v
stifb_init	stifb.c	/^stifb_init(void)$/;"	f
stifb_init_display	stifb.c	/^stifb_init_display(struct stifb_info *fb)$/;"	f	file:
stifb_init_fb	stifb.c	/^stifb_init_fb(struct sti_struct *sti, int bpp_pref)$/;"	f
stifb_ops	stifb.c	/^static struct fb_ops stifb_ops = {$/;"	v	typeref:struct:fb_ops	file:
stifb_setcolreg	stifb.c	/^stifb_setcolreg(u_int regno, u_int red, u_int green,$/;"	f	file:
stifb_setup	stifb.c	/^stifb_setup(char *options)$/;"	f
stlow_names	atafb.c	/^static char *stlow_names[] = { "stlow", NULL };$/;"	v	file:
stmid_names	atafb.c	/^static char *stmid_names[] = { "stmid", "default5", NULL };$/;"	v	file:
stop_auto_update	omap/blizzard.c	/^	int			stop_auto_update;$/;"	m	struct:blizzard_struct	file:
stop_auto_update	omap/hwa742.c	/^	int			stop_auto_update;$/;"	m	struct:__anon49	file:
stop_ipu	jz4750_ipu.h	135;"	d
store_bl_curve	fbsysfs.c	/^static ssize_t store_bl_curve(struct device *device,$/;"	f	file:
store_blank	fbsysfs.c	/^static ssize_t store_blank(struct device *device,$/;"	f	file:
store_bpp	fbsysfs.c	/^static ssize_t store_bpp(struct device *device, struct device_attribute *attr,$/;"	f	file:
store_console	fbsysfs.c	/^static ssize_t store_console(struct device *device,$/;"	f	file:
store_cursor	fbsysfs.c	/^static ssize_t store_cursor(struct device *device,$/;"	f	file:
store_cursor	sm501fb.c	/^	void			*store_cursor;$/;"	m	struct:sm501fb_par	file:
store_cursor_blink	console/fbcon.c	/^static ssize_t store_cursor_blink(struct device *device,$/;"	f	file:
store_fb	sm501fb.c	/^	void			*store_fb;$/;"	m	struct:sm501fb_par	file:
store_fbstate	fbsysfs.c	/^static ssize_t store_fbstate(struct device *device,$/;"	f	file:
store_mode	fbsysfs.c	/^static ssize_t store_mode(struct device *device, struct device_attribute *attr,$/;"	f	file:
store_modes	fbsysfs.c	/^static ssize_t store_modes(struct device *device,$/;"	f	file:
store_pan	fbsysfs.c	/^static ssize_t store_pan(struct device *device,$/;"	f	file:
store_planar	c2p.c	/^static inline void store_planar(char *dst, u32 dst_inc, u32 bpp, u32 d[8])$/;"	f	file:
store_planar_masked	c2p.c	/^static inline void store_planar_masked(char *dst, u32 dst_inc, u32 bpp,$/;"	f	file:
store_rotate	console/fbcon.c	/^static ssize_t store_rotate(struct device *device,$/;"	f	file:
store_rotate	fbsysfs.c	/^static ssize_t store_rotate(struct device *device,$/;"	f	file:
store_rotate_all	console/fbcon.c	/^static ssize_t store_rotate_all(struct device *device,$/;"	f	file:
store_v86d	uvesafb.c	/^static ssize_t store_v86d(struct device_driver *dev, const char *buf,$/;"	f	file:
store_vgapass	sstfb.c	/^static ssize_t store_vgapass(struct device *device, struct device_attribute *attr,$/;"	f	file:
store_video_par	aty/atyfb_base.c	/^static int __devinit store_video_par(char *video_str, unsigned char m64_num)$/;"	f	file:
store_virtual	fbsysfs.c	/^static ssize_t store_virtual(struct device *device,$/;"	f	file:
strap_wait_active_hi	w100fb.h	/^	u32 strap_wait_active_hi     : 1;$/;"	m	struct:cif_cntl_t
stretch	cyblafb.c	/^static int stretch;$/;"	v	file:
stretch	tridentfb.c	/^static int stretch;$/;"	v	file:
strictmode	riva/fbdev.c	/^static int  strictmode       = 0;$/;"	v	file:
stride	jz4750_ipu.h	/^	struct YuvStride	stride;$/;"	m	struct:ipu_img_param_t	typeref:struct:ipu_img_param_t::YuvStride
stride	vermilion/vermilion.h	/^	u32 stride;$/;"	m	struct:vml_info
struct_size	aty/aty128fb.c	/^	u8 struct_size;$/;"	m	struct:__anon103	file:
stste_decode_var	atafb.c	/^static int stste_decode_var(struct fb_var_screeninfo *var,$/;"	f	file:
stste_detect	atafb.c	/^static int stste_detect(void)$/;"	f	file:
stste_encode_fix	atafb.c	/^static int stste_encode_fix(struct fb_fix_screeninfo *fix,$/;"	f	file:
stste_encode_var	atafb.c	/^static int stste_encode_var(struct fb_var_screeninfo *var,$/;"	f	file:
stste_get_par	atafb.c	/^static void stste_get_par(struct atafb_par *par)$/;"	f	file:
stste_set_par	atafb.c	/^static void stste_set_par(struct atafb_par *par)$/;"	f	file:
stste_set_screen_base	atafb.c	/^static void stste_set_screen_base(void *s_base)$/;"	f	file:
stste_setcolreg	atafb.c	/^static int stste_setcolreg(unsigned int regno, unsigned int red,$/;"	f	file:
sttt_xres	atafb.c	/^static int sttt_xres = 640, st_yres = 400, tt_yres = 480;$/;"	v	file:
sttt_xres_virtual	atafb.c	/^static int sttt_xres_virtual = 640, sttt_yres_virtual = 400;$/;"	v	file:
sttt_yres_virtual	atafb.c	/^static int sttt_xres_virtual = 640, sttt_yres_virtual = 400;$/;"	v	file:
subcmd	au1200fb.c	/^	unsigned int subcmd;$/;"	m	struct:au1200_lcd_iodata_t	file:
submit_req_list	omap/blizzard.c	/^static void submit_req_list(struct list_head *head)$/;"	f	file:
submit_req_list	omap/hwa742.c	/^static void submit_req_list(struct list_head *head)$/;"	f	file:
subpic_cntl	aty/radeonfb.h	/^	u32		subpic_cntl;$/;"	m	struct:radeon_regs
subsys	vermilion/vermilion.c	/^static struct vml_sys *subsys = NULL;$/;"	v	typeref:struct:vml_sys	file:
subsysCard	sis/sis_main.h	/^	u16  subsysCard;$/;"	m	struct:_chswtable
subsysVendor	sis/sis_main.h	/^	u16  subsysVendor;$/;"	m	struct:_chswtable
subsysdevice	sis/sis.h	/^	u16		subsysdevice;$/;"	m	struct:sis_video_info
subsystem_device	aty/radeon_pm.c	/^        const unsigned short subsystem_device; \/* Subsystem Device ID *\/$/;"	m	struct:radeon_device_id	file:
subsystem_vendor	aty/radeon_pm.c	/^        const unsigned short subsystem_vendor; \/* Subsystem Vendor ID *\/$/;"	m	struct:radeon_device_id	file:
subsysvendor	sis/sis.h	/^	u16		subsysvendor;$/;"	m	struct:sis_video_info
support32MB	matrox/matroxfb_base.h	/^		int		support32MB;$/;"	m	struct:matrox_fb_info::__anon20
surf_info	aty/radeonfb.h	/^	u32		surf_info[8];$/;"	m	struct:radeon_regs
surf_lower_bound	aty/radeonfb.h	/^	u32		surf_lower_bound[8];$/;"	m	struct:radeon_regs
surf_upper_bound	aty/radeonfb.h	/^	u32		surf_upper_bound[8];$/;"	m	struct:radeon_regs
surface_cntl	aty/radeonfb.h	/^	u32		surface_cntl;$/;"	m	struct:radeon_regs
suvtx	ffb.c	/^	u32	suvtx;$/;"	m	struct:ffb_fbc	file:
svga_check_timings	svgalib.c	/^EXPORT_SYMBOL(svga_check_timings);$/;"	v
svga_check_timings	svgalib.c	/^int svga_check_timings(const struct svga_timing_regs *tm, struct fb_var_screeninfo *var, int node)$/;"	f
svga_compute_pll	svgalib.c	/^EXPORT_SYMBOL(svga_compute_pll);$/;"	v
svga_compute_pll	svgalib.c	/^int svga_compute_pll(const struct svga_pll *pll, u32 f_wanted, u16 *m, u16 *n, u16 *r, int node)$/;"	f
svga_get_caps	svgalib.c	/^EXPORT_SYMBOL(svga_get_caps);$/;"	v
svga_get_caps	svgalib.c	/^void svga_get_caps(struct fb_info *info, struct fb_blit_caps *caps,$/;"	f
svga_get_tilemax	svgalib.c	/^EXPORT_SYMBOL(svga_get_tilemax);$/;"	v
svga_get_tilemax	svgalib.c	/^int svga_get_tilemax(struct fb_info *info)$/;"	f
svga_match_format	svgalib.c	/^EXPORT_SYMBOL(svga_match_format);$/;"	v
svga_match_format	svgalib.c	/^int svga_match_format(const struct svga_fb_format *frm,$/;"	f
svga_regset_size	svgalib.c	/^static unsigned int svga_regset_size(const struct vga_regset *regset)$/;"	f	file:
svga_set_default_atc_regs	svgalib.c	/^EXPORT_SYMBOL(svga_set_default_atc_regs);$/;"	v
svga_set_default_atc_regs	svgalib.c	/^void svga_set_default_atc_regs(void)$/;"	f
svga_set_default_crt_regs	svgalib.c	/^EXPORT_SYMBOL(svga_set_default_crt_regs);$/;"	v
svga_set_default_crt_regs	svgalib.c	/^void svga_set_default_crt_regs(void)$/;"	f
svga_set_default_gfx_regs	svgalib.c	/^EXPORT_SYMBOL(svga_set_default_gfx_regs);$/;"	v
svga_set_default_gfx_regs	svgalib.c	/^void svga_set_default_gfx_regs(void)$/;"	f
svga_set_default_seq_regs	svgalib.c	/^EXPORT_SYMBOL(svga_set_default_seq_regs);$/;"	v
svga_set_default_seq_regs	svgalib.c	/^void svga_set_default_seq_regs(void)$/;"	f
svga_set_textmode_vga_regs	svgalib.c	/^EXPORT_SYMBOL(svga_set_textmode_vga_regs);$/;"	v
svga_set_textmode_vga_regs	svgalib.c	/^void svga_set_textmode_vga_regs(void)$/;"	f
svga_set_timings	svgalib.c	/^EXPORT_SYMBOL(svga_set_timings);$/;"	v
svga_set_timings	svgalib.c	/^void svga_set_timings(const struct svga_timing_regs *tm, struct fb_var_screeninfo *var,$/;"	f
svga_settile	svgalib.c	/^EXPORT_SYMBOL(svga_settile);$/;"	v
svga_settile	svgalib.c	/^void svga_settile(struct fb_info *info, struct fb_tilemap *map)$/;"	f
svga_tileblit	svgalib.c	/^EXPORT_SYMBOL(svga_tileblit);$/;"	v
svga_tileblit	svgalib.c	/^void svga_tileblit(struct fb_info *info, struct fb_tileblit *blit)$/;"	f
svga_tilecopy	svgalib.c	/^EXPORT_SYMBOL(svga_tilecopy);$/;"	v
svga_tilecopy	svgalib.c	/^void svga_tilecopy(struct fb_info *info, struct fb_tilearea *area)$/;"	f
svga_tilecursor	svgalib.c	/^EXPORT_SYMBOL(svga_tilecursor);$/;"	v
svga_tilecursor	svgalib.c	/^void svga_tilecursor(struct fb_info *info, struct fb_tilecursor *cursor)$/;"	f
svga_tilefill	svgalib.c	/^EXPORT_SYMBOL(svga_tilefill);$/;"	v
svga_tilefill	svgalib.c	/^void svga_tilefill(struct fb_info *info, struct fb_tilerect *rect)$/;"	f
svga_wcrt_multi	svgalib.c	/^EXPORT_SYMBOL(svga_wcrt_multi);$/;"	v
svga_wcrt_multi	svgalib.c	/^void svga_wcrt_multi(const struct vga_regset *regset, u32 value) {$/;"	f
svga_wseq_multi	svgalib.c	/^EXPORT_SYMBOL(svga_wseq_multi);$/;"	v
svga_wseq_multi	svgalib.c	/^void svga_wseq_multi(const struct vga_regset *regset, u32 value) {$/;"	f
svid	matrox/matroxfb_base.c	/^	unsigned short vendor, device, rev, svid, sid;$/;"	m	struct:board	file:
sw_cmap	cg3.c	/^	u32			sw_cmap[((256 * 3) + 3) \/ 4];$/;"	m	struct:cg3_par	file:
sw_reset_ipu	jz4750_ipu.h	199;"	d
swap_endian	sm501fb.c	/^	int			 swap_endian;	\/* set to swap rgb=>bgr *\/$/;"	m	struct:sm501fb_info	file:
swap_fbuf_1	w100fb.h	/^	u32 swap_fbuf_1              : 2;$/;"	m	struct:cif_cntl_t
swap_fbuf_2	w100fb.h	/^	u32 swap_fbuf_2              : 2;$/;"	m	struct:cif_cntl_t
swap_fbuf_3	w100fb.h	/^	u32 swap_fbuf_3              : 2;$/;"	m	struct:cif_cntl_t
swap_reg	w100fb.h	/^	u32 swap_reg                 : 2;$/;"	m	struct:cif_cntl_t
swf0x	intelfb/intelfb.h	/^	u32 swf0x[7];$/;"	m	struct:intelfb_hwstate
swf1x	intelfb/intelfb.h	/^	u32 swf1x[7];$/;"	m	struct:intelfb_hwstate
swf3x	intelfb/intelfb.h	/^	u32 swf3x[3];$/;"	m	struct:intelfb_hwstate
switch_monitor	cirrusfb.c	/^static void switch_monitor(struct cirrusfb_info *cinfo, int on)$/;"	f	file:
sx1_panel	omap/lcd_sx1.c	/^struct lcd_panel sx1_panel = {$/;"	v	typeref:struct:lcd_panel
sx1_panel_cleanup	omap/lcd_sx1.c	/^static void sx1_panel_cleanup(struct lcd_panel *panel)$/;"	f	file:
sx1_panel_disable	omap/lcd_sx1.c	/^static void sx1_panel_disable(struct lcd_panel *panel)$/;"	f	file:
sx1_panel_driver	omap/lcd_sx1.c	/^struct platform_driver sx1_panel_driver = {$/;"	v	typeref:struct:platform_driver
sx1_panel_drv_cleanup	omap/lcd_sx1.c	/^module_exit(sx1_panel_drv_cleanup);$/;"	v
sx1_panel_drv_cleanup	omap/lcd_sx1.c	/^static void sx1_panel_drv_cleanup(void)$/;"	f	file:
sx1_panel_drv_init	omap/lcd_sx1.c	/^module_init(sx1_panel_drv_init);$/;"	v
sx1_panel_drv_init	omap/lcd_sx1.c	/^static int sx1_panel_drv_init(void)$/;"	f	file:
sx1_panel_enable	omap/lcd_sx1.c	/^static int sx1_panel_enable(struct lcd_panel *panel)$/;"	f	file:
sx1_panel_get_caps	omap/lcd_sx1.c	/^static unsigned long sx1_panel_get_caps(struct lcd_panel *panel)$/;"	f	file:
sx1_panel_init	omap/lcd_sx1.c	/^static int sx1_panel_init(struct lcd_panel *panel, struct omapfb_device *fbdev)$/;"	f	file:
sx1_panel_probe	omap/lcd_sx1.c	/^static int sx1_panel_probe(struct platform_device *pdev)$/;"	f	file:
sx1_panel_remove	omap/lcd_sx1.c	/^static int sx1_panel_remove(struct platform_device *pdev)$/;"	f	file:
sx1_panel_resume	omap/lcd_sx1.c	/^static int sx1_panel_resume(struct platform_device *pdev)$/;"	f	file:
sx1_panel_suspend	omap/lcd_sx1.c	/^static int sx1_panel_suspend(struct platform_device *pdev, pm_message_t mesg)$/;"	f	file:
sync	atafb.c	/^			int sync;$/;"	m	struct:atafb_par::__anon115::__anon116	file:
sync	atafb.c	/^			short sync;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
sync	controlfb.c	/^	unsigned long sync;$/;"	m	struct:fb_par_control	file:
sync	matrox/matroxfb_base.c	/^static int sync = -1;			\/* "matrox:sync:xxxxx" *\/$/;"	v	file:
sync	matrox/matroxfb_base.h	/^	unsigned int sync;$/;"	m	struct:my_timming
sync	omap/blizzard.c	/^		struct completion	*sync;$/;"	m	union:blizzard_request::__anon53	typeref:struct:blizzard_request::__anon53::completion	file:
sync	omap/hwa742.c	/^		struct completion	*sync;$/;"	m	union:hwa742_request::__anon48	typeref:struct:hwa742_request::__anon48::completion	file:
sync	sa1100fb.h	/^	u_char		sync;$/;"	m	struct:sa1100fb_mach_info
sync	savage/savagefb.h	/^	unsigned int sync;$/;"	m	struct:xtimings
sync_clk_div	pnx4008/dum.h	/^	u32 sync_clk_div;$/;"	m	struct:dum_setup
sync_handler	omap/blizzard.c	/^static int sync_handler(struct blizzard_request *req)$/;"	f	file:
sync_handler	omap/hwa742.c	/^static int sync_handler(struct hwa742_request *req)$/;"	f	file:
sync_mask	atafb.c	/^	int sync_mask;		\/* or-mask for hw.falcon.sync to set this clock *\/$/;"	m	struct:pixel_clock	file:
sync_neg_edge	pnx4008/dum.h	/^	int sync_neg_edge;$/;"	m	struct:dum_setup
sync_output	pnx4008/dum.h	/^	int sync_output;$/;"	m	struct:dum_setup
sync_restart_val	pnx4008/dum.h	/^	u32 sync_restart_val;$/;"	m	struct:dum_setup
synced_dirty_flag_int	pnx4008/dum.h	/^	int synced_dirty_flag_int;$/;"	m	struct:dum_setup
sys_alt_rd	p9100.c	/^	u32 sys_alt_rd;$/;"	m	struct:p9100_regs	file:
sys_alt_wr	p9100.c	/^	u32 sys_alt_wr;$/;"	m	struct:p9100_regs	file:
sys_base	p9100.c	/^	u32 sys_base;$/;"	m	struct:p9100_regs	file:
sys_ck_rate	omap/blizzard.c	/^	unsigned long		sys_ck_rate;$/;"	m	struct:blizzard_struct	file:
sys_clksrc	au1100fb.c	/^static u32 sys_clksrc;$/;"	v	file:
sys_config	p9100.c	/^	u32 sys_config;$/;"	m	struct:p9100_regs	file:
sys_copyarea	syscopyarea.c	/^EXPORT_SYMBOL(sys_copyarea);$/;"	v
sys_copyarea	syscopyarea.c	/^void sys_copyarea(struct fb_info *p, const struct fb_copyarea *area)$/;"	f
sys_fillrect	sysfillrect.c	/^EXPORT_SYMBOL(sys_fillrect);$/;"	v
sys_fillrect	sysfillrect.c	/^void sys_fillrect(struct fb_info *p, const struct fb_fillrect *rect)$/;"	f
sys_imageblit	sysimgblt.c	/^EXPORT_SYMBOL(sys_imageblit);$/;"	v
sys_imageblit	sysimgblt.c	/^void sys_imageblit(struct fb_info *p, const struct fb_image *image)$/;"	f
sys_int_ena	p9100.c	/^	u32 sys_int_ena;$/;"	m	struct:p9100_regs	file:
sys_intr	p9100.c	/^	u32 sys_intr;$/;"	m	struct:p9100_regs	file:
sys_only	sticore.h	/^		u32 sys_only	: 1;	\/* don't map to user space *\/$/;"	m	struct:region::__anon40
sys_rstpll_bits	geode/video_gx.c	/^	u32 sys_rstpll_bits;$/;"	m	struct:gx_pll_entry	file:
sys_xxx	p9100.c	/^	u32 sys_xxx[58];$/;"	m	struct:p9100_regs	file:
sysconf	mbx/mbxdebugfs.c	/^	struct dentry *sysconf;$/;"	m	struct:mbxfb_debugfs_data	typeref:struct:mbxfb_debugfs_data::dentry	file:
sysconf_fops	mbx/mbxdebugfs.c	/^static const struct file_operations sysconf_fops = {$/;"	v	typeref:struct:file_operations	file:
sysconf_read_file	mbx/mbxdebugfs.c	/^static ssize_t sysconf_read_file(struct file *file, char __user *userbuf,$/;"	f	file:
system	matrox/matroxfb_base.h	/^			unsigned int	system;$/;"	m	struct:matrox_fb_info::__anon23::__anon24
system	matrox/matroxfb_base.h	/^		struct matrox_pll_cache	system;$/;"	m	struct:matrox_fb_info::__anon22	typeref:struct:matrox_fb_info::__anon22::matrox_pll_cache
system	matrox/matroxfb_base.h	/^		struct matrox_pll_limits	system;$/;"	m	struct:matrox_fb_info::__anon21	typeref:struct:matrox_fb_info::__anon21::matrox_pll_limits
system_mem_addr	aty/mach64_accel.c	/^	u32 system_mem_addr;$/;"	m	struct:__anon99	file:
t	atafb.c	/^	unsigned long t;	\/* t\/[ps] (=1\/f) *\/$/;"	m	struct:pixel_clock	file:
t_inb	tridentfb.c	144;"	d	file:
t_inb	tridentfb.c	147;"	d	file:
t_outb	tridentfb.c	143;"	d	file:
t_outb	tridentfb.c	146;"	d	file:
tam_busy	w100fb.h	/^	u32 tam_busy        : 1;$/;"	m	struct:rbbm_status_t
targets	console/Makefile	/^targets := promcon_tbl.c$/;"	m
task	ps3fb.c	/^	struct task_struct *task;$/;"	m	struct:ps3fb_priv	typeref:struct:ps3fb_priv::task_struct	file:
task	pxafb.h	/^	struct work_struct	task;$/;"	m	struct:pxafb_info	typeref:struct:pxafb_info::work_struct
task	sa1100fb.h	/^	struct work_struct	task;$/;"	m	struct:sa1100fb_info	typeref:struct:sa1100fb_info::work_struct
task_state	pxafb.h	/^	volatile u_char		task_state;$/;"	m	struct:pxafb_info
task_state	sa1100fb.h	/^	volatile u_char		task_state;$/;"	m	struct:sa1100fb_info
tcx_blank	tcx.c	/^tcx_blank(int blank, struct fb_info *info)$/;"	f	file:
tcx_driver	tcx.c	/^static struct of_platform_driver tcx_driver = {$/;"	v	typeref:struct:of_platform_driver	file:
tcx_exit	tcx.c	/^module_exit(tcx_exit);$/;"	v
tcx_exit	tcx.c	/^void __exit tcx_exit(void)$/;"	f
tcx_init	tcx.c	/^int __init tcx_init(void)$/;"	f
tcx_init	tcx.c	/^module_init(tcx_init);$/;"	v
tcx_init_fix	tcx.c	/^tcx_init_fix(struct fb_info *info, int linebytes)$/;"	f	file:
tcx_init_one	tcx.c	/^static int __devinit tcx_init_one(struct of_device *op)$/;"	f	file:
tcx_ioctl	tcx.c	/^static int tcx_ioctl(struct fb_info *info, unsigned int cmd,$/;"	f	file:
tcx_match	tcx.c	/^static struct of_device_id tcx_match[] = {$/;"	v	typeref:struct:of_device_id	file:
tcx_mmap	tcx.c	/^static int tcx_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
tcx_ops	tcx.c	/^static struct fb_ops tcx_ops = {$/;"	v	typeref:struct:fb_ops	file:
tcx_pan_display	tcx.c	/^static int tcx_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
tcx_par	tcx.c	/^struct tcx_par {$/;"	s	file:
tcx_probe	tcx.c	/^static int __devinit tcx_probe(struct of_device *dev, const struct of_device_id *match)$/;"	f	file:
tcx_remove	tcx.c	/^static int __devexit tcx_remove(struct of_device *op)$/;"	f	file:
tcx_reset	tcx.c	/^static void tcx_reset (struct fb_info *info)$/;"	f	file:
tcx_setcolreg	tcx.c	/^static int tcx_setcolreg(unsigned regno,$/;"	f	file:
tcx_tec	tcx.c	/^struct tcx_tec {$/;"	s	file:
tcx_thc	tcx.c	/^struct tcx_thc {$/;"	s	file:
tcx_unmap_regs	tcx.c	/^static void tcx_unmap_regs(struct of_device *op, struct fb_info *info,$/;"	f	file:
tdfx_inl	tdfxfb.c	/^static inline u32 tdfx_inl(struct tdfx_par *par, unsigned int reg)$/;"	f	file:
tdfx_outl	tdfxfb.c	/^static inline void tdfx_outl(struct tdfx_par *par, unsigned int reg, u32 val)$/;"	f	file:
tdfxfb_blank	tdfxfb.c	/^static int tdfxfb_blank(int blank, struct fb_info *info)$/;"	f	file:
tdfxfb_check_var	tdfxfb.c	/^static int tdfxfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
tdfxfb_copyarea	tdfxfb.c	/^static void tdfxfb_copyarea(struct fb_info *info,$/;"	f	file:
tdfxfb_cursor	tdfxfb.c	/^static int tdfxfb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
tdfxfb_driver	tdfxfb.c	/^static struct pci_driver tdfxfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
tdfxfb_exit	tdfxfb.c	/^module_exit(tdfxfb_exit);$/;"	v
tdfxfb_exit	tdfxfb.c	/^static void __exit tdfxfb_exit(void)$/;"	f	file:
tdfxfb_fillrect	tdfxfb.c	/^static void tdfxfb_fillrect(struct fb_info *info,$/;"	f	file:
tdfxfb_id_table	tdfxfb.c	/^static struct pci_device_id tdfxfb_id_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
tdfxfb_imageblit	tdfxfb.c	/^static void tdfxfb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
tdfxfb_init	tdfxfb.c	/^module_init(tdfxfb_init);$/;"	v
tdfxfb_init	tdfxfb.c	/^static int __init tdfxfb_init(void)$/;"	f	file:
tdfxfb_ops	tdfxfb.c	/^static struct fb_ops tdfxfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
tdfxfb_pan_display	tdfxfb.c	/^static int tdfxfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
tdfxfb_probe	tdfxfb.c	/^static int __devinit tdfxfb_probe(struct pci_dev *pdev,$/;"	f	file:
tdfxfb_remove	tdfxfb.c	/^static void __devexit tdfxfb_remove(struct pci_dev *pdev)$/;"	f	file:
tdfxfb_set_par	tdfxfb.c	/^static int tdfxfb_set_par(struct fb_info *info)$/;"	f	file:
tdfxfb_setcolreg	tdfxfb.c	/^static int tdfxfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
tdfxfb_setup	tdfxfb.c	/^static void tdfxfb_setup(char *options)$/;"	f	file:
tdm_busy	w100fb.h	/^	u32 tdm_busy        : 1;$/;"	m	struct:rbbm_status_t
te_connected	omap/blizzard.c	/^	unsigned		te_connected:1;$/;"	m	struct:blizzard_struct	file:
te_connected	omap/hwa742.c	/^	unsigned		te_connected:1;$/;"	m	struct:__anon49	file:
tearsync_line	omap/sossi.c	/^	int		tearsync_line;$/;"	m	struct:__anon51	file:
tearsync_mode	omap/rfbi.c	/^	unsigned	tearsync_mode;$/;"	m	struct:__anon52	file:
tearsync_mode	omap/sossi.c	/^	int		tearsync_mode;$/;"	m	struct:__anon51	file:
tearsync_pin_cnt	omap/rfbi.c	/^	unsigned	tearsync_pin_cnt;$/;"	m	struct:__anon52	file:
tec	cg6.c	/^	struct cg6_tec		__iomem *tec;$/;"	m	struct:cg6_par	typeref:struct:cg6_par::__iomem	file:
tec	tcx.c	/^	struct tcx_tec		__iomem *tec;$/;"	m	struct:tcx_par	typeref:struct:tcx_par::__iomem	file:
tec_clip	cg6.c	/^	int tec_clip;$/;"	m	struct:cg6_tec	file:
tec_clip	tcx.c	/^	u32 tec_clip;$/;"	m	struct:tcx_tec	file:
tec_matrix	cg6.c	/^	int tec_matrix;$/;"	m	struct:cg6_tec	file:
tec_matrix	tcx.c	/^	u32 tec_matrix;$/;"	m	struct:tcx_tec	file:
tec_vdc	cg6.c	/^	int tec_vdc;$/;"	m	struct:cg6_tec	file:
tec_vdc	tcx.c	/^	u32 tec_vdc;$/;"	m	struct:tcx_tec	file:
test_count	w100fb.h	/^	u32 test_count       : 8;$/;"	m	struct:clk_test_cntl_t
test_gpio	9331/jz4750_lcd.c	/^static void test_gpio(int gpio_num, int delay)	{$/;"	f	file:
test_gpio	jz4750_lcd.c	/^static void test_gpio(int gpio_num, int delay)	{$/;"	f	file:
test_gpio	l009_bak/jz4750_lcd.c	/^static void test_gpio(int gpio_num, int delay)	{$/;"	f	file:
test_hga_b	hgafb.c	/^static int test_hga_b(unsigned char val, unsigned char reg)$/;"	f	file:
test_mda_b	console/mdacon.c	/^static int test_mda_b(unsigned char val, unsigned char reg)$/;"	f	file:
testclk_sel	w100fb.h	/^	u32 testclk_sel      : 4;$/;"	m	struct:clk_test_cntl_t
testout	matrox/matroxfb_base.h	/^		int testout, deflicker;$/;"	m	struct:matrox_fb_info::__anon11::__anon12
text	matrox/matroxfb_base.h	/^		int		text;$/;"	m	struct:matrox_fb_info::__anon18
text	sticore.h	/^	u32 text : 1;		\/* turn on text display planes? *\/$/;"	m	struct:sti_init_flags
text_planes	sticore.h	/^	int text_planes;$/;"	m	struct:sti_struct
text_planes	sticore.h	/^	s32 text_planes;		\/* number of planes used for text *\/$/;"	m	struct:sti_glob_cfg
text_planes	sticore.h	/^	s32 text_planes;	\/* number of planes to use for text *\/$/;"	m	struct:sti_init_inptr
text_planes	sticore.h	/^	s32 text_planes;	\/* number of planes used for text *\/$/;"	m	struct:sti_init_outptr
text_type_aux	matrox/matroxfb_base.h	/^		int		text_type_aux;$/;"	m	struct:matrox_fb_info::__anon20
textmode	matrox/matroxfb_base.h	/^		unsigned int	textmode;$/;"	m	struct:matrox_fb_info::__anon20
textstep	matrox/matroxfb_base.h	/^		unsigned int	textstep;$/;"	m	struct:matrox_fb_info::__anon20
textvram	matrox/matroxfb_base.h	/^		unsigned int	textvram;	\/* character cells *\/$/;"	m	struct:matrox_fb_info::__anon20
tgafb_blank	tgafb.c	/^tgafb_blank(int blank, struct fb_info *info)$/;"	f	file:
tgafb_check_var	tgafb.c	/^tgafb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
tgafb_clut_imageblit	tgafb.c	/^tgafb_clut_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
tgafb_copyarea	tgafb.c	/^tgafb_copyarea(struct fb_info *info, const struct fb_copyarea *area) $/;"	f	file:
tgafb_exit	tgafb.c	/^module_exit(tgafb_exit);$/;"	v
tgafb_exit	tgafb.c	/^tgafb_exit(void)$/;"	f	file:
tgafb_fillrect	tgafb.c	/^tgafb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
tgafb_imageblit	tgafb.c	/^tgafb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
tgafb_init	tgafb.c	/^module_init(tgafb_init);$/;"	v
tgafb_init	tgafb.c	/^tgafb_init(void)$/;"	f	file:
tgafb_init_fix	tgafb.c	/^tgafb_init_fix(struct fb_info *info)$/;"	f	file:
tgafb_mono_imageblit	tgafb.c	/^tgafb_mono_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
tgafb_ops	tgafb.c	/^static struct fb_ops tgafb_ops = {$/;"	v	typeref:struct:fb_ops	file:
tgafb_pan_display	tgafb.c	/^static int tgafb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
tgafb_pci_driver	tgafb.c	/^static struct pci_driver tgafb_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
tgafb_pci_driver	tgafb.c	/^static struct pci_driver tgafb_pci_driver;$/;"	v	typeref:struct:pci_driver	file:
tgafb_pci_register	tgafb.c	/^tgafb_pci_register(struct pci_dev *pdev, const struct pci_device_id *ent)$/;"	f	file:
tgafb_pci_table	tgafb.c	/^static struct pci_device_id const tgafb_pci_table[] = {$/;"	v	file:
tgafb_pci_unregister	tgafb.c	/^tgafb_pci_unregister(struct pci_dev *pdev)$/;"	f	file:
tgafb_register	tgafb.c	/^tgafb_register(struct device *dev)$/;"	f	file:
tgafb_set_par	tgafb.c	/^tgafb_set_par(struct fb_info *info)$/;"	f	file:
tgafb_set_pll	tgafb.c	/^tgafb_set_pll(struct tga_par *par, int f)$/;"	f	file:
tgafb_setcolreg	tgafb.c	/^tgafb_setcolreg(unsigned regno, unsigned red, unsigned green, unsigned blue,$/;"	f	file:
tgafb_setup	tgafb.c	/^tgafb_setup(char *arg)$/;"	f	file:
tgafb_tc_driver	tgafb.c	/^static struct tc_driver tgafb_tc_driver = {$/;"	v	typeref:struct:tc_driver	file:
tgafb_tc_driver	tgafb.c	/^static struct tc_driver tgafb_tc_driver;$/;"	v	typeref:struct:tc_driver	file:
tgafb_tc_register	tgafb.c	/^tgafb_tc_register(struct device *dev)$/;"	f	file:
tgafb_tc_table	tgafb.c	/^static struct tc_device_id const tgafb_tc_table[] = {$/;"	v	file:
tgafb_tc_unregister	tgafb.c	/^tgafb_tc_unregister(struct device *dev)$/;"	f	file:
tgafb_unregister	tgafb.c	/^tgafb_unregister(struct device *dev)$/;"	f	file:
thc	cg6.c	/^	struct cg6_thc		__iomem *thc;$/;"	m	struct:cg6_par	typeref:struct:cg6_par::__iomem	file:
thc	tcx.c	/^	struct tcx_thc		__iomem *thc;$/;"	m	struct:tcx_par	typeref:struct:tcx_par::__iomem	file:
thc_cursbits	cg6.c	/^	u32	thc_cursbits[32];	\/* what to show where mask enabled *\/$/;"	m	struct:cg6_thc	file:
thc_cursbits	tcx.c	/^	u32 thc_cursbits[32];	\/* what to show where mask enabled *\/$/;"	m	struct:tcx_thc	file:
thc_cursmask	cg6.c	/^	u32	thc_cursmask[32];	\/* cursor mask bits *\/$/;"	m	struct:cg6_thc	file:
thc_cursmask	tcx.c	/^	u32 thc_cursmask[32];	\/* cursor mask bits *\/$/;"	m	struct:tcx_thc	file:
thc_cursxy	cg6.c	/^	u32	thc_cursxy;	\/* cursor x,y position (16 bits each) *\/$/;"	m	struct:cg6_thc	file:
thc_cursxy	tcx.c	/^	u32 thc_cursxy;	\/* cursor x,y position (16 bits each) *\/$/;"	m	struct:tcx_thc	file:
thc_hd	cg6.c	/^	u32	thc_hd;$/;"	m	struct:cg6_thc	file:
thc_hd	tcx.c	/^	u32 thc_hd;$/;"	m	struct:tcx_thc	file:
thc_hs	cg6.c	/^	u32	thc_hs;		\/* hsync timing *\/$/;"	m	struct:cg6_thc	file:
thc_hs	tcx.c	/^	u32 thc_hs;		\/* hsync timing *\/$/;"	m	struct:tcx_thc	file:
thc_hsdvs	cg6.c	/^	u32	thc_hsdvs;$/;"	m	struct:cg6_thc	file:
thc_hsdvs	tcx.c	/^	u32 thc_hsdvs;$/;"	m	struct:tcx_thc	file:
thc_misc	cg6.c	/^	u32	thc_misc;$/;"	m	struct:cg6_thc	file:
thc_misc	tcx.c	/^	u32 thc_misc;$/;"	m	struct:tcx_thc	file:
thc_pad0	cg6.c	/^	u32	thc_pad0[512];$/;"	m	struct:cg6_thc	file:
thc_pad0	tcx.c	/^        u32 thc_pad0[511];$/;"	m	struct:tcx_thc	file:
thc_pad1	cg6.c	/^	u32	thc_pad1[56];$/;"	m	struct:cg6_thc	file:
thc_pad1	tcx.c	/^	u32 thc_pad1[56];$/;"	m	struct:tcx_thc	file:
thc_refresh	cg6.c	/^	u32	thc_refresh;$/;"	m	struct:cg6_thc	file:
thc_refresh	tcx.c	/^	u32 thc_refresh;$/;"	m	struct:tcx_thc	file:
thc_rev	tcx.c	/^	u32 thc_rev;$/;"	m	struct:tcx_thc	file:
thc_vd	cg6.c	/^	u32	thc_vd;$/;"	m	struct:cg6_thc	file:
thc_vd	tcx.c	/^	u32 thc_vd;$/;"	m	struct:tcx_thc	file:
thc_vs	cg6.c	/^	u32	thc_vs;		\/* vsync timing *\/$/;"	m	struct:cg6_thc	file:
thc_vs	tcx.c	/^	u32 thc_vs;		\/* vsync timing *\/$/;"	m	struct:tcx_thc	file:
threedram1	ffb.c	/^	u32	threedram1;$/;"	m	struct:ffb_fbc	file:
threedram2	ffb.c	/^	u32	threedram2;$/;"	m	struct:ffb_fbc	file:
threshold	arkfb.c	/^static int threshold = 4;$/;"	v	file:
ti3026_output	matrox/matroxfb_Ti3026.c	/^static struct matrox_altout ti3026_output = {$/;"	v	typeref:struct:matrox_altout	file:
ti3026_ramdac_init	matrox/matroxfb_Ti3026.c	/^static void ti3026_ramdac_init(WPMINFO2) {$/;"	f	file:
ti3026_setMCLK	matrox/matroxfb_Ti3026.c	/^static void ti3026_setMCLK(WPMINFO int fout){$/;"	f	file:
tile_bmove	console/tileblit.c	/^static void tile_bmove(struct vc_data *vc, struct fb_info *info, int sy,$/;"	f	file:
tile_clear	console/tileblit.c	/^static void tile_clear(struct vc_data *vc, struct fb_info *info, int sy,$/;"	f	file:
tile_clear_margins	console/tileblit.c	/^static void tile_clear_margins(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
tile_cursor	console/tileblit.c	/^static void tile_cursor(struct vc_data *vc, struct fb_info *info, int mode,$/;"	f	file:
tile_putcs	console/tileblit.c	/^static void tile_putcs(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
tile_update_start	console/tileblit.c	/^static int tile_update_start(struct fb_info *info)$/;"	f	file:
timer	pmag-aa-fb.c	/^	struct timer_list timer;$/;"	m	struct:aafb_cursor	typeref:struct:aafb_cursor::timer_list	file:
timer	sis/vstruct.h	/^ 	unsigned char timer[2];$/;"	m	struct:SiS_PanelDelayTbl
timing	gbefb.c	/^	struct gbe_timing_info timing;$/;"	m	struct:gbefb_par	typeref:struct:gbefb_par::gbe_timing_info	file:
timingH	nvidia/nv_type.h	/^	u32 timingH;$/;"	m	struct:_riva_hw_state
timingV	nvidia/nv_type.h	/^	u32 timingV;$/;"	m	struct:_riva_hw_state
timing_num	sgivwfb.c	/^	u_long timing_num;$/;"	m	struct:sgivw_par	file:
tmds_crc	aty/radeonfb.h	/^	u32		tmds_crc;$/;"	m	struct:radeon_regs
tmds_transmitter_cntl	aty/radeonfb.h	/^	u32		tmds_transmitter_cntl;$/;"	m	struct:radeon_regs
tmr	cg14.c	/^	u32 tmr;	\/* Test Mode Read Back *\/$/;"	m	struct:cg14_regs	file:
tms	cg14.c	/^	u8 tms[2];	\/* Test Mode Status Regs *\/$/;"	m	struct:cg14_regs	file:
to3264	pm2fb.c	/^static u32 to3264(u32 timing, int bpp, int is64)$/;"	f	file:
to_au1100fb_device	au1100fb.c	77;"	d	file:
to_clcd	amba-clcd.c	30;"	d	file:
to_xilinxfb_drvdata	xilinxfb.c	128;"	d	file:
toby_cmap_regs	macfb.c	/^struct toby_cmap_regs {$/;"	s	file:
toby_setpalette	macfb.c	/^static int toby_setpalette(unsigned int regno, unsigned int red,$/;"	f	file:
top_addr	w100fb.h	/^	u32 top_addr  : 23;$/;"	m	struct:wrap_top_dir_t
topcat_blit	hpfb.c	/^static void topcat_blit(int x0, int y0, int x1, int y1, int w, int h, int rr)$/;"	f	file:
topcat_sid_ok	hpfb.c	313;"	d	file:
topscan	console/newport_con.c	/^static int topscan;$/;"	v	file:
total_req_graphic	w100fb.h	/^	u32 total_req_graphic : 10;$/;"	m	struct:graphic_ctrl_t_w32xx
total_req_graphic	w100fb.h	/^	u32 total_req_graphic : 9;$/;"	m	struct:graphic_ctrl_t_w100
total_req_video	w100fb.h	/^	u32 total_req_video  : 9;$/;"	m	struct:video_ctrl_t
total_vram	controlfb.c	/^	unsigned long		total_vram;$/;"	m	struct:fb_info_control	file:
total_vram	platinumfb.c	/^	unsigned long			total_vram;$/;"	m	struct:fb_info_platinum	file:
total_vram	valkyriefb.c	/^	unsigned long		total_vram;$/;"	m	struct:fb_info_valkyrie	file:
total_x	sticore.h	/^	s16 total_x;			\/* frame buffer width in pixels *\/$/;"	m	struct:sti_glob_cfg
total_x	sticore.h	/^	s16 total_x;		\/* frame buffer width in pixels *\/$/;"	m	struct:sti_conf_outptr
total_y	sticore.h	/^	s16 total_y;			\/* frame buffer height in pixels *\/$/;"	m	struct:sti_glob_cfg
total_y	sticore.h	/^	s16 total_y;		\/* frame buffer height in pixels *\/$/;"	m	struct:sti_conf_outptr
trans	acornfb.h	/^	u_int trans:1;$/;"	m	struct:vidc_palette
transition_size	w100fb.h	/^	unsigned char transition_size    : 1;$/;"	m	struct:cpu_defaults_t
transl_h	vga16fb.c	/^static const u16 transl_h[] = TRANS_MASK_HIGH;$/;"	v	file:
transl_h	vga16fb.c	/^static const u16 transl_h[] = TRANS_MASK_LOW;$/;"	v	file:
transl_l	vga16fb.c	/^static const u16 transl_l[] = TRANS_MASK_HIGH;$/;"	v	file:
transl_l	vga16fb.c	/^static const u16 transl_l[] = TRANS_MASK_LOW;$/;"	v	file:
transp	c2p.c	89;"	d	file:
transp	console/fbcon.h	/^    struct fb_bitfield transp;$/;"	m	struct:display	typeref:struct:display::fb_bitfield
transp	fbmem.c	/^	compat_caddr_t	transp;$/;"	m	struct:fb_cmap32	file:
transp	imxfb.h	/^	struct fb_bitfield	transp;$/;"	m	struct:imxfb_rgb	typeref:struct:imxfb_rgb::fb_bitfield
transp	matrox/matroxfb_base.c	/^static struct { struct fb_bitfield red, green, blue, transp; int bits_per_pixel; } colors[] = {$/;"	m	struct:__anon28	typeref:struct:__anon28::	file:
transp	sa1100fb.h	/^	struct fb_bitfield	transp;$/;"	m	struct:sa1100fb_rgb	typeref:struct:sa1100fb_rgb::fb_bitfield
transp	savage/savagefb.h	/^		u16 red, green, blue, transp;$/;"	m	struct:savagefb_par::__anon123
transp_nx1	c2p.c	56;"	d	file:
transp_nx2	c2p.c	69;"	d	file:
transp_nx4	c2p.c	80;"	d	file:
tria	cg6.c	/^	u32	trir, trig, trib, tria;$/;"	m	struct:cg6_fbc	file:
trib	cg6.c	/^	u32	trir, trig, trib, tria;$/;"	m	struct:cg6_fbc	file:
trident_devices	tridentfb.c	/^static struct pci_device_id trident_devices[] = {$/;"	v	typeref:struct:pci_device_id	file:
trident_pci_probe	tridentfb.c	/^static int __devinit trident_pci_probe(struct pci_dev * dev,$/;"	f	file:
trident_pci_remove	tridentfb.c	/^static void __devexit trident_pci_remove(struct pci_dev *dev)$/;"	f	file:
tridentfb_blank	tridentfb.c	/^static int tridentfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
tridentfb_check_var	tridentfb.c	/^static int tridentfb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
tridentfb_copyarea	tridentfb.c	/^static void tridentfb_copyarea(struct fb_info *info,$/;"	f	file:
tridentfb_copyarea	tridentfb.c	514;"	d	file:
tridentfb_exit	tridentfb.c	/^module_exit(tridentfb_exit);$/;"	v
tridentfb_exit	tridentfb.c	/^static void __exit tridentfb_exit(void)$/;"	f	file:
tridentfb_fillrect	tridentfb.c	/^static void tridentfb_fillrect(struct fb_info *info,$/;"	f	file:
tridentfb_fillrect	tridentfb.c	513;"	d	file:
tridentfb_fix	tridentfb.c	/^static struct fb_fix_screeninfo tridentfb_fix = {$/;"	v	typeref:struct:fb_fix_screeninfo	file:
tridentfb_init	tridentfb.c	/^module_init(tridentfb_init);$/;"	v
tridentfb_init	tridentfb.c	/^static int __init tridentfb_init(void)$/;"	f	file:
tridentfb_ops	tridentfb.c	/^static struct fb_ops tridentfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
tridentfb_ops	tridentfb.c	/^static struct fb_ops tridentfb_ops;$/;"	v	typeref:struct:fb_ops	file:
tridentfb_pan_display	tridentfb.c	/^static int tridentfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
tridentfb_par	tridentfb.c	/^struct tridentfb_par {$/;"	s	file:
tridentfb_pci_driver	tridentfb.c	/^static struct pci_driver tridentfb_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
tridentfb_set_par	tridentfb.c	/^static int tridentfb_set_par(struct fb_info *info)$/;"	f	file:
tridentfb_setcolreg	tridentfb.c	/^static int tridentfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
tridentfb_setup	tridentfb.c	/^static int tridentfb_setup(char *options)$/;"	f	file:
trig	cg6.c	/^	u32	trir, trig, trib, tria;$/;"	m	struct:cg6_fbc	file:
trir	cg6.c	/^	u32	trir, trig, trib, tria;$/;"	m	struct:cg6_fbc	file:
try_to_load	fbmem.c	/^static void try_to_load(int fb)$/;"	f	file:
tstcount_rst	w100fb.h	/^	u32 tstcount_rst     : 1;$/;"	m	struct:clk_test_cntl_t
tt	atafb.c	/^		} tt, st;$/;"	m	union:atafb_par::__anon115	typeref:struct:atafb_par::__anon115::__anon116	file:
tt_decode_var	atafb.c	/^static int tt_decode_var(struct fb_var_screeninfo *var, struct atafb_par *par)$/;"	f	file:
tt_detect	atafb.c	/^static int tt_detect(void)$/;"	f	file:
tt_encode_fix	atafb.c	/^static int tt_encode_fix(struct fb_fix_screeninfo *fix, struct atafb_par *par)$/;"	f	file:
tt_encode_var	atafb.c	/^static int tt_encode_var(struct fb_var_screeninfo *var, struct atafb_par *par)$/;"	f	file:
tt_get_par	atafb.c	/^static void tt_get_par(struct atafb_par *par)$/;"	f	file:
tt_set_par	atafb.c	/^static void tt_set_par(struct atafb_par *par)$/;"	f	file:
tt_setcolreg	atafb.c	/^static int tt_setcolreg(unsigned int regno, unsigned int red,$/;"	f	file:
tt_switch	atafb.c	/^static struct fb_hwswitch tt_switch = {$/;"	v	typeref:struct:fb_hwswitch	file:
tt_yres	atafb.c	/^static int sttt_xres = 640, st_yres = 400, tt_yres = 480;$/;"	v	file:
tthigh_names	atafb.c	/^static char *tthigh_names[] = { "tthigh", "default2", NULL };$/;"	v	file:
ttlow_names	atafb.c	/^static char *ttlow_names[] = { "ttlow", NULL };$/;"	v	file:
ttmid_names	atafb.c	/^static char *ttmid_names[] = { "ttmid", "default1", NULL };$/;"	v	file:
tuhold	arcfb.c	/^static unsigned long tuhold;$/;"	v	file:
tvdefmodeidx	sis/sis.h	/^	int		lcddefmodeidx, tvdefmodeidx, defmodeidx;$/;"	m	struct:sis_video_info
tvo_fill_defaults	matrox/matroxfb_g450.c	/^static void tvo_fill_defaults(WPMINFO2) {$/;"	f	file:
tvo_params	matrox/matroxfb_base.h	/^				} tvo_params;$/;"	m	struct:matrox_fb_info::__anon11	typeref:struct:matrox_fb_info::__anon11::__anon12
tvout	matrox/matroxfb_base.h	/^		unsigned char state, tvout;$/;"	m	struct:matrox_bios::__anon8
tvp_reg_init_12	imsttfb.c	/^static struct imstt_regvals tvp_reg_init_12 = {$/;"	v	typeref:struct:imstt_regvals	file:
tvp_reg_init_13	imsttfb.c	/^static struct imstt_regvals tvp_reg_init_13 = {$/;"	v	typeref:struct:imstt_regvals	file:
tvp_reg_init_17	imsttfb.c	/^static struct imstt_regvals tvp_reg_init_17 = {$/;"	v	typeref:struct:imstt_regvals	file:
tvp_reg_init_18	imsttfb.c	/^static struct imstt_regvals tvp_reg_init_18 = {$/;"	v	typeref:struct:imstt_regvals	file:
tvp_reg_init_19	imsttfb.c	/^static struct imstt_regvals tvp_reg_init_19 = {$/;"	v	typeref:struct:imstt_regvals	file:
tvp_reg_init_2	imsttfb.c	/^static struct imstt_regvals tvp_reg_init_2 = {$/;"	v	typeref:struct:imstt_regvals	file:
tvp_reg_init_20	imsttfb.c	/^static struct imstt_regvals tvp_reg_init_20 = {$/;"	v	typeref:struct:imstt_regvals	file:
tvp_reg_init_6	imsttfb.c	/^static struct imstt_regvals tvp_reg_init_6 = {$/;"	v	typeref:struct:imstt_regvals	file:
tvplug_no	sis/sis_main.h	/^	u32 tvplug_no;$/;"	m	struct:_sis_crt2type
tvstandard	sis/sis_main.c	/^static char		*tvstandard = NULL;$/;"	v	file:
tvx	sis/sis.h	/^	int		tvx, tvy;$/;"	m	struct:sis_video_info
tvxpos	sis/sis.h	/^	int		tvxpos, tvypos;$/;"	m	struct:sis_video_info
tvxposoffset	sis/sis_main.c	/^static int		tvxposoffset = 0, tvyposoffset = 0;$/;"	v	file:
tvy	sis/sis.h	/^	int		tvx, tvy;$/;"	m	struct:sis_video_info
tvypos	sis/sis.h	/^	int		tvxpos, tvypos;$/;"	m	struct:sis_video_info
tvyposoffset	sis/sis_main.c	/^static int		tvxposoffset = 0, tvyposoffset = 0;$/;"	v	file:
two2word	atafb_utils.h	/^static const u32 two2word[] = {$/;"	v
twoHeads	nvidia/nv_type.h	/^	int twoHeads;$/;"	m	struct:nvidia_par
twoHeads	riva/riva_hw.h	/^    Bool twoHeads;$/;"	m	struct:_riva_hw_inst
twoStagePLL	nvidia/nv_type.h	/^	int twoStagePLL;$/;"	m	struct:nvidia_par
type	fbmem.c	/^	u32			type;$/;"	m	struct:fb_fix_screeninfo32	file:
type	ffb.c	/^	u32	type;$/;"	m	struct:ffb_dac	file:
type	intelfb/intelfb.h	/^    int type;$/;"	m	struct:intelfb_output_rec
type	pm2fb.c	/^	pm2type_t	type;		\/* Board type *\/$/;"	m	struct:pm2fb_par	file:
type	ps3fb.c	/^	u32 type;$/;"	m	struct:ps3fb_res_table	file:
type	sticore.h	/^	 u8 type[4];$/;"	m	struct:sti_rom
type2	ffb.c	/^	u32	type2;$/;"	m	struct:ffb_dac	file:
type_aux	fbmem.c	/^	u32			type_aux;$/;"	m	struct:fb_fix_screeninfo32	file:
type_no	sis/sis_main.h	/^	u32 type_no;$/;"	m	struct:_sis_crt2type
type_no	sis/sis_main.h	/^	u32 type_no;$/;"	m	struct:_sis_tvtype
u	jz4750_ipu.h	/^	unsigned int u;$/;"	m	struct:YuvStride
u32	w100fb.h	/^	u32                               : 1;$/;"	m	struct:cif_write_dbg_t
u32	w100fb.h	/^	u32                              : 7;$/;"	m	struct:cif_read_dbg_t
u32	w100fb.h	/^	u32                           : 1;$/;"	m	struct:dp_gui_master_cntl_t
u32	w100fb.h	/^	u32                          : 19;$/;"	m	struct:eng_cntl_t
u32	w100fb.h	/^	u32                          : 6;$/;"	m	struct:eng_cntl_t
u32	w100fb.h	/^	u32                      : 1;$/;"	m	struct:pwrmgt_cntl_t
u32	w100fb.h	/^	u32                      : 2;$/;"	m	struct:sclk_cntl_t
u32	w100fb.h	/^	u32                      : 3;$/;"	m	struct:sclk_cntl_t
u32	w100fb.h	/^	u32                     : 24;$/;"	m	struct:disp_db_buf_cntl_rd_t
u32	w100fb.h	/^	u32                   : 11;$/;"	m	struct:dp_datatype_t
u32	w100fb.h	/^	u32                   : 1;$/;"	m	struct:dp_datatype_t
u32	w100fb.h	/^	u32                   : 4;$/;"	m	struct:dp_datatype_t
u32	w100fb.h	/^	u32                   : 5;$/;"	m	struct:graphic_ctrl_t_w32xx
u32	w100fb.h	/^	u32                   : 6;$/;"	m	struct:graphic_ctrl_t_w100
u32	w100fb.h	/^	u32                  : 15;$/;"	m	struct:clk_test_cntl_t
u32	w100fb.h	/^	u32                  : 15;$/;"	m	struct:pclk_cntl_t
u32	w100fb.h	/^	u32                  : 1;$/;"	m	struct:pll_ref_fb_div_t
u32	w100fb.h	/^	u32                  : 2;$/;"	m	struct:pclk_cntl_t
u32	w100fb.h	/^	u32                  : 2;$/;"	m	struct:pll_ref_fb_div_t
u32	w100fb.h	/^	u32                  : 3;$/;"	m	struct:clk_test_cntl_t
u32	w100fb.h	/^	u32                  : 4;$/;"	m	struct:pll_ref_fb_div_t
u32	w100fb.h	/^	u32                  : 7;$/;"	m	struct:clk_pin_cntl_t
u32	w100fb.h	/^	u32                  : 8;$/;"	m	struct:pclk_cntl_t
u32	w100fb.h	/^	u32                 : 1;$/;"	m	struct:rbbm_status_t
u32	w100fb.h	/^	u32                 : 6;$/;"	m	struct:active_h_disp_t
u32	w100fb.h	/^	u32                 : 6;$/;"	m	struct:active_v_disp_t
u32	w100fb.h	/^	u32                 : 6;$/;"	m	struct:graphic_h_disp_t
u32	w100fb.h	/^	u32                 : 6;$/;"	m	struct:graphic_v_disp_t
u32	w100fb.h	/^	u32                 : 6;$/;"	m	struct:rbbm_status_t
u32	w100fb.h	/^	u32                : 24;$/;"	m	struct:disp_db_buf_cntl_wr_t
u32	w100fb.h	/^	u32                : 2;$/;"	m	struct:dp_mix_t
u32	w100fb.h	/^	u32                : 7;$/;"	m	struct:dp_mix_t
u32	w100fb.h	/^	u32                : 8;$/;"	m	struct:dp_mix_t
u32	w100fb.h	/^	u32              : 6;$/;"	m	struct:crtc_total_t
u32	w100fb.h	/^	u32              : 8;$/;"	m	struct:cfgreg_base_t
u32	w100fb.h	/^	u32             : 26;$/;"	m	struct:dp_cntl_t
u32	w100fb.h	/^	u32             : 2;$/;"	m	struct:crtc_ss_t
u32	w100fb.h	/^	u32             : 6;$/;"	m	struct:crtc_ss_t
u32	w100fb.h	/^	u32            : 2;$/;"	m	struct:cif_io_t
u32	w100fb.h	/^	u32            : 9;$/;"	m	struct:wrap_start_dir_t
u32	w100fb.h	/^	u32           : 15;$/;"	m	struct:dp_cntl_dst_dir_t
u32	w100fb.h	/^	u32           : 9;$/;"	m	struct:wrap_top_dir_t
u32	w100fb.h	/^	u32          : 8;$/;"	m	struct:gamma_slope_t
u_buf_p	jz4750_ipu.h	/^	unsigned int		u_buf_p;$/;"	m	struct:ipu_img_param_t
u_buf_v	jz4750_ipu.h	/^	unsigned char*		u_buf_v;$/;"	m	struct:ipu_img_param_t
u_margin	acornfb.h	/^	u_int	u_margin;$/;"	m	struct:modey_params
u_t_addr	jz4750_ipu.h	/^	unsigned char*		u_t_addr;$/;"	m	struct:ipu_img_param_t
ucsr	ffb.c	/^	u32	ucsr;$/;"	m	struct:ffb_fbc	file:
ud_bmove	console/fbcon_ud.c	/^static void ud_bmove(struct vc_data *vc, struct fb_info *info, int sy,$/;"	f	file:
ud_clear	console/fbcon_ud.c	/^static void ud_clear(struct vc_data *vc, struct fb_info *info, int sy,$/;"	f	file:
ud_clear_margins	console/fbcon_ud.c	/^static void ud_clear_margins(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
ud_cursor	console/fbcon_ud.c	/^static void ud_cursor(struct vc_data *vc, struct fb_info *info, int mode,$/;"	f	file:
ud_putcs	console/fbcon_ud.c	/^static void ud_putcs(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
ud_putcs_aligned	console/fbcon_ud.c	/^static inline void ud_putcs_aligned(struct vc_data *vc, struct fb_info *info,$/;"	f	file:
ud_putcs_unaligned	console/fbcon_ud.c	/^static inline void ud_putcs_unaligned(struct vc_data *vc,$/;"	f	file:
ud_update_attr	console/fbcon_ud.c	/^static inline void ud_update_attr(u8 *dst, u8 *src, int attribute,$/;"	f	file:
ud_update_start	console/fbcon_ud.c	/^static int ud_update_start(struct fb_info *info)$/;"	f	file:
uint32	au1200fb.h	322;"	d
uint32	au1200fb.h	36;"	d
uint8	au1200fb.h	321;"	d
uint8	au1200fb.h	35;"	d
ulDstX1	kyro/STG4000OverlayDevice.c	/^	u32 ulDstX1;$/;"	m	struct:_OVRL_SRC_DEST	file:
ulDstX2	kyro/STG4000OverlayDevice.c	/^	u32 ulDstX2;$/;"	m	struct:_OVRL_SRC_DEST	file:
ulDstY1	kyro/STG4000OverlayDevice.c	/^	u32 ulDstY1;$/;"	m	struct:_OVRL_SRC_DEST	file:
ulDstY2	kyro/STG4000OverlayDevice.c	/^	u32 ulDstY2;$/;"	m	struct:_OVRL_SRC_DEST	file:
ulNextFreeVidMem	kyro/fbdev.c	/^	u32 ulNextFreeVidMem;	\/* Offset from start of vid mem to next free region *\/$/;"	m	struct:__anon137	file:
ulOverlayOffset	kyro/fbdev.c	/^	u32 ulOverlayOffset;	\/* Offset from start of vid mem to overlay *\/$/;"	m	struct:__anon137	file:
ulOverlayStride	kyro/fbdev.c	/^	u32 ulOverlayStride;	\/* Interleaved YUV and 422 mode Y stride *\/$/;"	m	struct:__anon137	file:
ulOverlayUVStride	kyro/fbdev.c	/^	u32 ulOverlayUVStride;	\/* 422 mode U & V stride *\/$/;"	m	struct:__anon137	file:
ulSrcX1	kyro/STG4000OverlayDevice.c	/^	u32 ulSrcX1;$/;"	m	struct:_OVRL_SRC_DEST	file:
ulSrcX2	kyro/STG4000OverlayDevice.c	/^	u32 ulSrcX2;$/;"	m	struct:_OVRL_SRC_DEST	file:
ulSrcY1	kyro/STG4000OverlayDevice.c	/^	u32 ulSrcY1;$/;"	m	struct:_OVRL_SRC_DEST	file:
ulSrcY2	kyro/STG4000OverlayDevice.c	/^	u32 ulSrcY2;$/;"	m	struct:_OVRL_SRC_DEST	file:
unaligned_chipptr	amifb.c	/^static u_long unaligned_chipptr = 0;$/;"	v	file:
underline_height	sticore.h	/^	 u8 underline_height;$/;"	m	struct:sti_rom_font
underline_pos	sticore.h	/^	 u8 underline_pos;$/;"	m	struct:sti_rom_font
unknown	leo.c	/^	u8	unknown;$/;"	m	struct:leo_lc_ss1_krn	file:
unknown	leo.c	/^	u8	unknown;$/;"	m	struct:leo_lc_ss1_usr	file:
unknown	leo.c	/^	u8	unknown;$/;"	m	struct:leo_ld_gbl	file:
unknown1	aty/atyfb.h	/^	u16 unknown1;$/;"	m	struct:__anon100
unknown2	aty/atyfb.h	/^	u16 unknown2;$/;"	m	struct:__anon100
unknown3	aty/atyfb.h	/^	u16 unknown3;$/;"	m	struct:__anon100
unmap	cirrusfb.c	/^	void (*unmap)(struct fb_info *info);$/;"	m	struct:cirrusfb_info	file:
unmap_kern	omap/dispc.c	/^static void unmap_kern(struct omapfb_mem_region *region)$/;"	f	file:
unmap_kern	omap/lcdc.c	/^static void unmap_kern(void)$/;"	f	file:
unpack_rd_data	w100fb.h	/^	unsigned char unpack_rd_data     : 1;$/;"	m	struct:cpu_defaults_t
unpacker_pre_fetch_trig_gen	w100fb.h	/^	u32 unpacker_pre_fetch_trig_gen  : 2;$/;"	m	struct:cif_read_dbg_t
unregister_framebuffer	fbmem.c	/^EXPORT_SYMBOL(unregister_framebuffer);$/;"	v
unregister_framebuffer	fbmem.c	/^unregister_framebuffer(struct fb_info *fb_info)$/;"	f
unset_mtrr	i810/i810_main.h	/^static inline void unset_mtrr(struct i810fb_par *par)$/;"	f
unset_mtrr	i810/i810_main.h	86;"	d
unset_mtrr	intelfb/intelfbdrv.c	/^static inline void unset_mtrr(struct intelfb_info *dinfo)$/;"	f	file:
unset_mtrr	intelfb/intelfbdrv.c	427;"	d	file:
unused	acornfb.h	/^	u_int unused:4;$/;"	m	struct:vidc20_palette
unused	imxfb.h	/^				unused:30;$/;"	m	struct:imxfb_info
unused	pxafb.h	/^				unused:30;$/;"	m	struct:pxafb_info
unused	sa1100fb.h	/^				unused:30;$/;"	m	struct:sa1100fb_info
unused	sa1100fb.h	/^			unused:29;$/;"	m	struct:sa1100fb_mach_info
up	atafb.c	82;"	d	file:
up16	amifb.c	559;"	d	file:
up2	amifb.c	543;"	d	file:
up32	amifb.c	564;"	d	file:
up4	amifb.c	548;"	d	file:
up64	amifb.c	569;"	d	file:
up8	amifb.c	554;"	d	file:
update	omap/blizzard.c	/^		struct update_param	update;$/;"	m	union:blizzard_request::__anon53	typeref:struct:blizzard_request::__anon53::update_param	file:
update	omap/hwa742.c	/^		struct update_param	update;$/;"	m	union:hwa742_request::__anon48	typeref:struct:hwa742_request::__anon48::update_param	file:
update_attr	console/bitblit.c	/^static inline void update_attr(u8 *dst, u8 *src, int attribute,$/;"	f	file:
update_crtc2	matrox/matroxfb_base.c	/^static void update_crtc2(WPMINFO unsigned int pos) {$/;"	f	file:
update_db_buf	w100fb.h	/^	u32 update_db_buf  : 1;$/;"	m	struct:disp_db_buf_cntl_wr_t
update_db_buf_done	w100fb.h	/^	u32 update_db_buf_done  : 1;$/;"	m	struct:disp_db_buf_cntl_rd_t
update_dinfo	intelfb/intelfbdrv.c	/^static void update_dinfo(struct intelfb_info *dinfo,$/;"	f	file:
update_full_screen	omap/blizzard.c	/^static int update_full_screen(void)$/;"	f	file:
update_lock	jz4750_ipu.h	/^	spinlock_t	update_lock;$/;"	m	struct:ipu_driver_priv
update_mode	omap/blizzard.c	/^	enum omapfb_update_mode	update_mode;$/;"	m	struct:blizzard_struct	typeref:enum:blizzard_struct::omapfb_update_mode	file:
update_mode	omap/dispc.c	/^	enum omapfb_update_mode	update_mode;$/;"	m	struct:__anon50	typeref:enum:__anon50::omapfb_update_mode	file:
update_mode	omap/hwa742.c	/^	enum omapfb_update_mode	update_mode;$/;"	m	struct:__anon49	typeref:enum:__anon49::omapfb_update_mode	file:
update_mode	omap/lcdc.c	/^	enum omapfb_update_mode	update_mode;$/;"	m	struct:omap_lcd_controller	typeref:enum:omap_lcd_controller::omapfb_update_mode	file:
update_mode_before_suspend	omap/blizzard.c	/^	enum omapfb_update_mode	update_mode_before_suspend;$/;"	m	struct:blizzard_struct	typeref:enum:blizzard_struct::omapfb_update_mode	file:
update_mode_before_suspend	omap/hwa742.c	/^	enum omapfb_update_mode	update_mode_before_suspend;$/;"	m	struct:__anon49	typeref:enum:__anon49::omapfb_update_mode	file:
update_param	omap/blizzard.c	/^struct update_param {$/;"	s	file:
update_param	omap/hwa742.c	/^struct update_param {$/;"	s	file:
update_start	console/fbcon.h	/^	int  (*update_start)(struct fb_info *info);$/;"	m	struct:fbcon_ops
updatehwstate_clk	matrox/g450_pll.c	/^static void updatehwstate_clk(struct matrox_hw_state* hw, unsigned int mnp, unsigned int pll) {$/;"	f	file:
updatescrollmode	console/fbcon.c	/^static __inline__ void updatescrollmode(struct display *p,$/;"	f	file:
upper	matrox/matroxfb_base.c	/^static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {$/;"	m	struct:__anon29	file:
upper	matrox/matroxfb_base.c	/^static unsigned int upper = ~0;		\/* "matrox:upper:xxxxx" *\/$/;"	v	file:
upper_margin	sa1100fb.h	/^	u_char		upper_margin;$/;"	m	struct:sa1100fb_mach_info
upx	amifb.c	574;"	d	file:
use_bios_dividers	aty/radeonfb.h	/^	int use_bios_dividers;$/;"	m	struct:panel_info
use_count	i810/i810.h	/^	unsigned int		 use_count;$/;"	m	struct:i810fb_par
use_hwscroll	atafb.c	/^static int use_hwscroll = 1;$/;"	v	file:
usecount	matrox/matroxfb_base.h	/^	unsigned int		usecount;$/;"	m	struct:matrox_fb_info
useoem	sis/sis_main.c	/^static int		useoem = -1;$/;"	v	file:
user_cause	ps3fb.c	/^	u32 user_cause;$/;"	m	struct:gpu_irq	file:
user_data_addr	sticore.h	/^	u32 user_data_addr;$/;"	m	struct:sti_rom
user_data_size	sticore.h	/^	u32 user_data_size;$/;"	m	struct:sti_rom
userfont	console/fbcon.h	/^    int userfont;                   \/* != 0 if fontdata kmalloc()ed *\/$/;"	m	struct:display
userom	sis/sis_main.c	/^static int		userom = -1;$/;"	v	file:
userusecount	matrox/matroxfb_base.h	/^	unsigned int		userusecount;$/;"	m	struct:matrox_fb_info
using_vram	acornfb.h	/^	unsigned int	using_vram	: 1;$/;"	m	struct:acornfb_par
uv_combine	w100fb.h	/^	u32 uv_combine       : 1;$/;"	m	struct:video_ctrl_t
uvesafb_blank	uvesafb.c	/^static int uvesafb_blank(int blank, struct fb_info *info)$/;"	f	file:
uvesafb_check_limits	uvesafb.c	/^static void uvesafb_check_limits(struct fb_var_screeninfo *var,$/;"	f	file:
uvesafb_check_var	uvesafb.c	/^static int uvesafb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
uvesafb_cn_callback	uvesafb.c	/^static void uvesafb_cn_callback(void *data)$/;"	f	file:
uvesafb_cn_id	uvesafb.c	/^static struct cb_id uvesafb_cn_id = {$/;"	v	typeref:struct:cb_id	file:
uvesafb_dev_attgrp	uvesafb.c	/^static struct attribute_group uvesafb_dev_attgrp = {$/;"	v	typeref:struct:attribute_group	file:
uvesafb_dev_attrs	uvesafb.c	/^static struct attribute *uvesafb_dev_attrs[] = {$/;"	v	typeref:struct:attribute	file:
uvesafb_device	uvesafb.c	/^static struct platform_device *uvesafb_device;$/;"	v	typeref:struct:platform_device	file:
uvesafb_driver	uvesafb.c	/^static struct platform_driver uvesafb_driver = {$/;"	v	typeref:struct:platform_driver	file:
uvesafb_exec	uvesafb.c	/^static int uvesafb_exec(struct uvesafb_ktask *task)$/;"	f	file:
uvesafb_exit	uvesafb.c	/^module_exit(uvesafb_exit);$/;"	v
uvesafb_exit	uvesafb.c	/^static void __devexit uvesafb_exit(void)$/;"	f	file:
uvesafb_free	uvesafb.c	/^static void uvesafb_free(struct uvesafb_ktask *task)$/;"	f	file:
uvesafb_helper_start	uvesafb.c	/^static int uvesafb_helper_start(void)$/;"	f	file:
uvesafb_init	uvesafb.c	/^module_init(uvesafb_init);$/;"	v
uvesafb_init	uvesafb.c	/^static int __devinit uvesafb_init(void)$/;"	f	file:
uvesafb_init_info	uvesafb.c	/^static void __devinit uvesafb_init_info(struct fb_info *info,$/;"	f	file:
uvesafb_init_mtrr	uvesafb.c	/^static void __devinit uvesafb_init_mtrr(struct fb_info *info)$/;"	f	file:
uvesafb_is_valid_mode	uvesafb.c	/^static int __devinit uvesafb_is_valid_mode(struct fb_videomode *mode,$/;"	f	file:
uvesafb_open	uvesafb.c	/^static int uvesafb_open(struct fb_info *info, int user)$/;"	f	file:
uvesafb_ops	uvesafb.c	/^static struct fb_ops uvesafb_ops = {$/;"	v	typeref:struct:fb_ops	file:
uvesafb_pan_display	uvesafb.c	/^static int uvesafb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
uvesafb_prep	uvesafb.c	/^static struct uvesafb_ktask *uvesafb_prep(void)$/;"	f	file:
uvesafb_probe	uvesafb.c	/^static int __devinit uvesafb_probe(struct platform_device *dev)$/;"	f	file:
uvesafb_release	uvesafb.c	/^static int uvesafb_release(struct fb_info *info, int user)$/;"	f	file:
uvesafb_remove	uvesafb.c	/^static int uvesafb_remove(struct platform_device *dev)$/;"	f	file:
uvesafb_reset	uvesafb.c	/^static void uvesafb_reset(struct uvesafb_ktask *task)$/;"	f	file:
uvesafb_restore_state	uvesafb.c	/^static void uvesafb_restore_state(struct fb_info *info)$/;"	f	file:
uvesafb_save_state	uvesafb.c	/^static void uvesafb_save_state(struct fb_info *info)$/;"	f	file:
uvesafb_set_par	uvesafb.c	/^static int uvesafb_set_par(struct fb_info *info)$/;"	f	file:
uvesafb_setcmap	uvesafb.c	/^static int uvesafb_setcmap(struct fb_cmap *cmap, struct fb_info *info)$/;"	f	file:
uvesafb_setcolreg	uvesafb.c	/^static int uvesafb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
uvesafb_setpalette	uvesafb.c	/^static int uvesafb_setpalette(struct uvesafb_pal_entry *entries, int count,$/;"	f	file:
uvesafb_setup	uvesafb.c	/^static int __devinit uvesafb_setup(char *options)$/;"	f	file:
uvesafb_setup_var	uvesafb.c	/^static void uvesafb_setup_var(struct fb_var_screeninfo *var,$/;"	f	file:
uvesafb_show_nocrtc	uvesafb.c	/^static ssize_t uvesafb_show_nocrtc(struct device *dev,$/;"	f	file:
uvesafb_show_oem_string	uvesafb.c	/^static ssize_t uvesafb_show_oem_string(struct device *dev,$/;"	f	file:
uvesafb_show_product_name	uvesafb.c	/^static ssize_t uvesafb_show_product_name(struct device *dev,$/;"	f	file:
uvesafb_show_product_rev	uvesafb.c	/^static ssize_t uvesafb_show_product_rev(struct device *dev,$/;"	f	file:
uvesafb_show_vbe_modes	uvesafb.c	/^static ssize_t uvesafb_show_vbe_modes(struct device *dev,$/;"	f	file:
uvesafb_show_vbe_ver	uvesafb.c	/^static ssize_t uvesafb_show_vbe_ver(struct device *dev,$/;"	f	file:
uvesafb_show_vendor	uvesafb.c	/^static ssize_t uvesafb_show_vendor(struct device *dev,$/;"	f	file:
uvesafb_store_nocrtc	uvesafb.c	/^static ssize_t uvesafb_store_nocrtc(struct device *dev,$/;"	f	file:
uvesafb_vbe_find_mode	uvesafb.c	/^static int uvesafb_vbe_find_mode(struct uvesafb_par *par,$/;"	f	file:
uvesafb_vbe_getedid	uvesafb.c	/^static int __devinit uvesafb_vbe_getedid(struct uvesafb_ktask *task,$/;"	f	file:
uvesafb_vbe_getinfo	uvesafb.c	/^static int __devinit uvesafb_vbe_getinfo(struct uvesafb_ktask *task,$/;"	f	file:
uvesafb_vbe_getmodes	uvesafb.c	/^static int __devinit uvesafb_vbe_getmodes(struct uvesafb_ktask *task,$/;"	f	file:
uvesafb_vbe_getmonspecs	uvesafb.c	/^static void __devinit uvesafb_vbe_getmonspecs(struct uvesafb_ktask *task,$/;"	f	file:
uvesafb_vbe_getpmi	uvesafb.c	/^static int __devinit uvesafb_vbe_getpmi(struct uvesafb_ktask *task,$/;"	f	file:
uvesafb_vbe_getstatesize	uvesafb.c	/^static void __devinit uvesafb_vbe_getstatesize(struct uvesafb_ktask *task,$/;"	f	file:
uvesafb_vbe_init	uvesafb.c	/^static int __devinit uvesafb_vbe_init(struct fb_info *info)$/;"	f	file:
uvesafb_vbe_init_mode	uvesafb.c	/^static int __devinit uvesafb_vbe_init_mode(struct fb_info *info)$/;"	f	file:
uvesafb_vbe_state_restore	uvesafb.c	/^static void uvesafb_vbe_state_restore(struct uvesafb_par *par, u8 *state_buf)$/;"	f	file:
uvesafb_vbe_state_save	uvesafb.c	/^static u8 *uvesafb_vbe_state_save(struct uvesafb_par *par)$/;"	f	file:
uvfb_tasks	uvesafb.c	/^static struct uvesafb_ktask *uvfb_tasks[UVESAFB_TASKS_MAX];$/;"	v	typeref:struct:uvesafb_ktask	file:
v	jz4750_ipu.h	/^	unsigned int v;$/;"	m	struct:YuvStride
v	sis/sis_main.h	/^	u16 v;$/;"	m	struct:_sisfbddcfmodes
v	sis/sis_main.h	/^	u16 v;$/;"	m	struct:_sisfbddcsmodes
v86d_path	uvesafb.c	/^static char v86d_path[PATH_MAX] = "\/sbin\/v86d";$/;"	v	file:
v86d_started	uvesafb.c	/^static char v86d_started;	\/* has v86d been started by uvesafb? *\/$/;"	v	file:
v8_brazil_cmap_regs	macfb.c	/^} *v8_brazil_cmap_regs;$/;"	v	typeref:struct:__anon91	file:
v8_brazil_setpalette	macfb.c	/^static int v8_brazil_setpalette (unsigned int regno, unsigned int red,$/;"	f	file:
vAct_high	aty/radeonfb.h	/^	int hAct_high, vAct_high, interlaced;$/;"	m	struct:panel_info
vMaj	matrox/matroxfb_base.h	/^		unsigned char vMaj, vMin, vRev;$/;"	m	struct:matrox_bios::__anon7
vMin	matrox/matroxfb_base.h	/^		unsigned char vMaj, vMin, vRev;$/;"	m	struct:matrox_bios::__anon7
vOver_plus	aty/radeonfb.h	/^	int vOver_plus, vSync_width, vblank;$/;"	m	struct:panel_info
vRev	matrox/matroxfb_base.h	/^		unsigned char vMaj, vMin, vRev;$/;"	m	struct:matrox_bios::__anon7
vSync_width	aty/radeonfb.h	/^	int vOver_plus, vSync_width, vblank;$/;"	m	struct:panel_info
v_back_porch	fbcvt.c	/^	u32 v_back_porch;$/;"	m	struct:fb_cvt_data	file:
v_blank_end	bw2.c	/^	u8	v_blank_end;$/;"	m	struct:bw2_regs	file:
v_blank_end	cg3.c	/^	u8	v_blank_end;$/;"	m	struct:cg3_regs	file:
v_blank_start_high	bw2.c	/^	u8	v_blank_start_high;$/;"	m	struct:bw2_regs	file:
v_blank_start_high	cg3.c	/^	u8	v_blank_start_high;$/;"	m	struct:cg3_regs	file:
v_blank_start_low	bw2.c	/^	u8	v_blank_start_low;$/;"	m	struct:bw2_regs	file:
v_blank_start_low	cg3.c	/^	u8	v_blank_start_low;$/;"	m	struct:cg3_regs	file:
v_border_end	acornfb.h	/^	u_int	v_border_end;$/;"	m	struct:vidc_timing
v_border_start	acornfb.h	/^	u_int	v_border_start;$/;"	m	struct:vidc_timing
v_buf_p	jz4750_ipu.h	/^	unsigned int		v_buf_p;$/;"	m	struct:ipu_img_param_t
v_buf_v	jz4750_ipu.h	/^	unsigned char*		v_buf_v;$/;"	m	struct:ipu_img_param_t
v_cycle	acornfb.h	/^	u_int	v_cycle;$/;"	m	struct:vidc_timing
v_display_end	acornfb.h	/^	u_int	v_display_end;$/;"	m	struct:vidc_timing
v_display_start	acornfb.h	/^	u_int	v_display_start;$/;"	m	struct:vidc_timing
v_front_porch	fbcvt.c	/^	u32 v_front_porch;$/;"	m	struct:fb_cvt_data	file:
v_lut	jz4750_ipu.h	/^	rsz_lut v_lut[IPU_LUT_LEN];$/;"	m	struct:ipu_driver_priv
v_margin	fbcvt.c	/^	u32 v_margin;$/;"	m	struct:fb_cvt_data	file:
v_regs	pm2fb.c	/^	unsigned char	__iomem *v_regs;\/* virtual address of p_regs *\/$/;"	m	struct:pm2fb_par	file:
v_regs	pm3fb.c	/^	unsigned char	__iomem *v_regs;\/* virtual address of p_regs *\/$/;"	m	struct:pm3_par	file:
v_sync_end	bw2.c	/^	u8	v_sync_end;$/;"	m	struct:bw2_regs	file:
v_sync_end	cg3.c	/^	u8	v_sync_end;$/;"	m	struct:cg3_regs	file:
v_sync_start	bw2.c	/^	u8	v_sync_start;$/;"	m	struct:bw2_regs	file:
v_sync_start	cg3.c	/^	u8	v_sync_start;$/;"	m	struct:cg3_regs	file:
v_sync_strt_wid	aty/aty128fb.c	/^	u32 v_total, v_sync_strt_wid;$/;"	m	struct:aty128_crtc	file:
v_sync_strt_wid	aty/atyfb.h	/^	u32 v_sync_strt_wid;$/;"	m	struct:crtc
v_sync_width	acornfb.h	/^	u_int	v_sync_width;$/;"	m	struct:vidc_timing
v_t_addr	jz4750_ipu.h	/^	unsigned char*		v_t_addr;$/;"	m	struct:ipu_img_param_t
v_tot_disp	aty/atyfb.h	/^	u32 v_tot_disp;$/;"	m	struct:crtc
v_total	aty/aty128fb.c	/^	u32 v_total, v_sync_strt_wid;$/;"	m	struct:aty128_crtc	file:
v_total	matrox/matroxfb_g450.c	/^	unsigned int	v_total;$/;"	m	struct:output_desc	file:
v_total	sm501fb.c	/^static inline int v_total(struct fb_var_screeninfo *var)$/;"	f	file:
vactive	fbmon.c	/^	u32 vactive;$/;"	m	struct:__fb_timings	file:
vaddr	matrox/matroxfb_base.h	/^	void __iomem*	vaddr;$/;"	m	struct:__anon3
vaddr_add	matrox/matroxfb_base.h	/^static inline void vaddr_add(vaddr_t* va, unsigned long offs) {$/;"	f
vaddr_t	matrox/matroxfb_base.h	/^} vaddr_t;$/;"	t	typeref:struct:__anon3
vaddr_va	matrox/matroxfb_base.h	/^static inline void __iomem* vaddr_va(vaddr_t va) {$/;"	f
val	aty/radeon_base.c	/^	u32 val;$/;"	m	struct:__anon96	file:
val	pvr2fb.c	/^struct pvr2_params { unsigned int val; char *name; };$/;"	m	struct:pvr2_params	file:
valid	aty/radeonfb.h	/^	int valid;$/;"	m	struct:panel_info
valid	gbefb.c	/^	int valid;$/;"	m	struct:gbefb_par	file:
valid	matrox/matroxfb_base.h	/^	unsigned int	valid;$/;"	m	struct:matrox_pll_cache
valid	nvidia/nv_hw.c	/^	int valid;$/;"	m	struct:__anon35	file:
valid	nvidia/nv_hw.c	/^	int valid;$/;"	m	struct:__anon37	file:
valid	riva/riva_hw.c	/^  int valid;$/;"	m	struct:__anon82	file:
valid	riva/riva_hw.c	/^  int valid;$/;"	m	struct:__anon84	file:
valid	riva/riva_hw.c	/^  int valid;$/;"	m	struct:__anon86	file:
valkyrie_choose_mode	valkyriefb.c	/^static void __init valkyrie_choose_mode(struct fb_info_valkyrie *p)$/;"	f	file:
valkyrie_cmap_regs	macfb.c	/^} *valkyrie_cmap_regs;$/;"	v	typeref:struct:__anon90	file:
valkyrie_init_fix	valkyriefb.c	/^static void valkyrie_init_fix(struct fb_fix_screeninfo *fix, struct fb_info_valkyrie *p)$/;"	f	file:
valkyrie_init_info	valkyriefb.c	/^static void __init valkyrie_init_info(struct fb_info *info, struct fb_info_valkyrie *p)$/;"	f	file:
valkyrie_par_to_fix	valkyriefb.c	/^static void valkyrie_par_to_fix(struct fb_par_valkyrie *par,$/;"	f	file:
valkyrie_par_to_var	valkyriefb.c	/^static inline int valkyrie_par_to_var(struct fb_par_valkyrie *par,$/;"	f	file:
valkyrie_reg_init	valkyriefb.h	/^static struct valkyrie_regvals *valkyrie_reg_init[VMODE_MAX] = {$/;"	v	typeref:struct:valkyrie_regvals
valkyrie_reg_init_10	valkyriefb.h	/^static struct valkyrie_regvals valkyrie_reg_init_10 = {$/;"	v	typeref:struct:valkyrie_regvals
valkyrie_reg_init_11	valkyriefb.h	/^static struct valkyrie_regvals valkyrie_reg_init_11 = {$/;"	v	typeref:struct:valkyrie_regvals
valkyrie_reg_init_13	valkyriefb.h	/^static struct valkyrie_regvals valkyrie_reg_init_13 = {$/;"	v	typeref:struct:valkyrie_regvals
valkyrie_reg_init_14	valkyriefb.h	/^static struct valkyrie_regvals valkyrie_reg_init_14 = {$/;"	v	typeref:struct:valkyrie_regvals
valkyrie_reg_init_15	valkyriefb.h	/^static struct valkyrie_regvals valkyrie_reg_init_15 = {$/;"	v	typeref:struct:valkyrie_regvals
valkyrie_reg_init_17	valkyriefb.h	/^static struct valkyrie_regvals valkyrie_reg_init_17 = {$/;"	v	typeref:struct:valkyrie_regvals
valkyrie_reg_init_5	valkyriefb.h	/^static struct valkyrie_regvals valkyrie_reg_init_5 = {$/;"	v	typeref:struct:valkyrie_regvals
valkyrie_reg_init_6	valkyriefb.h	/^static struct valkyrie_regvals valkyrie_reg_init_6 = {$/;"	v	typeref:struct:valkyrie_regvals
valkyrie_regs	valkyriefb.c	/^	struct valkyrie_regs	__iomem *valkyrie_regs;$/;"	m	struct:fb_info_valkyrie	typeref:struct:fb_info_valkyrie::__iomem	file:
valkyrie_regs	valkyriefb.h	/^struct valkyrie_regs {$/;"	s
valkyrie_regs_phys	valkyriefb.c	/^	unsigned long		valkyrie_regs_phys;$/;"	m	struct:fb_info_valkyrie	file:
valkyrie_regvals	valkyriefb.h	/^struct valkyrie_regvals {$/;"	s
valkyrie_setpalette	macfb.c	/^static int valkyrie_setpalette (unsigned int regno, unsigned int red,$/;"	f	file:
valkyrie_var_to_par	valkyriefb.c	/^static int valkyrie_var_to_par(struct fb_var_screeninfo *var,$/;"	f	file:
valkyrie_vram_reqd	valkyriefb.c	/^static inline int valkyrie_vram_reqd(int video_mode, int color_mode)$/;"	f	file:
valkyriefb_blank	valkyriefb.c	/^static int valkyriefb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
valkyriefb_check_var	valkyriefb.c	/^valkyriefb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
valkyriefb_init	valkyriefb.c	/^int __init valkyriefb_init(void)$/;"	f
valkyriefb_init	valkyriefb.c	/^module_init(valkyriefb_init);$/;"	v
valkyriefb_ops	valkyriefb.c	/^static struct fb_ops valkyriefb_ops = {$/;"	v	typeref:struct:fb_ops	file:
valkyriefb_set_par	valkyriefb.c	/^static int valkyriefb_set_par(struct fb_info *info)$/;"	f	file:
valkyriefb_setcolreg	valkyriefb.c	/^static int valkyriefb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
valkyriefb_setup	valkyriefb.c	/^int __init valkyriefb_setup(char *options)$/;"	f
value	ffb.c	/^	u32	value;$/;"	m	struct:ffb_dac	file:
value	imsttfb.c	/^	__u8 addr, value;$/;"	m	struct:initvalues	file:
value2	ffb.c	/^	u32	value2;$/;"	m	struct:ffb_dac	file:
values	matrox/matroxfb_base.h	/^			      } values;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon23
var	cirrusfb.c	/^	struct fb_var_screeninfo var;$/;"	m	struct:__anon150	typeref:struct:__anon150::fb_var_screeninfo	file:
var	console/fbcon.h	/^	struct fb_var_screeninfo var;  \/* copy of the current fb_var_screeninfo *\/$/;"	m	struct:fbcon_ops	typeref:struct:fbcon_ops::fb_var_screeninfo
var	gbefb.c	/^	struct fb_var_screeninfo var;$/;"	m	struct:gbefb_par	typeref:struct:gbefb_par::fb_var_screeninfo	file:
var_to_depth	aty/radeonfb.h	/^static inline int var_to_depth(const struct fb_var_screeninfo *var)$/;"	f
var_to_display	console/fbcon.c	/^static int var_to_display(struct display *disp,$/;"	f	file:
var_to_pll	aty/atyfb.h	/^	int (*var_to_pll) (const struct fb_info * info, u32 vclk_per, u32 bpp, union aty_pll * pll);$/;"	m	struct:aty_pll_ops
var_to_refresh	intelfb/intelfbdrv.c	/^static __inline__ int var_to_refresh(const struct fb_var_screeninfo *var)$/;"	f	file:
vbG100	matrox/matroxfb_base.c	/^static struct video_board vbG100		= {0x0800000, 0x0800000, FB_ACCEL_MATROX_MGAG100,	&matrox_G100};$/;"	v	typeref:struct:video_board	file:
vbG200	matrox/matroxfb_base.c	/^static struct video_board vbG200		= {0x1000000, 0x1000000, FB_ACCEL_MATROX_MGAG200,	&matrox_G100};$/;"	v	typeref:struct:video_board	file:
vbG400	matrox/matroxfb_base.c	/^static struct video_board vbG400		= {0x2000000, 0x1000000, FB_ACCEL_MATROX_MGAG400,	&matrox_G100};$/;"	v	typeref:struct:video_board	file:
vbMillennium	matrox/matroxfb_base.c	/^static struct video_board vbMillennium		= {0x0800000, 0x0800000, FB_ACCEL_MATROX_MGA2064W,	&matrox_millennium};$/;"	v	typeref:struct:video_board	file:
vbMillennium2	matrox/matroxfb_base.c	/^static struct video_board vbMillennium2		= {0x1000000, 0x0800000, FB_ACCEL_MATROX_MGA2164W,	&matrox_millennium};$/;"	v	typeref:struct:video_board	file:
vbMillennium2A	matrox/matroxfb_base.c	/^static struct video_board vbMillennium2A	= {0x1000000, 0x0800000, FB_ACCEL_MATROX_MGA2164W_AGP,	&matrox_millennium};$/;"	v	typeref:struct:video_board	file:
vbMystique	matrox/matroxfb_base.c	/^static struct video_board vbMystique		= {0x0800000, 0x0800000, FB_ACCEL_MATROX_MGA1064SG,	&matrox_mystique};$/;"	v	typeref:struct:video_board	file:
vbase	matrox/matroxfb_base.h	/^	vaddr_t		vbase;	\/* CPU view *\/$/;"	m	struct:matrox_fb_info::__anon14
vbase	matrox/matroxfb_base.h	/^	vaddr_t		vbase;	\/* CPU view *\/$/;"	m	struct:matrox_fb_info::__anon15
vbase	matrox/matroxfb_crtc2.h	/^		vaddr_t		vbase;	\/* virtual *\/$/;"	m	struct:matroxfb_dh_fb_info::__anon31
vbase	matrox/matroxfb_crtc2.h	/^		vaddr_t		vbase;$/;"	m	struct:matroxfb_dh_fb_info::__anon32
vbase	savage/savagefb.h	/^		void   __iomem *vbase;$/;"	m	struct:savagefb_par::__anon121
vbase	savage/savagefb.h	/^		void  __iomem *vbase;$/;"	m	struct:savagefb_par::__anon122
vbb	atafb.c	/^			short vft, vbb, vbe, vdb, vde, vss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
vbc	cg14.c	/^	u16 vbc;	\/* Vert Blank Clear *\/$/;"	m	struct:cg14_regs	file:
vbe	atafb.c	/^			short vft, vbb, vbe, vdb, vde, vss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
vbflags	sis/sis.h	/^	u32		vbflags;		\/* Replacing deprecated stuff from above *\/$/;"	m	struct:sis_video_info
vbflags2	sis/sis.h	/^	u32		vbflags2;$/;"	m	struct:sis_video_info
vbl_addr	macfb.c	/^	unsigned long vbl_addr;	\/* OFFSET: 0x28 *\/$/;"	m	struct:__anon94	file:
vbl_cnt	pmag-aa-fb.c	/^	int vbl_cnt;$/;"	m	struct:aafb_cursor	file:
vbl_cursor_cnt	console/fbcon.c	/^static int vbl_cursor_cnt;$/;"	v	file:
vbl_cursor_cnt	console/sticon.c	/^static int vbl_cursor_cnt;$/;"	v	file:
vbl_detected	console/fbcon.c	/^static int vbl_detected;$/;"	v	file:
vblank	aty/atyfb.h	/^	struct aty_interrupt vblank;$/;"	m	struct:atyfb_par	typeref:struct:atyfb_par::aty_interrupt
vblank	aty/radeonfb.h	/^	int vOver_plus, vSync_width, vblank;$/;"	m	struct:panel_info
vblank	fbmon.c	/^	u32 vblank;$/;"	m	struct:__fb_timings	file:
vblank_a	intelfb/intelfb.h	/^	u32 vblank_a;$/;"	m	struct:intelfb_hwstate
vblank_b	intelfb/intelfb.h	/^	u32 vblank_b;$/;"	m	struct:intelfb_hwstate
vblank_count	ps3fb.c	/^	u64 vblank_count;	\/* frame count *\/$/;"	m	struct:ps3fb_priv	file:
vblank_count	ps3fb.c	/^	u64 vblank_count;$/;"	m	struct:display_head	file:
vbr	cg14.c	/^	u32 vbr;	\/* Frame Base Row *\/$/;"	m	struct:cg14_regs	file:
vbs	cg14.c	/^	u16 vbs;	\/* Vert Blank Start *\/$/;"	m	struct:cg14_regs	file:
vbstop	amifb.c	/^	u_short vbstop;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
vbstop2hw	amifb.c	1029;"	d	file:
vbstrt	amifb.c	/^	u_short vbstrt;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
vbstrt2hw	amifb.c	1028;"	d	file:
vburst_size	riva/riva_hw.c	/^  int vburst_size;$/;"	m	struct:__anon81	file:
vca	cg14.c	/^	u32 vca;	\/* VBC Config *\/$/;"	m	struct:cg14_regs	file:
vclipmax	ffb.c	/^	u32	vclipmax;$/;"	m	struct:ffb_fbc	file:
vclipmax	leo.c	/^	u32	vclipmax;$/;"	m	struct:leo_ld	file:
vclipmin	ffb.c	/^	u32	vclipmin;$/;"	m	struct:ffb_fbc	file:
vclipmin	leo.c	/^	u32	vclipmin;$/;"	m	struct:leo_ld	file:
vclipzmax	ffb.c	/^	u32	vclipzmax;$/;"	m	struct:ffb_fbc	file:
vclipzmin	ffb.c	/^	u32	vclipzmin;$/;"	m	struct:ffb_fbc	file:
vclk	aty/aty128fb.c	/^	u32 vclk;$/;"	m	struct:aty128_pll	file:
vclk	tridentfb.c	/^	int vclk;		\/* in MHz *\/$/;"	m	struct:tridentfb_par	file:
vclk_ecp_cntl	aty/radeonfb.h	/^	u32		vclk_ecp_cntl;$/;"	m	struct:radeon_regs
vclk_fb_div	aty/atyfb.h	/^	u8 vclk_fb_div;$/;"	m	struct:pll_ct
vclk_fb_div	aty/atyfb_base.c	/^	u8 vclk_fb_div;$/;"	m	struct:atyclk	file:
vclk_post_div	aty/atyfb.h	/^	u8 vclk_post_div;$/;"	m	struct:pll_ct
vclk_post_div	aty/atyfb_base.c	/^	u8 vclk_post_div;	\/* 1,2,3,4,6,8,12 *\/$/;"	m	struct:atyclk	file:
vclk_post_div_real	aty/atyfb.h	/^	u8 vclk_post_div_real;$/;"	m	struct:pll_ct
vco_freq_max	matrox/matroxfb_maven.c	/^	unsigned int	vco_freq_max;$/;"	m	struct:matrox_pll_features2	file:
vco_freq_min	matrox/matroxfb_base.h	/^	unsigned int	vco_freq_min;$/;"	m	struct:matrox_pll_features
vco_freq_min	matrox/matroxfb_maven.c	/^	unsigned int	vco_freq_min;$/;"	m	struct:matrox_pll_features2	file:
vcomax	matrox/matroxfb_base.h	/^	unsigned int	vcomax;$/;"	m	struct:matrox_pll_limits
vcomin	matrox/matroxfb_base.h	/^	unsigned int	vcomin;$/;"	m	struct:matrox_pll_limits
vcount	controlfb.h	/^	struct preg vcount;	\/* vertical counter *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
vcr	cg14.c	/^	u32 vcr;	\/* VBC refresh *\/$/;"	m	struct:cg14_regs	file:
vct	cg14.c	/^	u16 vct;	\/* Vert Counter *\/$/;"	m	struct:cg14_regs	file:
vdb	atafb.c	/^			short vft, vbb, vbe, vdb, vde, vss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
vdc	vermilion/vermilion.h	/^	struct pci_dev *vdc;$/;"	m	struct:vml_par	typeref:struct:vml_par::pci_dev
vdc_mem	vermilion/vermilion.h	/^	char __iomem *vdc_mem;$/;"	m	struct:vml_par
vdc_mem_base	vermilion/vermilion.h	/^	u64 vdc_mem_base;$/;"	m	struct:vml_par
vdc_mem_size	vermilion/vermilion.h	/^	u64 vdc_mem_size;$/;"	m	struct:vml_par
vde	atafb.c	/^			short vft, vbb, vbe, vdb, vde, vss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
vdl_prescale	atafb.c	/^static int vdl_prescale[4][3] = {$/;"	v	file:
vdrain_rate	riva/riva_hw.c	/^  int vdrain_rate;$/;"	m	struct:__anon81	file:
veb	imsttfb.c	/^	__u16 hes, heb, hsb, ht, ves, veb, vsb, vt, vil;$/;"	m	struct:imstt_regvals	file:
veblank	controlfb.h	/^	struct preg veblank;	\/* vert end blank (display start) *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
veblank	controlfb.h	/^	unsigned veblank;	\/* vert end blank (display start) *\/$/;"	m	struct:control_regints
vendor	matrox/matroxfb_base.c	/^	unsigned short vendor, device, rev, svid, sid;$/;"	m	struct:board	file:
vendorName	sis/sis_main.h	/^	char  *vendorName;$/;"	m	struct:_customttable
vendorName	sis/sis_main.h	/^	char *vendorName;$/;"	m	struct:_chswtable
verbosity	cyblafb.c	/^static int verbosity;$/;"	v	file:
verifymode	matrox/matroxfb_base.h	/^	int		(*verifymode)(void* altout_dev, u_int32_t mode);$/;"	m	struct:matrox_altout
version	jz4750_ipu.h	/^	unsigned int 		version;			\/* sizeof(struct ipu_img_param_t) *\/$/;"	m	struct:ipu_img_param_t
version	matrox/matroxfb_base.h	/^		      } version;$/;"	m	struct:matrox_bios	typeref:struct:matrox_bios::__anon7
version	matrox/matroxfb_maven.c	/^	int				version;$/;"	m	struct:maven_data	file:
version	omap/blizzard.c	/^	int			version;$/;"	m	struct:blizzard_struct	file:
version_driver	ps3fb.c	/^	u32 version_driver;$/;"	m	struct:gpu_driver_info	file:
version_gpu	ps3fb.c	/^	u32 version_gpu;$/;"	m	struct:gpu_driver_info	file:
vert_state	stifb.c	/^	__s32	vert_state;$/;"	m	struct:__anon111	file:
vert_stretching	aty/atyfb.h	/^	u32 vert_stretching;$/;"	m	struct:crtc
vert_timing_fmt	stifb.c	/^	__s32	vert_timing_fmt;$/;"	m	struct:__anon111	file:
verttiming	au1100fb.h	/^	u32	verttiming;$/;"	m	struct:au1100fb_panel
verttiming	au1200fb.h	/^	volatile uint32	verttiming;$/;"	m	struct:au1200_lcd
ves	imsttfb.c	/^	__u16 hes, heb, hsb, ht, ves, veb, vsb, vt, vil;$/;"	m	struct:imstt_regvals	file:
vesa	matrox/matroxfb_base.c	/^static struct { unsigned int vesa; unsigned int info; } *RSptr, vesamap[] __initdata = {$/;"	m	struct:__anon30	file:
vesa	matrox/matroxfb_base.c	/^static unsigned int vesa = ~0;		\/* "matrox:vesa:xxxxx" *\/$/;"	v	file:
vesa	sis/sis_main.c	/^static int		vesa = -1;$/;"	v	file:
vesa_blanked	vga16fb.c	/^	int palette_blanked, vesa_blanked, mode, isVGA;$/;"	m	struct:vga16fb_par	file:
vesa_mode_no_1	sis/sis_main.h	/^	u16 vesa_mode_no_1;  \/* "SiS defined" VESA mode number *\/$/;"	m	struct:_sisbios_mode
vesa_mode_no_2	sis/sis_main.h	/^	u16 vesa_mode_no_2;  \/* Real VESA mode numbers *\/$/;"	m	struct:_sisbios_mode
vesa_modes	modedb.c	/^EXPORT_SYMBOL(vesa_modes);$/;"	v
vesa_modes	modedb.c	/^const struct fb_videomode vesa_modes[] = {$/;"	v	typeref:struct:fb_videomode
vesa_setpalette	vesafb.c	/^static int vesa_setpalette(int regno, unsigned red, unsigned green,$/;"	f	file:
vesafb	cyblafb.c	/^static int vesafb;$/;"	v	file:
vesafb_defined	matrox/matroxfb_base.c	/^static struct fb_var_screeninfo vesafb_defined = {$/;"	v	typeref:struct:fb_var_screeninfo	file:
vesafb_device	vesafb.c	/^static struct platform_device *vesafb_device;$/;"	v	typeref:struct:platform_device	file:
vesafb_driver	vesafb.c	/^static struct platform_driver vesafb_driver = {$/;"	v	typeref:struct:platform_driver	file:
vesafb_init	vesafb.c	/^module_init(vesafb_init);$/;"	v
vesafb_init	vesafb.c	/^static int __init vesafb_init(void)$/;"	f	file:
vesafb_ops	vesafb.c	/^static struct fb_ops vesafb_ops = {$/;"	v	typeref:struct:fb_ops	file:
vesafb_pan_display	vesafb.c	/^static int vesafb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
vesafb_probe	vesafb.c	/^static int __init vesafb_probe(struct platform_device *dev)$/;"	f	file:
vesafb_setcolreg	vesafb.c	/^static int vesafb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
vesafb_setup	vesafb.c	/^static int __init vesafb_setup(char *options)$/;"	f	file:
vesync	controlfb.h	/^	struct preg vesync;	\/* vert end sync *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
vesync	controlfb.h	/^	unsigned vesync;	\/* vert end sync *\/$/;"	m	struct:control_regints
vewin	controlfb.h	/^	struct preg vewin;	\/* between vesync and veblank *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
vewin	controlfb.h	/^	unsigned vewin;	\/* between vesync and veblank *\/$/;"	m	struct:control_regints
vf	acornfb.h	/^	u_int	vf;$/;"	m	struct:modey_params
vfb_check_var	vfb.c	/^static int vfb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
vfb_device	vfb.c	/^static struct platform_device *vfb_device;$/;"	v	typeref:struct:platform_device	file:
vfb_driver	vfb.c	/^static struct platform_driver vfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
vfb_exit	vfb.c	/^module_exit(vfb_exit);$/;"	v
vfb_exit	vfb.c	/^static void __exit vfb_exit(void)$/;"	f	file:
vfb_init	vfb.c	/^module_init(vfb_init);$/;"	v
vfb_init	vfb.c	/^static int __init vfb_init(void)$/;"	f	file:
vfb_mmap	vfb.c	/^static int vfb_mmap(struct fb_info *info,$/;"	f	file:
vfb_ops	vfb.c	/^static struct fb_ops vfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
vfb_pan_display	vfb.c	/^static int vfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
vfb_probe	vfb.c	/^static int __init vfb_probe(struct platform_device *dev)$/;"	f	file:
vfb_remove	vfb.c	/^static int vfb_remove(struct platform_device *dev)$/;"	f	file:
vfb_set_par	vfb.c	/^static int vfb_set_par(struct fb_info *info)$/;"	f	file:
vfb_setcolreg	vfb.c	/^static int vfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
vfb_setup	vfb.c	/^static int __init vfb_setup(char *options)$/;"	f	file:
vfreq	fbmon.c	/^	u32 vfreq;$/;"	m	struct:__fb_timings	file:
vfreq	matrox/matroxfb_base.c	/^static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {$/;"	m	struct:__anon29	file:
vfreq	platinumfb.h	/^	int vfreq;$/;"	m	struct:vmode_attr
vft	atafb.c	/^			short vft, vbb, vbe, vdb, vde, vss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
vga0_divisor	intelfb/intelfb.h	/^	u32 vga0_divisor;$/;"	m	struct:intelfb_hwstate
vga16_names	atafb.c	/^static char *vga16_names[] = { "vga16", "default3", NULL };$/;"	v	file:
vga16_setpalette	vga16fb.c	/^static void vga16_setpalette(int regno, unsigned red, unsigned green, unsigned blue)$/;"	f	file:
vga16fb_blank	vga16fb.c	/^static int vga16fb_blank(int blank, struct fb_info *info)$/;"	f	file:
vga16fb_check_var	vga16fb.c	/^static int vga16fb_check_var(struct fb_var_screeninfo *var,$/;"	f	file:
vga16fb_clock_chip	vga16fb.c	/^static void vga16fb_clock_chip(struct vga16fb_par *par,$/;"	f	file:
vga16fb_copyarea	vga16fb.c	/^static void vga16fb_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f	file:
vga16fb_device	vga16fb.c	/^static struct platform_device *vga16fb_device;$/;"	v	typeref:struct:platform_device	file:
vga16fb_driver	vga16fb.c	/^static struct platform_driver vga16fb_driver = {$/;"	v	typeref:struct:platform_driver	file:
vga16fb_exit	vga16fb.c	/^module_exit(vga16fb_exit);$/;"	v
vga16fb_exit	vga16fb.c	/^static void __exit vga16fb_exit(void)$/;"	f	file:
vga16fb_fillrect	vga16fb.c	/^static void vga16fb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
vga16fb_imageblit	vga16fb.c	/^static void vga16fb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
vga16fb_init	vga16fb.c	/^module_init(vga16fb_init);$/;"	v
vga16fb_init	vga16fb.c	/^static int __init vga16fb_init(void)$/;"	f	file:
vga16fb_open	vga16fb.c	/^static int vga16fb_open(struct fb_info *info, int user)$/;"	f	file:
vga16fb_ops	vga16fb.c	/^static struct fb_ops vga16fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
vga16fb_pan_display	vga16fb.c	/^static int vga16fb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
vga16fb_pan_var	vga16fb.c	/^static void vga16fb_pan_var(struct fb_info *info, $/;"	f	file:
vga16fb_par	vga16fb.c	/^struct vga16fb_par {$/;"	s	file:
vga16fb_probe	vga16fb.c	/^static int __init vga16fb_probe(struct platform_device *dev)$/;"	f	file:
vga16fb_release	vga16fb.c	/^static int vga16fb_release(struct fb_info *info, int user)$/;"	f	file:
vga16fb_remove	vga16fb.c	/^static int vga16fb_remove(struct platform_device *dev)$/;"	f	file:
vga16fb_set_par	vga16fb.c	/^static int vga16fb_set_par(struct fb_info *info)$/;"	f	file:
vga16fb_setcolreg	vga16fb.c	/^static int vga16fb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
vga16fb_setup	vga16fb.c	/^static int vga16fb_setup(char *options)$/;"	f	file:
vga16fb_update_fix	vga16fb.c	/^static void vga16fb_update_fix(struct fb_info *info)$/;"	f	file:
vga1_divisor	intelfb/intelfb.h	/^	u32 vga1_divisor;$/;"	m	struct:intelfb_hwstate
vga256_names	atafb.c	/^static char *vga256_names[] = { "vga256", NULL };$/;"	v	file:
vga2_names	atafb.c	/^static char *vga2_names[] = { "vga2", NULL };$/;"	v	file:
vga4_names	atafb.c	/^static char *vga4_names[] = { "vga4", NULL };$/;"	v	file:
vgaHWInit	neofb.c	/^static int vgaHWInit(const struct fb_var_screeninfo *var,$/;"	f	file:
vgaHWInit	savage/savagefb_driver.c	/^static void vgaHWInit(struct fb_var_screeninfo *var,$/;"	f	file:
vgaHWLock	neofb.c	/^static void vgaHWLock(struct vgastate *state)$/;"	f	file:
vgaHWProtect	neofb.c	/^static void vgaHWProtect(int on)$/;"	f	file:
vgaHWProtect	savage/savagefb_driver.c	/^static void vgaHWProtect(struct savagefb_par *par, int on)$/;"	f	file:
vgaHWRestore	neofb.c	/^static void vgaHWRestore(const struct fb_info *info,$/;"	f	file:
vgaHWRestore	savage/savagefb_driver.c	/^static void vgaHWRestore(struct savagefb_par  *par, struct savage_reg *reg)$/;"	f	file:
vgaHWSeqReset	savage/savagefb_driver.c	/^static void vgaHWSeqReset(struct savagefb_par *par, int start)$/;"	f	file:
vgaHWUnlock	neofb.c	/^static void vgaHWUnlock(void)$/;"	f	file:
vgaLockUnlock	riva/riva_hw.c	/^static void vgaLockUnlock$/;"	f	file:
vga_512_chars	console/vgacon.c	/^static int 		vga_512_chars;$/;"	v	file:
vga_8planes_copyarea	vga16fb.c	/^static void vga_8planes_copyarea(struct fb_info *info, const struct fb_copyarea *area)$/;"	f	file:
vga_8planes_fillrect	vga16fb.c	/^static void vga_8planes_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
vga_8planes_imageblit	vga16fb.c	/^static void vga_8planes_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
vga_base	sis/sis.h	/^	unsigned long	vga_base;$/;"	m	struct:sis_video_info
vga_cleanup	vgastate.c	/^static void vga_cleanup(struct vgastate *state)$/;"	f	file:
vga_cmap	vgastate.c	/^	__u8 *vga_cmap;$/;"	m	struct:regstate	file:
vga_con	console/vgacon.c	/^const struct consw vga_con = {$/;"	v	typeref:struct:consw
vga_disable_video	tdfxfb.c	/^static inline void vga_disable_video(struct tdfx_par *par)$/;"	f	file:
vga_enable_palette	tdfxfb.c	/^static inline void vga_enable_palette(struct tdfx_par *par)$/;"	f	file:
vga_enable_video	tdfxfb.c	/^static inline void vga_enable_video(struct tdfx_par *par)$/;"	f	file:
vga_font0	vgastate.c	/^	__u8 *vga_font0;$/;"	m	struct:regstate	file:
vga_font1	vgastate.c	/^	__u8 *vga_font1;$/;"	m	struct:regstate	file:
vga_font_is_default	console/vgacon.c	/^static unsigned char	vga_font_is_default = 1;$/;"	v	file:
vga_imageblit_color	vga16fb.c	/^static void vga_imageblit_color(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
vga_imageblit_expand	vga16fb.c	/^static void vga_imageblit_expand(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
vga_in16	savage/savagefb.h	/^static inline u16 vga_in16(int addr, struct savagefb_par *par)$/;"	f
vga_in32	savage/savagefb.h	/^static inline u8 vga_in32(int addr, struct savagefb_par *par)$/;"	f
vga_in8	savage/savagefb.h	/^static inline u8 vga_in8(int addr, struct savagefb_par *par)$/;"	f
vga_inb	tdfxfb.c	/^static inline u8 vga_inb(struct tdfx_par *par, u32 reg)$/;"	f	file:
vga_is_gfx	console/sticon.c	/^static int vga_is_gfx;$/;"	v	file:
vga_is_gfx	console/vgacon.c	/^static int 		vga_is_gfx;$/;"	v	file:
vga_out16	savage/savagefb.h	/^static inline void vga_out16(int addr, u16 val, struct savagefb_par *par)$/;"	f
vga_out32	savage/savagefb.h	/^static inline void vga_out32(int addr, u32 val, struct savagefb_par *par)$/;"	f
vga_out8	savage/savagefb.h	/^static inline void vga_out8(int addr, u8 val, struct savagefb_par *par)$/;"	f
vga_outb	tdfxfb.c	/^static inline void vga_outb(struct tdfx_par *par, u32 reg, u8 val)$/;"	f	file:
vga_pal_blank	console/vgacon.c	/^static void vga_pal_blank(struct vgastate *state)$/;"	f	file:
vga_pal_blank	vga16fb.c	/^static void vga_pal_blank(void)$/;"	f	file:
vga_palette_blanked	console/vgacon.c	/^static int 		vga_palette_blanked;$/;"	v	file:
vga_pd	intelfb/intelfb.h	/^	u32 vga_pd;$/;"	m	struct:intelfb_hwstate
vga_rcrtcs	vgastate.c	/^static inline unsigned char vga_rcrtcs(void __iomem *regbase, unsigned short iobase, $/;"	f	file:
vga_rolled_over	console/vgacon.c	/^static unsigned int 	vga_rolled_over;$/;"	v	file:
vga_set_mem_top	console/vgacon.c	/^static inline void vga_set_mem_top(struct vc_data *c)$/;"	f	file:
vga_set_palette	console/vgacon.c	/^static void vga_set_palette(struct vc_data *vc, unsigned char *table)$/;"	f	file:
vga_state	console/vgacon.c	/^} vga_state;$/;"	v	typeref:struct:__anon46	file:
vga_state	vga16fb.c	/^	} vga_state;$/;"	m	struct:vga16fb_par	typeref:struct:vga16fb_par::__anon57	file:
vga_text	vgastate.c	/^	__u8 *vga_text;$/;"	m	struct:regstate	file:
vga_vesa_blank	console/vgacon.c	/^static void vga_vesa_blank(struct vgastate *state, int mode)$/;"	f	file:
vga_vesa_blank	vga16fb.c	/^static void vga_vesa_blank(struct vga16fb_par *par, int mode)$/;"	f	file:
vga_vesa_blanked	console/vgacon.c	/^static int		vga_vesa_blanked;$/;"	v	file:
vga_vesa_unblank	console/vgacon.c	/^static void vga_vesa_unblank(struct vgastate *state)$/;"	f	file:
vga_vesa_unblank	vga16fb.c	/^static void vga_vesa_unblank(struct vga16fb_par *par)$/;"	f	file:
vga_video_font_height	console/vgacon.c	/^static int 		vga_video_font_height;$/;"	v	file:
vga_video_num_columns	console/vgacon.c	/^static unsigned int	vga_video_num_columns;			\/* Number of text columns *\/$/;"	v	file:
vga_video_num_lines	console/vgacon.c	/^static unsigned int	vga_video_num_lines;			\/* Number of text lines *\/$/;"	v	file:
vga_video_port_reg	vga16fb.c	729;"	d	file:
vga_video_port_val	vga16fb.c	730;"	d	file:
vga_wcrtcs	vgastate.c	/^static inline void vga_wcrtcs(void __iomem *regbase, unsigned short iobase, $/;"	f	file:
vgacntrl	intelfb/intelfb.h	/^	u32 vgacntrl;$/;"	m	struct:intelfb_hwstate
vgacon_adjust_height	console/vgacon.c	/^static int vgacon_adjust_height(struct vc_data *vc, unsigned fontheight)$/;"	f	file:
vgacon_blank	console/vgacon.c	/^static int vgacon_blank(struct vc_data *c, int blank, int mode_switch)$/;"	f	file:
vgacon_build_attr	console/vgacon.c	/^static u8 vgacon_build_attr(struct vc_data *c, u8 color, u8 intensity,$/;"	f	file:
vgacon_cursor	console/vgacon.c	/^static void vgacon_cursor(struct vc_data *c, int mode)$/;"	f	file:
vgacon_deinit	console/vgacon.c	/^static void vgacon_deinit(struct vc_data *c)$/;"	f	file:
vgacon_do_font_op	console/vgacon.c	/^static int vgacon_do_font_op(struct vgastate *state,char *arg,int set,int ch512)$/;"	f	file:
vgacon_doresize	console/vgacon.c	/^static int vgacon_doresize(struct vc_data *c,$/;"	f	file:
vgacon_dummy	console/vgacon.c	/^static int vgacon_dummy(struct vc_data *c)$/;"	f	file:
vgacon_font_get	console/vgacon.c	/^static int vgacon_font_get(struct vc_data *c, struct console_font *font)$/;"	f	file:
vgacon_font_get	console/vgacon.c	1277;"	d	file:
vgacon_font_set	console/vgacon.c	/^static int vgacon_font_set(struct vc_data *c, struct console_font *font, unsigned flags)$/;"	f	file:
vgacon_font_set	console/vgacon.c	1276;"	d	file:
vgacon_init	console/vgacon.c	/^static void vgacon_init(struct vc_data *c, int init)$/;"	f	file:
vgacon_invert_region	console/vgacon.c	/^static void vgacon_invert_region(struct vc_data *c, u16 * p, int count)$/;"	f	file:
vgacon_resize	console/vgacon.c	/^static int vgacon_resize(struct vc_data *c, unsigned int width,$/;"	f	file:
vgacon_restore_screen	console/vgacon.c	/^static void vgacon_restore_screen(struct vc_data *c)$/;"	f	file:
vgacon_save_screen	console/vgacon.c	/^static void vgacon_save_screen(struct vc_data *c)$/;"	f	file:
vgacon_scroll	console/vgacon.c	/^static int vgacon_scroll(struct vc_data *c, int t, int b, int dir,$/;"	f	file:
vgacon_scrollback	console/vgacon.c	/^static void *vgacon_scrollback;$/;"	v	file:
vgacon_scrollback_cnt	console/vgacon.c	/^static int vgacon_scrollback_cnt;$/;"	v	file:
vgacon_scrollback_cur	console/vgacon.c	/^static int vgacon_scrollback_cur;$/;"	v	file:
vgacon_scrollback_init	console/vgacon.c	/^static void vgacon_scrollback_init(int pitch)$/;"	f	file:
vgacon_scrollback_init	console/vgacon.c	318;"	d	file:
vgacon_scrollback_restore	console/vgacon.c	/^static int vgacon_scrollback_restore;$/;"	v	file:
vgacon_scrollback_rows	console/vgacon.c	/^static int vgacon_scrollback_rows;$/;"	v	file:
vgacon_scrollback_save	console/vgacon.c	/^static int vgacon_scrollback_save;$/;"	v	file:
vgacon_scrollback_size	console/vgacon.c	/^static int vgacon_scrollback_size;$/;"	v	file:
vgacon_scrollback_startup	console/vgacon.c	/^static void __init_refok vgacon_scrollback_startup(void)$/;"	f	file:
vgacon_scrollback_startup	console/vgacon.c	317;"	d	file:
vgacon_scrollback_tail	console/vgacon.c	/^static int vgacon_scrollback_tail;$/;"	v	file:
vgacon_scrollback_update	console/vgacon.c	/^static void vgacon_scrollback_update(struct vc_data *c, int t, int count)$/;"	f	file:
vgacon_scrollback_update	console/vgacon.c	319;"	d	file:
vgacon_scrolldelta	console/vgacon.c	/^static int vgacon_scrolldelta(struct vc_data *c, int lines)$/;"	f	file:
vgacon_set_cursor_size	console/vgacon.c	/^static void vgacon_set_cursor_size(int xpos, int from, int to)$/;"	f	file:
vgacon_set_origin	console/vgacon.c	/^static int vgacon_set_origin(struct vc_data *c)$/;"	f	file:
vgacon_set_palette	console/vgacon.c	/^static int vgacon_set_palette(struct vc_data *vc, unsigned char *table)$/;"	f	file:
vgacon_startup	console/vgacon.c	/^static const char *vgacon_startup(void)$/;"	f	file:
vgacon_switch	console/vgacon.c	/^static int vgacon_switch(struct vc_data *c)$/;"	f	file:
vgacon_uni_pagedir	console/vgacon.c	/^static unsigned long vgacon_uni_pagedir[2];$/;"	v	file:
vgacon_xres	console/vgacon.c	/^static u32 vgacon_xres;$/;"	v	file:
vgacon_yres	console/vgacon.c	/^static u32 vgacon_yres;$/;"	v	file:
vgaengine	sis/sis_main.h	/^	int		vgaengine;$/;"	m	struct:sisfb_chip_info
vgapass	sstfb.c	/^static int vgapass;		\/* enable VGA passthrough cable *\/$/;"	v	file:
vgastate	nvidia/nv_type.h	/^	struct vgastate vgastate;$/;"	m	struct:nvidia_par	typeref:struct:nvidia_par::vgastate
vgastate	savage/savagefb.h	/^	struct vgastate vgastate;$/;"	m	struct:savagefb_par	typeref:struct:savagefb_par::vgastate
vgastep	matrox/matroxfb_base.h	/^		unsigned int	vgastep;$/;"	m	struct:matrox_fb_info::__anon20
vid_base	p9100.c	/^	u32 vid_base;$/;"	m	struct:p9100_regs	file:
vid_control	atafb.c	/^			short vid_control;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
vid_ctl	acornfb.c	/^	u_int	vid_ctl;$/;"	m	struct:pixclock	file:
vid_en	riva/riva_hw.c	/^  char vid_en;$/;"	m	struct:__anon81	file:
vid_hblank_fall	p9100.c	/^	u32 vid_hblank_fall;$/;"	m	struct:p9100_regs	file:
vid_hblank_rise	p9100.c	/^	u32 vid_hblank_rise;$/;"	m	struct:p9100_regs	file:
vid_hcnt	p9100.c	/^	u32 vid_hcnt;$/;"	m	struct:p9100_regs	file:
vid_hcnt_preload	p9100.c	/^	u32 vid_hcnt_preload;$/;"	m	struct:p9100_regs	file:
vid_hsync_rise	p9100.c	/^	u32 vid_hsync_rise;$/;"	m	struct:p9100_regs	file:
vid_htotal	p9100.c	/^	u32 vid_htotal;$/;"	m	struct:p9100_regs	file:
vid_mode	atafb.c	/^			short vid_mode;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
vid_nonstd_color	omap/blizzard.c	/^	int			vid_nonstd_color;$/;"	m	struct:blizzard_struct	file:
vid_only_once	riva/riva_hw.c	/^  char vid_only_once;$/;"	m	struct:__anon81	file:
vid_ops	geode/geodefb.h	/^	struct geode_vid_ops *vid_ops;$/;"	m	struct:geodefb_par	typeref:struct:geodefb_par::geode_vid_ops
vid_regs	geode/geodefb.h	/^	void __iomem *vid_regs;$/;"	m	struct:geodefb_par
vid_scaled	omap/blizzard.c	/^	int			vid_scaled;$/;"	m	struct:blizzard_struct	file:
vid_screenpaint_addr	p9100.c	/^	u32 vid_screenpaint_addr;$/;"	m	struct:p9100_regs	file:
vid_screenpaint_qsfcnt	p9100.c	/^	u32 vid_screenpaint_qsfcnt;$/;"	m	struct:p9100_regs	file:
vid_screenpaint_timectl1	p9100.c	/^	u32 vid_screenpaint_timectl1;$/;"	m	struct:p9100_regs	file:
vid_screenpaint_timectl2	p9100.c	/^	u32 vid_screenpaint_timectl2;$/;"	m	struct:p9100_regs	file:
vid_vblank_fall	p9100.c	/^	u32 vid_vblank_fall;$/;"	m	struct:p9100_regs	file:
vid_vblank_rise	p9100.c	/^	u32 vid_vblank_rise;$/;"	m	struct:p9100_regs	file:
vid_vcnt	p9100.c	/^	u32 vid_vcnt;$/;"	m	struct:p9100_regs	file:
vid_vcnt_preload	p9100.c	/^	u32 vid_vcnt_preload;$/;"	m	struct:p9100_regs	file:
vid_vlen	p9100.c	/^	u32 vid_vlen;$/;"	m	struct:p9100_regs	file:
vid_vsync_rise	p9100.c	/^	u32 vid_vsync_rise;$/;"	m	struct:p9100_regs	file:
vid_xxx	p9100.c	/^	u32 vid_xxx[15];$/;"	m	struct:p9100_regs	file:
vidc	acornfb.h	/^	struct vidc_palette	vidc;$/;"	m	union:palette	typeref:struct:palette::vidc_palette
vidc20	acornfb.h	/^	struct vidc20_palette	vidc20;$/;"	m	union:palette	typeref:struct:palette::vidc20_palette
vidc20_palette	acornfb.h	/^struct vidc20_palette {$/;"	s
vidc_ctl	acornfb.c	/^	u_int	vidc_ctl;$/;"	m	struct:pixclock	file:
vidc_palette	acornfb.h	/^struct vidc_palette {$/;"	s
vidc_timing	acornfb.h	/^struct vidc_timing {$/;"	s
video	matrox/matroxfb_base.h	/^			unsigned int	video;$/;"	m	struct:matrox_fb_info::__anon23::__anon24
video	matrox/matroxfb_base.h	/^		      } video;$/;"	m	struct:matrox_fb_info	typeref:struct:matrox_fb_info::__anon14
video	matrox/matroxfb_base.h	/^		struct matrox_pll_cache	video;$/;"	m	struct:matrox_fb_info::__anon22	typeref:struct:matrox_fb_info::__anon22::matrox_pll_cache
video	matrox/matroxfb_base.h	/^		struct matrox_pll_limits	video;$/;"	m	struct:matrox_fb_info::__anon21	typeref:struct:matrox_fb_info::__anon21::matrox_pll_limits
video	matrox/matroxfb_crtc2.h	/^			      } video;$/;"	m	struct:matroxfb_dh_fb_info	typeref:struct:matroxfb_dh_fb_info::__anon31
video	pm2fb.c	/^	u32		video;		\/* video flags before blanking *\/$/;"	m	struct:pm2fb_par	file:
video	pm3fb.c	/^	u32		video;		\/* video flags before blanking *\/$/;"	m	struct:pm3_par	file:
video	savage/savagefb.h	/^	} video;$/;"	m	struct:savagefb_par	typeref:struct:savagefb_par::__anon121
video64bits	matrox/matroxfb_base.h	/^		int		video64bits;$/;"	m	struct:matrox_fb_info::__anon20
videoKey	nvidia/nv_type.h	/^	int videoKey;$/;"	m	struct:nvidia_par
video_base	sis/sis.h	/^	unsigned long	video_base;$/;"	m	struct:sis_video_info
video_board	matrox/matroxfb_base.c	/^struct video_board {$/;"	s	file:
video_bpp	sis/sis.h	/^	int		video_bpp;$/;"	m	struct:sis_video_info
video_burst_size	nvidia/nv_hw.c	/^	int video_burst_size;$/;"	m	struct:__anon35	file:
video_burst_size	nvidia/nv_hw.c	/^	int video_burst_size;$/;"	m	struct:__anon37	file:
video_burst_size	riva/riva_hw.c	/^  int video_burst_size;$/;"	m	struct:__anon82	file:
video_burst_size	riva/riva_hw.c	/^  int video_burst_size;$/;"	m	struct:__anon84	file:
video_burst_size	riva/riva_hw.c	/^  int video_burst_size;$/;"	m	struct:__anon86	file:
video_cause	ps3fb.c	/^	u32 video_cause;$/;"	m	struct:gpu_irq	file:
video_ch_sel	w100fb.h	/^	u32 video_ch_sel     : 1;$/;"	m	struct:video_ctrl_t
video_cmap_len	sis/sis.h	/^	int		video_cmap_len;$/;"	m	struct:sis_video_info
video_config_reg	stifb.c	/^	__s32	video_config_reg;$/;"	m	struct:__anon111	file:
video_ctrl_t	w100fb.h	/^struct video_ctrl_t {$/;"	s
video_ctrl_u	w100fb.h	/^union video_ctrl_u {$/;"	u
video_height	sis/sis.h	/^	int		video_height;$/;"	m	struct:sis_video_info
video_hor_exp	w100fb.h	/^	u32 video_hor_exp    : 2;$/;"	m	struct:video_ctrl_t
video_interleaves	stifb.c	/^	__s16	video_interleaves;$/;"	m	struct:__anon112	file:
video_inv_hor	w100fb.h	/^	u32 video_inv_hor    : 1;$/;"	m	struct:video_ctrl_t
video_inv_ver	w100fb.h	/^	u32 video_inv_ver    : 1;$/;"	m	struct:video_ctrl_t
video_linelength	sis/sis.h	/^	int		video_linelength;	\/* real pitch *\/$/;"	m	struct:sis_video_info
video_lwm	nvidia/nv_hw.c	/^	int video_lwm;$/;"	m	struct:__anon35	file:
video_lwm	nvidia/nv_hw.c	/^	int video_lwm;$/;"	m	struct:__anon37	file:
video_lwm	riva/riva_hw.c	/^  int video_lwm;$/;"	m	struct:__anon82	file:
video_lwm	riva/riva_hw.c	/^  int video_lwm;$/;"	m	struct:__anon84	file:
video_lwm	riva/riva_hw.c	/^  int video_lwm;$/;"	m	struct:__anon86	file:
video_misc_rd	vga16fb.c	727;"	d	file:
video_misc_wr	vga16fb.c	728;"	d	file:
video_mode	w100fb.h	/^	u32 video_mode       : 1;$/;"	m	struct:video_ctrl_t
video_offset	sis/sis.h	/^	unsigned long	video_offset;$/;"	m	struct:sis_video_info
video_output	pvr2fb.c	/^static int video_output = VO_VGA;$/;"	v	file:
video_output_attributes	output.c	/^static struct device_attribute video_output_attributes[] = {$/;"	v	typeref:struct:device_attribute	file:
video_output_class	output.c	/^static struct class video_output_class = {$/;"	v	typeref:struct:class	file:
video_output_class_exit	output.c	/^module_exit(video_output_class_exit);$/;"	v
video_output_class_exit	output.c	/^static void __exit video_output_class_exit(void)$/;"	f	file:
video_output_class_init	output.c	/^postcore_initcall(video_output_class_init);$/;"	v
video_output_class_init	output.c	/^static int __init video_output_class_init(void)$/;"	f	file:
video_output_register	output.c	/^EXPORT_SYMBOL(video_output_register);$/;"	v
video_output_register	output.c	/^struct output_device *video_output_register(const char *name,$/;"	f
video_output_release	output.c	/^static void video_output_release(struct device *dev)$/;"	f	file:
video_output_show_state	output.c	/^static ssize_t video_output_show_state(struct device *dev,$/;"	f	file:
video_output_store_state	output.c	/^static ssize_t video_output_store_state(struct device *dev,$/;"	f	file:
video_output_unregister	output.c	/^EXPORT_SYMBOL(video_output_unregister);$/;"	v
video_output_unregister	output.c	/^void video_output_unregister(struct output_device *dev)$/;"	f
video_portrait	w100fb.h	/^	u32 video_portrait   : 2;$/;"	m	struct:video_ctrl_t
video_ram	aty/radeonfb.h	/^	unsigned long		video_ram;$/;"	m	struct:radeonfb_info
video_scale	riva/riva_hw.c	/^  int video_scale;$/;"	m	struct:__anon83	file:
video_setup	fbmem.c	/^static int __init video_setup(char *options)$/;"	f	file:
video_setup_t	stifb.c	/^} video_setup_t;$/;"	t	typeref:struct:__anon111	file:
video_size	sis/sis.h	/^	unsigned long	video_size;$/;"	m	struct:sis_video_info
video_slot	macfb.c	/^static int  video_slot = 0;$/;"	v	file:
video_vbase	sis/sis.h	/^	SIS_IOTYPE1	*video_vbase;$/;"	m	struct:sis_video_info
video_ver_exp	w100fb.h	/^	u32 video_ver_exp    : 2;$/;"	m	struct:video_ctrl_t
video_width	sis/sis.h	/^	int		video_width;$/;"	m	struct:sis_video_info
videomemory	68328fb.c	/^static u_long videomemory;$/;"	v	file:
videomemory	amifb.c	/^static u_long videomemory;$/;"	v	file:
videomemory	vfb.c	/^static void *videomemory;$/;"	v	file:
videomemorysize	68328fb.c	/^static u_long videomemorysize;$/;"	v	file:
videomemorysize	vfb.c	/^static u_long videomemorysize = VIDEOMEMSIZE;$/;"	v	file:
videomode	matrox/matroxfb_base.c	/^static char videomode[64];		\/* "matrox:mode:xxxxx" or "matrox:xxxxx" *\/$/;"	v	file:
videoram	sis/sis_main.c	/^static int		videoram = 0;$/;"	v	file:
vidtest	macfb.c	/^static int vidtest   = 0;$/;"	v	file:
vil	imsttfb.c	/^	__u16 hes, heb, hsb, ht, ves, veb, vsb, vt, vil;$/;"	m	struct:imstt_regvals	file:
vinfo	sis/sis.h	/^	struct sis_video_info *vinfo;$/;"	m	struct:SIS_HEAP	typeref:struct:SIS_HEAP::sis_video_info
viph_control	aty/radeonfb.h	/^	u32		viph_control;$/;"	m	struct:radeon_regs
virt_base_2700	mbx/mbxfb.c	/^static unsigned long virt_base_2700;$/;"	v	file:
visual	fbmem.c	/^	u32			visual;$/;"	m	struct:fb_fix_screeninfo32	file:
visual	intelfb/intelfb.h	/^	u32 visual;$/;"	m	struct:intelfb_info
vline_crnt_vline	aty/atyfb.h	/^	u32 vline_crnt_vline;$/;"	m	struct:crtc
vlines	matrox/matroxfb_base.h	/^	int	 vlines;$/;"	m	struct:mavenregs
vmas	vermilion/vermilion.h	/^	atomic_t vmas;$/;"	m	struct:vml_info
vmax	sis/sis.h	/^		u16 vmax;$/;"	m	struct:sis_video_info::sisfb_monitor
vmcr	cg14.c	/^	u32 vmcr;	\/* VBC Master Control *\/$/;"	m	struct:cg14_regs	file:
vmin	sis/sis.h	/^		u16 vmin;$/;"	m	struct:sis_video_info::sisfb_monitor
vml_clocks	vermilion/vermilion.c	/^static u32 vml_clocks[] = {$/;"	v	file:
vml_default_mode	vermilion/vermilion.c	/^static char *vml_default_mode = "1024x768@60";$/;"	v	file:
vml_dump_regs	vermilion/vermilion.c	/^static void vml_dump_regs(struct vml_info *vinfo)$/;"	f	file:
vml_ids	vermilion/vermilion.c	/^static struct pci_device_id vml_ids[] = {$/;"	v	typeref:struct:pci_device_id	file:
vml_info	vermilion/vermilion.h	/^struct vml_info {$/;"	s
vml_mem_contig	vermilion/vermilion.c	/^static u32 vml_mem_contig = (4 * 1024 * 1024);$/;"	v	file:
vml_mem_min	vermilion/vermilion.c	/^static u32 vml_mem_min = (4 * 1024 * 1024);$/;"	v	file:
vml_mem_requested	vermilion/vermilion.c	/^static u32 vml_mem_requested = (10 * 1024 * 1024);$/;"	v	file:
vml_mutex	vermilion/vermilion.c	/^static struct mutex vml_mutex;$/;"	v	typeref:struct:mutex	file:
vml_nearest_clock	vermilion/vermilion.c	/^static int vml_nearest_clock(int clock)$/;"	f	file:
vml_num_clocks	vermilion/vermilion.c	/^static u32 vml_num_clocks = ARRAY_SIZE(vml_clocks);$/;"	v	file:
vml_par	vermilion/vermilion.h	/^struct vml_par {$/;"	s
vml_pci_probe	vermilion/vermilion.c	/^static int __devinit vml_pci_probe(struct pci_dev *dev,$/;"	f	file:
vml_pci_remove	vermilion/vermilion.c	/^static void __devexit vml_pci_remove(struct pci_dev *dev)$/;"	f	file:
vml_sys	vermilion/vermilion.h	/^struct vml_sys {$/;"	s
vml_wait_vblank	vermilion/vermilion.c	/^static void vml_wait_vblank(struct vml_info *vinfo)$/;"	f	file:
vmlfb-objs	vermilion/Makefile	/^vmlfb-objs := vermilion.o$/;"	m
vmlfb_alloc_vram	vermilion/vermilion.c	/^static int vmlfb_alloc_vram(struct vml_info *vinfo,$/;"	f	file:
vmlfb_alloc_vram_area	vermilion/vermilion.c	/^static int vmlfb_alloc_vram_area(struct vram_area *va, unsigned max_order,$/;"	f	file:
vmlfb_blank	vermilion/vermilion.c	/^static int vmlfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
vmlfb_blank_locked	vermilion/vermilion.c	/^static int vmlfb_blank_locked(struct vml_info *vinfo)$/;"	f	file:
vmlfb_check_var	vermilion/vermilion.c	/^static int vmlfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
vmlfb_check_var_locked	vermilion/vermilion.c	/^static int vmlfb_check_var_locked(struct fb_var_screeninfo *var,$/;"	f	file:
vmlfb_cleanup	vermilion/vermilion.c	/^module_exit(vmlfb_cleanup);$/;"	v
vmlfb_cleanup	vermilion/vermilion.c	/^static void __exit vmlfb_cleanup(void)$/;"	f	file:
vmlfb_cursor	vermilion/vermilion.c	/^static int vmlfb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
vmlfb_disable_mmio	vermilion/vermilion.c	/^static void vmlfb_disable_mmio(struct vml_par *par)$/;"	f	file:
vmlfb_disable_pipe	vermilion/vermilion.c	/^static void vmlfb_disable_pipe(struct vml_info *vinfo)$/;"	f	file:
vmlfb_enable_mmio	vermilion/vermilion.c	/^static int vmlfb_enable_mmio(struct vml_par *par)$/;"	f	file:
vmlfb_free_vram	vermilion/vermilion.c	/^static void vmlfb_free_vram(struct vml_info *vinfo)$/;"	f	file:
vmlfb_free_vram_area	vermilion/vermilion.c	/^static void vmlfb_free_vram_area(struct vram_area *va)$/;"	f	file:
vmlfb_get_gpu	vermilion/vermilion.c	/^static int vmlfb_get_gpu(struct vml_par *par)$/;"	f	file:
vmlfb_init	vermilion/vermilion.c	/^module_init(vmlfb_init);$/;"	v
vmlfb_init	vermilion/vermilion.c	/^static int __init vmlfb_init(void)$/;"	f	file:
vmlfb_mmap	vermilion/vermilion.c	/^static int vmlfb_mmap(struct fb_info *info, struct vm_area_struct *vma)$/;"	f	file:
vmlfb_open	vermilion/vermilion.c	/^static int vmlfb_open(struct fb_info *info, int user)$/;"	f	file:
vmlfb_ops	vermilion/vermilion.c	/^static struct fb_ops vmlfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
vmlfb_ops	vermilion/vermilion.c	/^static struct fb_ops vmlfb_ops;$/;"	v	typeref:struct:fb_ops	file:
vmlfb_pan_display	vermilion/vermilion.c	/^static int vmlfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
vmlfb_pci_driver	vermilion/vermilion.c	/^static struct pci_driver vmlfb_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
vmlfb_register_subsys	vermilion/vermilion.c	/^EXPORT_SYMBOL_GPL(vmlfb_register_subsys);$/;"	v
vmlfb_register_subsys	vermilion/vermilion.c	/^int vmlfb_register_subsys(struct vml_sys *sys)$/;"	f
vmlfb_release	vermilion/vermilion.c	/^static int vmlfb_release(struct fb_info *info, int user)$/;"	f	file:
vmlfb_release_devices	vermilion/vermilion.c	/^static void vmlfb_release_devices(struct vml_par *par)$/;"	f	file:
vmlfb_set_par	vermilion/vermilion.c	/^static int vmlfb_set_par(struct fb_info *info)$/;"	f	file:
vmlfb_set_par_locked	vermilion/vermilion.c	/^static int vmlfb_set_par_locked(struct vml_info *vinfo)$/;"	f	file:
vmlfb_set_pref_pixel_format	vermilion/vermilion.c	/^static void vmlfb_set_pref_pixel_format(struct fb_var_screeninfo *var)$/;"	f	file:
vmlfb_setcolreg	vermilion/vermilion.c	/^static int vmlfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
vmlfb_sync	vermilion/vermilion.c	/^static int vmlfb_sync(struct fb_info *info)$/;"	f	file:
vmlfb_unregister_subsys	vermilion/vermilion.c	/^EXPORT_SYMBOL_GPL(vmlfb_unregister_subsys);$/;"	v
vmlfb_unregister_subsys	vermilion/vermilion.c	/^void vmlfb_unregister_subsys(struct vml_sys *sys)$/;"	f
vmlfb_vram_offset	vermilion/vermilion.c	/^static int vmlfb_vram_offset(struct vml_info *vinfo, unsigned long offset)$/;"	f	file:
vmode	amifb.c	/^	int vmode;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
vmode	controlfb.c	/^	int	vmode, cmode;$/;"	m	struct:fb_par_control	file:
vmode	macmodes.c	/^    int vmode;$/;"	m	struct:mode_map	file:
vmode	macmodes.c	/^    int vmode;$/;"	m	struct:monitor_map	file:
vmode	platinumfb.c	/^	int				vmode, cmode;$/;"	m	struct:fb_info_platinum	file:
vmode	valkyriefb.c	/^	int	vmode, cmode;$/;"	m	struct:fb_par_valkyrie	file:
vmode_attr	platinumfb.h	/^struct vmode_attr {$/;"	s
vmode_attrs	platinumfb.h	/^struct vmode_attr vmode_attrs[VMODE_MAX] = {$/;"	v	typeref:struct:vmode_attr
vocc	riva/riva_hw.c	/^  int vocc;$/;"	m	struct:__anon81	file:
voff	aty/atyfb_base.c	/^	unsigned long voff;$/;"	m	struct:pci_mmap_map	file:
voff	igafb.c	/^    unsigned long voff;$/;"	m	struct:pci_mmap_map	file:
voff	sbuslib.h	/^	unsigned long voff;$/;"	m	struct:sbus_mmap_map
voffset	intelfb/intelfbdrv.c	/^static int voffset	= 48;$/;"	v	file:
vperiod	controlfb.h	/^	struct preg vperiod;	\/* vert period *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
vperiod	controlfb.h	/^	unsigned vperiod;	\/* vert period *\/$/;"	m	struct:control_regints
vpll	nvidia/nv_type.h	/^	u32 vpll;$/;"	m	struct:_riva_hw_state
vpll	riva/riva_hw.h	/^    U032 vpll;$/;"	m	struct:_riva_hw_state
vpll2	nvidia/nv_type.h	/^	u32 vpll2;$/;"	m	struct:_riva_hw_state
vpll2	riva/riva_hw.h	/^    U032 vpll2;$/;"	m	struct:_riva_hw_state
vpll2B	nvidia/nv_type.h	/^	u32 vpll2B;$/;"	m	struct:_riva_hw_state
vpllB	nvidia/nv_type.h	/^	u32 vpllB;$/;"	m	struct:_riva_hw_state
vpreg	valkyriefb.h	/^struct vpreg {			\/* padded register *\/$/;"	s
vram	aty/aty128fb.c	/^	struct { int vram; int vram_valid; } mtrr;$/;"	m	struct:aty128fb_par::__anon104	file:
vram	aty/atyfb_base.c	/^static int vram;$/;"	v	file:
vram	intelfb/intelfbdrv.c	/^static int vram         = 4;$/;"	v	file:
vram	matrox/matroxfb_base.h	/^		int		vram;$/;"	m	struct:matrox_fb_info::__anon19
vram	nvidia/nv_type.h	/^		int vram;$/;"	m	struct:nvidia_par::__anon34
vram	riva/rivafb.h	/^	struct { int vram; int vram_valid; } mtrr;$/;"	m	struct:riva_par::__anon89
vram	vermilion/vermilion.h	/^	struct vram_area vram[VML_VRAM_AREAS];$/;"	m	struct:vml_info	typeref:struct:vml_info::vram_area
vram_area	vermilion/vermilion.h	/^struct vram_area {$/;"	s
vram_attr	controlfb.c	/^	unsigned char		vram_attr;$/;"	m	struct:fb_info_control	file:
vram_attr	controlfb.h	/^	struct preg vram_attr;	\/* enable vram banks *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
vram_base	p9100.c	/^	u32 vram_base;$/;"	m	struct:p9100_regs	file:
vram_contig_size	vermilion/vermilion.h	/^	u64 vram_contig_size;$/;"	m	struct:vml_info
vram_ddr	aty/radeonfb.h	/^	int			vram_ddr;$/;"	m	struct:radeonfb_info
vram_half_sam	acornfb.h	/^	unsigned int	vram_half_sam;$/;"	m	struct:acornfb_par
vram_logical	vermilion/vermilion.h	/^	void __iomem *vram_logical;$/;"	m	struct:vml_info
vram_memcfg	p9100.c	/^	u32 vram_memcfg;$/;"	m	struct:p9100_regs	file:
vram_phys	omap/lcdc.c	/^	dma_addr_t		vram_phys;$/;"	m	struct:omap_lcd_controller	file:
vram_raslo_cur	p9100.c	/^	u32 vram_raslo_cur;$/;"	m	struct:p9100_regs	file:
vram_raslo_max	p9100.c	/^	u32 vram_raslo_max;$/;"	m	struct:p9100_regs	file:
vram_refresh_cnt	p9100.c	/^	u32 vram_refresh_cnt;$/;"	m	struct:p9100_regs	file:
vram_refresh_pd	p9100.c	/^	u32 vram_refresh_pd;$/;"	m	struct:p9100_regs	file:
vram_size	aty/aty128fb.c	/^	u32 vram_size;                      \/* onboard video ram   *\/$/;"	m	struct:aty128fb_par	file:
vram_size	omap/lcdc.c	/^	unsigned long		vram_size;$/;"	m	struct:omap_lcd_controller	file:
vram_start	vermilion/vermilion.h	/^	u64 vram_start;$/;"	m	struct:vml_info
vram_valid	aty/aty128fb.c	/^	struct { int vram; int vram_valid; } mtrr;$/;"	m	struct:aty128fb_par::__anon104	file:
vram_valid	matrox/matroxfb_base.h	/^		int		vram_valid;$/;"	m	struct:matrox_fb_info::__anon19
vram_valid	nvidia/nv_type.h	/^		int vram_valid;$/;"	m	struct:nvidia_par::__anon34
vram_valid	riva/rivafb.h	/^	struct { int vram; int vram_valid; } mtrr;$/;"	m	struct:riva_par::__anon89
vram_virt	omap/lcdc.c	/^	void			*vram_virt;$/;"	m	struct:omap_lcd_controller	file:
vram_width	aty/radeonfb.h	/^	int			vram_width;$/;"	m	struct:radeonfb_info
vram_xxx	p9100.c	/^	u32 vram_xxx[25];$/;"	m	struct:p9100_regs	file:
vres	platinumfb.h	/^	int vres;$/;"	m	struct:vmode_attr
vres	valkyriefb.h	/^	int	vres;$/;"	m	struct:valkyrie_regvals
vrows	console/fbcon.h	/^    int vrows;                      \/* number of virtual rows *\/$/;"	m	struct:display
vrsz_coef_lut	jz4750_ipu.h	/^  unsigned int vrsz_coef_lut;    \/\/ 0x4c$/;"	m	struct:ipu_module
vsb	imsttfb.c	/^	__u16 hes, heb, hsb, ht, ves, veb, vsb, vt, vil;$/;"	m	struct:imstt_regvals	file:
vsblank	controlfb.h	/^	struct preg vsblank;	\/* vert start blank *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
vsblank	controlfb.h	/^	unsigned vsblank;	\/* vert start blank *\/$/;"	m	struct:control_regints
vsc	cg14.c	/^	u16 vsc;	\/* Vert Sync Clear *\/$/;"	m	struct:cg14_regs	file:
vslen	matrox/matroxfb_base.c	/^static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {$/;"	m	struct:__anon29	file:
vslen	matrox/matroxfb_base.c	/^static unsigned int vslen;		\/* "matrox:vslen:xxxxx" *\/$/;"	v	file:
vss	atafb.c	/^			short vft, vbb, vbe, vdb, vde, vss;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
vss	cg14.c	/^	u16 vss;	\/* Vert Sync Start *\/$/;"	m	struct:cg14_regs	file:
vss	vga16fb.c	/^	u8 misc, pel_msk, vss, clkdiv;$/;"	m	struct:vga16fb_par	file:
vsstop	amifb.c	/^	u_short vsstop;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
vsstop2hw	amifb.c	1020;"	d	file:
vsstrt	amifb.c	/^	u_short vsstrt;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
vsstrt2hw	amifb.c	1019;"	d	file:
vssync	controlfb.h	/^	struct preg vssync;	\/* vert start sync *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
vssync	controlfb.h	/^	unsigned vssync;	\/* vert start sync *\/$/;"	m	struct:control_regints
vsw	9331/jz4750_lcd.h	/^	unsigned int vsw;	\/* vsync width, in line count *\/$/;"	m	struct:jz4750lcd_panel_t
vsw	jz4750_lcd.h	/^	unsigned int vsw;	\/* vsync width, in line count *\/$/;"	m	struct:jz4750lcd_panel_t
vsw	jzlcd.c	/^	unsigned int vsw;	\/* vsync width, in line count *\/$/;"	m	struct:jzfb_info	file:
vsw	l009_bak/jz4750_lcd.h	/^	unsigned int vsw;	\/* vsync width, in line count *\/$/;"	m	struct:jz4750lcd_panel_t
vswin	controlfb.h	/^	struct preg vswin;	\/* between vsblank and vssync *\/$/;"	m	struct:control_regs	typeref:struct:control_regs::preg
vswin	controlfb.h	/^	unsigned vswin;	\/* between vsblank and vssync *\/$/;"	m	struct:control_regints
vsync	fbcvt.c	/^	u32 vsync;$/;"	m	struct:fb_cvt_data	file:
vsync	intelfb/intelfb.h	/^	struct intelfb_vsync vsync;$/;"	m	struct:intelfb_info	typeref:struct:intelfb_info::intelfb_vsync
vsync	matrox/matroxfb_base.h	/^		struct matrox_vsync	vsync;$/;"	m	struct:matrox_fb_info::__anon10	typeref:struct:matrox_fb_info::__anon10::matrox_vsync
vsync	matrox/matroxfb_base.h	/^		struct matrox_vsync	vsync;$/;"	m	struct:matrox_fb_info::__anon9	typeref:struct:matrox_fb_info::__anon9::matrox_vsync
vsync_a	intelfb/intelfb.h	/^	u32 vsync_a;$/;"	m	struct:intelfb_hwstate
vsync_b	intelfb/intelfb.h	/^	u32 vsync_b;$/;"	m	struct:intelfb_hwstate
vsync_dma_pending	omap/sossi.c	/^	int		vsync_dma_pending;$/;"	m	struct:__anon51	file:
vsync_len	acornfb.h	/^	u_int	vsync_len;$/;"	m	struct:modey_params
vsync_len	sa1100fb.h	/^	u_char		vsync_len;$/;"	m	struct:sa1100fb_mach_info
vsync_only	omap/blizzard.c	/^	unsigned		vsync_only:1;$/;"	m	struct:blizzard_struct	file:
vsync_only	omap/hwa742.c	/^	unsigned		vsync_only:1;$/;"	m	struct:__anon49	file:
vsync_total	pvr2fb.c	/^	unsigned int vsync_total;	\/* Lines\/field *\/$/;"	m	struct:pvr2fb_par	file:
vt	imsttfb.c	/^	__u16 hes, heb, hsb, ht, ves, veb, vsb, vt, vil;$/;"	m	struct:imstt_regvals	file:
vt8623_fetch_count_regs	vt8623fb.c	/^static struct vga_regset vt8623_fetch_count_regs[]   = {{0x1C, 0, 7}, {0x1D, 0, 1}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_h_blank_end_regs	vt8623fb.c	/^static struct vga_regset vt8623_h_blank_end_regs[]   = {{0x03, 0, 4}, {0x05, 7, 7}, {0x33, 5, 5}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_h_blank_start_regs	vt8623fb.c	/^static struct vga_regset vt8623_h_blank_start_regs[] = {{0x02, 0, 7}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_h_display_regs	vt8623fb.c	/^static struct vga_regset vt8623_h_display_regs[]     = {{0x01, 0, 7}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_h_sync_end_regs	vt8623fb.c	/^static struct vga_regset vt8623_h_sync_end_regs[]    = {{0x05, 0, 4}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_h_sync_start_regs	vt8623fb.c	/^static struct vga_regset vt8623_h_sync_start_regs[]  = {{0x04, 0, 7}, {0x33, 4, 4}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_h_total_regs	vt8623fb.c	/^static struct vga_regset vt8623_h_total_regs[]       = {{0x00, 0, 7}, {0x36, 3, 3}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_line_compare_regs	vt8623fb.c	/^static struct vga_regset vt8623_line_compare_regs[]  = {{0x18, 0, 7}, {0x07, 4, 4}, {0x09, 6, 6}, {0x33, 0, 2}, {0x35, 4, 4}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_offset_regs	vt8623fb.c	/^static struct vga_regset vt8623_offset_regs[]        = {{0x13, 0, 7}, {0x35, 5, 7}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_pci_probe	vt8623fb.c	/^static int __devinit vt8623_pci_probe(struct pci_dev *dev, const struct pci_device_id *id)$/;"	f	file:
vt8623_pci_remove	vt8623fb.c	/^static void __devexit vt8623_pci_remove(struct pci_dev *dev)$/;"	f	file:
vt8623_pci_resume	vt8623fb.c	/^static int vt8623_pci_resume(struct pci_dev* dev)$/;"	f	file:
vt8623_pci_resume	vt8623fb.c	875;"	d	file:
vt8623_pci_suspend	vt8623fb.c	/^static int vt8623_pci_suspend(struct pci_dev* dev, pm_message_t state)$/;"	f	file:
vt8623_pci_suspend	vt8623fb.c	874;"	d	file:
vt8623_pll	vt8623fb.c	/^static const struct svga_pll vt8623_pll = {2, 127, 2, 7, 0, 3,$/;"	v	typeref:struct:svga_pll	file:
vt8623_set_pixclock	vt8623fb.c	/^static void vt8623_set_pixclock(struct fb_info *info, u32 pixclock)$/;"	f	file:
vt8623_start_address_regs	vt8623fb.c	/^static struct vga_regset vt8623_start_address_regs[] = {{0x0d, 0, 7}, {0x0c, 0, 7}, {0x34, 0, 7}, {0x48, 0, 1}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_timing_regs	vt8623fb.c	/^static struct svga_timing_regs vt8623_timing_regs     = {$/;"	v	typeref:struct:svga_timing_regs	file:
vt8623_v_blank_end_regs	vt8623fb.c	/^static struct vga_regset vt8623_v_blank_end_regs[]   = {{0x16, 0, 7}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_v_blank_start_regs	vt8623fb.c	/^static struct vga_regset vt8623_v_blank_start_regs[] = {{0x15, 0, 7}, {0x07, 3, 3}, {0x09, 5, 5}, {0x35, 3, 3}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_v_display_regs	vt8623fb.c	/^static struct vga_regset vt8623_v_display_regs[]     = {{0x12, 0, 7}, {0x07, 1, 1}, {0x07, 6, 6}, {0x35, 2, 2}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_v_sync_end_regs	vt8623fb.c	/^static struct vga_regset vt8623_v_sync_end_regs[]    = {{0x11, 0, 3}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_v_sync_start_regs	vt8623fb.c	/^static struct vga_regset vt8623_v_sync_start_regs[]  = {{0x10, 0, 7}, {0x07, 2, 2}, {0x07, 7, 7}, {0x35, 1, 1}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623_v_total_regs	vt8623fb.c	/^static struct vga_regset vt8623_v_total_regs[]       = {{0x06, 0, 7}, {0x07, 0, 0}, {0x07, 5, 5}, {0x35, 0, 0}, VGA_REGSET_END};$/;"	v	typeref:struct:vga_regset	file:
vt8623fb_blank	vt8623fb.c	/^static int vt8623fb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
vt8623fb_cfb4_imageblit	vt8623fb.c	/^static void vt8623fb_cfb4_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
vt8623fb_check_var	vt8623fb.c	/^static int vt8623fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
vt8623fb_cleanup	vt8623fb.c	/^module_exit(vt8623fb_cleanup);$/;"	v
vt8623fb_cleanup	vt8623fb.c	/^static void __exit vt8623fb_cleanup(void)$/;"	f	file:
vt8623fb_fillrect	vt8623fb.c	/^static void vt8623fb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
vt8623fb_formats	vt8623fb.c	/^static const struct svga_fb_format vt8623fb_formats[] = {$/;"	v	typeref:struct:svga_fb_format	file:
vt8623fb_imageblit	vt8623fb.c	/^static void vt8623fb_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
vt8623fb_info	vt8623fb.c	/^struct vt8623fb_info {$/;"	s	file:
vt8623fb_init	vt8623fb.c	/^module_init(vt8623fb_init);$/;"	v
vt8623fb_init	vt8623fb.c	/^static int __init vt8623fb_init(void)$/;"	f	file:
vt8623fb_iplan_fillrect	vt8623fb.c	/^static void vt8623fb_iplan_fillrect(struct fb_info *info, const struct fb_fillrect *rect)$/;"	f	file:
vt8623fb_iplan_imageblit	vt8623fb.c	/^static void vt8623fb_iplan_imageblit(struct fb_info *info, const struct fb_image *image)$/;"	f	file:
vt8623fb_open	vt8623fb.c	/^static int vt8623fb_open(struct fb_info *info, int user)$/;"	f	file:
vt8623fb_ops	vt8623fb.c	/^static struct fb_ops vt8623fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
vt8623fb_pan_display	vt8623fb.c	/^static int vt8623fb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
vt8623fb_pci_driver	vt8623fb.c	/^static struct pci_driver vt8623fb_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
vt8623fb_release	vt8623fb.c	/^static int vt8623fb_release(struct fb_info *info, int user)$/;"	f	file:
vt8623fb_set_par	vt8623fb.c	/^static int vt8623fb_set_par(struct fb_info *info)$/;"	f	file:
vt8623fb_setcolreg	vt8623fb.c	/^static int vt8623fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
vt8623fb_tile_ops	vt8623fb.c	/^static struct fb_tile_ops vt8623fb_tile_ops = {$/;"	v	typeref:struct:fb_tile_ops	file:
vtg_state_elements	stifb.c	/^	__s32	vtg_state_elements;$/;"	m	struct:__anon111	file:
vtotal	amifb.c	/^	u_short vtotal;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
vtotal	fbcvt.c	/^	u32 vtotal;$/;"	m	struct:fb_cvt_data	file:
vtotal	fbmon.c	/^	u32 vtotal;$/;"	m	struct:__fb_timings	file:
vtotal2hw	amifb.c	1021;"	d	file:
vtotal_a	intelfb/intelfb.h	/^	u32 vtotal_a;$/;"	m	struct:intelfb_hwstate
vtotal_b	intelfb/intelfb.h	/^	u32 vtotal_b;$/;"	m	struct:intelfb_hwstate
vwidth	savage/savagefb.h	/^	int vwidth;$/;"	m	struct:savagefb_par
vxres	amifb.c	/^	int vxres;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
vxres	aty/aty128fb.c	/^	u32 vxres, vyres;$/;"	m	struct:aty128_crtc	file:
vxres	aty/atyfb.h	/^	u32 vxres;$/;"	m	struct:crtc
vxres	controlfb.c	/^	int	vxres, vyres;$/;"	m	struct:fb_par_control	file:
vxres	matrox/matroxfb_base.h	/^		const int*	vxres;$/;"	m	struct:matrox_fb_info::__anon18
vxres	platinumfb.c	/^	int				vxres, vyres;$/;"	m	struct:fb_info_platinum	file:
vxres	valkyriefb.c	/^	int	vxres, vyres;$/;"	m	struct:fb_par_valkyrie	file:
vyres	amifb.c	/^	int vyres;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
vyres	aty/aty128fb.c	/^	u32 vxres, vyres;$/;"	m	struct:aty128_crtc	file:
vyres	aty/atyfb.h	/^	u32 vyres;$/;"	m	struct:crtc
vyres	controlfb.c	/^	int	vxres, vyres;$/;"	m	struct:fb_par_control	file:
vyres	platinumfb.c	/^	int				vxres, vyres;$/;"	m	struct:fb_info_platinum	file:
vyres	valkyriefb.c	/^	int	vxres, vyres;$/;"	m	struct:fb_par_valkyrie	file:
w	9331/jz4750_lcd.h	/^	int w;		\/* foreground width *\/$/;"	m	struct:jz4750lcd_fg_t
w	9331/jz4750_lcd.h	/^	unsigned int w;		\/* Panel Width(in pixel) *\/$/;"	m	struct:jz4750lcd_panel_t
w	amifb.c	/^	u_short w[2];$/;"	m	union:__anon127	file:
w	au1200fb.c	/^	} w[4];$/;"	m	struct:window_settings	typeref:struct:window_settings::__anon118	file:
w	jz4740_slcd.c	/^	unsigned int w;$/;"	m	struct:jzfb_info	file:
w	jz4750_lcd.h	/^	int w;		\/* foreground width *\/$/;"	m	struct:jz4750lcd_fg_t
w	jz4750_lcd.h	/^	unsigned int w;		\/* Panel Width(in pixel) *\/$/;"	m	struct:jz4750lcd_panel_t
w	jzlcd.c	/^	unsigned int w;$/;"	m	struct:jzfb_info	file:
w	l009_bak/jz4750_lcd.h	/^	int w;		\/* foreground width *\/$/;"	m	struct:jz4750lcd_fg_t
w	l009_bak/jz4750_lcd.h	/^	unsigned int w;		\/* Panel Width(in pixel) *\/$/;"	m	struct:jz4750lcd_panel_t
w100_fifo_wait	w100fb.c	/^static void w100_fifo_wait(int entries)$/;"	f	file:
w100_get_testcount	w100fb.c	/^static unsigned int w100_get_testcount(unsigned int testclk_sel)$/;"	f	file:
w100_get_xtal_table	w100fb.c	/^struct w100_pll_info *w100_get_xtal_table(unsigned int freq)$/;"	f
w100_hw_init	w100fb.c	/^static void w100_hw_init(struct w100fb_par *par)$/;"	f	file:
w100_init_clocks	w100fb.c	/^static void w100_init_clocks(struct w100fb_par *par)$/;"	f	file:
w100_init_graphic_engine	w100fb.c	/^static void w100_init_graphic_engine(struct w100fb_par *par)$/;"	f	file:
w100_init_lcd	w100fb.c	/^static void w100_init_lcd(struct w100fb_par *par)$/;"	f	file:
w100_pll_adjust	w100fb.c	/^static int w100_pll_adjust(struct w100_pll_info *pll)$/;"	f	file:
w100_pll_calibration	w100fb.c	/^static int w100_pll_calibration(struct w100_pll_info *pll)$/;"	f	file:
w100_pll_set_clk	w100fb.c	/^static int w100_pll_set_clk(struct w100_pll_info *pll)$/;"	f	file:
w100_pll_tables	w100fb.c	/^} w100_pll_tables[] = {$/;"	v	typeref:struct:pll_entries	file:
w100_pwm_setup	w100fb.c	/^static void w100_pwm_setup(struct w100fb_par *par)$/;"	f	file:
w100_pwr_state	w100fb.c	/^static struct power_state w100_pwr_state;$/;"	v	typeref:struct:power_state	file:
w100_set_dispregs	w100fb.c	/^static void w100_set_dispregs(struct w100fb_par *par)$/;"	f	file:
w100_set_pll_freq	w100fb.c	/^static int w100_set_pll_freq(struct w100fb_par *par, unsigned int freq)$/;"	f	file:
w100_setup_memory	w100fb.c	/^static void w100_setup_memory(struct w100fb_par *par)$/;"	f	file:
w100_soft_reset	w100fb.c	/^static void w100_soft_reset(void)$/;"	f	file:
w100_suspend	w100fb.c	/^static void w100_suspend(u32 mode)$/;"	f	file:
w100_update_disable	w100fb.c	/^static void w100_update_disable(void)$/;"	f	file:
w100_update_enable	w100fb.c	/^static void w100_update_enable(void)$/;"	f	file:
w100_vsync	w100fb.c	/^static void w100_vsync(void)$/;"	f	file:
w100fb_activate_var	w100fb.c	/^static void w100fb_activate_var(struct w100fb_par *par)$/;"	f	file:
w100fb_blank	w100fb.c	/^static int w100fb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
w100fb_check_var	w100fb.c	/^static int w100fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
w100fb_cleanup	w100fb.c	/^module_exit(w100fb_cleanup);$/;"	v
w100fb_cleanup	w100fb.c	/^void __exit w100fb_cleanup(void)$/;"	f
w100fb_clear_screen	w100fb.c	/^static void w100fb_clear_screen(struct w100fb_par *par)$/;"	f	file:
w100fb_copyarea	w100fb.c	/^static void w100fb_copyarea(struct fb_info *info,$/;"	f	file:
w100fb_driver	w100fb.c	/^static struct platform_driver w100fb_driver = {$/;"	v	typeref:struct:platform_driver	file:
w100fb_fillrect	w100fb.c	/^static void w100fb_fillrect(struct fb_info *info,$/;"	f	file:
w100fb_get_hsynclen	w100fb.c	/^EXPORT_SYMBOL(w100fb_get_hsynclen);$/;"	v
w100fb_get_hsynclen	w100fb.c	/^unsigned long w100fb_get_hsynclen(struct device *dev)$/;"	f
w100fb_get_mode	w100fb.c	/^static struct w100_mode *w100fb_get_mode(struct w100fb_par *par, unsigned int *x, unsigned int *y, int saveval)$/;"	f	file:
w100fb_gpio_read	w100fb.c	/^EXPORT_SYMBOL(w100fb_gpio_read);$/;"	v
w100fb_gpio_read	w100fb.c	/^unsigned long w100fb_gpio_read(int port)$/;"	f
w100fb_gpio_write	w100fb.c	/^EXPORT_SYMBOL(w100fb_gpio_write);$/;"	v
w100fb_gpio_write	w100fb.c	/^void w100fb_gpio_write(int port, unsigned long value)$/;"	f
w100fb_init	w100fb.c	/^int __devinit w100fb_init(void)$/;"	f
w100fb_init	w100fb.c	/^module_init(w100fb_init);$/;"	v
w100fb_ops	w100fb.c	/^static struct fb_ops w100fb_ops = {$/;"	v	typeref:struct:fb_ops	file:
w100fb_probe	w100fb.c	/^int __init w100fb_probe(struct platform_device *pdev)$/;"	f
w100fb_reg_read	w100fb.c	/^static ssize_t w100fb_reg_read(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
w100fb_reg_write	w100fb.c	/^static ssize_t w100fb_reg_write(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
w100fb_remove	w100fb.c	/^static int w100fb_remove(struct platform_device *pdev)$/;"	f	file:
w100fb_restore_vidmem	w100fb.c	/^static void w100fb_restore_vidmem(struct w100fb_par *par)$/;"	f	file:
w100fb_resume	w100fb.c	/^static int w100fb_resume(struct platform_device *dev)$/;"	f	file:
w100fb_resume	w100fb.c	625;"	d	file:
w100fb_save_vidmem	w100fb.c	/^static void w100fb_save_vidmem(struct w100fb_par *par)$/;"	f	file:
w100fb_set_par	w100fb.c	/^static int w100fb_set_par(struct fb_info *info)$/;"	f	file:
w100fb_setcolreg	w100fb.c	/^static int w100fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,$/;"	f	file:
w100fb_suspend	w100fb.c	/^static int w100fb_suspend(struct platform_device *dev, pm_message_t state)$/;"	f	file:
w100fb_suspend	w100fb.c	624;"	d	file:
w100fb_sync	w100fb.c	/^static int w100fb_sync(struct fb_info *info)$/;"	f	file:
wait	amifb.c	/^	copins *wait;$/;"	m	struct:copdisplay	file:
wait	aty/atyfb.h	/^	wait_queue_head_t wait;$/;"	m	struct:aty_interrupt
wait	intelfb/intelfb.h	/^	wait_queue_head_t wait;$/;"	m	struct:intelfb_vsync
wait	matrox/matroxfb_base.h	/^	wait_queue_head_t	wait;$/;"	m	struct:matrox_vsync
wait	sticore.h	/^	u32 wait : 1;		\/* should routine idle wait or not *\/$/;"	m	struct:sti_blkmv_flags
wait	sticore.h	/^	u32 wait : 1;		\/* should routine idle wait or not *\/$/;"	m	struct:sti_conf_flags
wait	sticore.h	/^	u32 wait : 1;		\/* should routine idle wait or not *\/$/;"	m	struct:sti_font_flags
wait	sticore.h	/^	u32 wait : 1;		\/* should routine idle wait or not *\/$/;"	m	struct:sti_init_flags
waitBlank	stifb.c	/^		unsigned waitBlank           :  1;$/;"	m	struct:__anon113::__anon114	file:
wait_asserted_timeout_val	w100fb.h	/^	u32 wait_asserted_timeout_val  : 2;$/;"	m	struct:cif_cntl_t
wait_end_of_write	omap/sossi.c	/^static void wait_end_of_write(void)$/;"	f	file:
wait_engine	tridentfb.c	/^	void (*wait_engine) (void);$/;"	m	struct:accel_switch	file:
wait_for_engine_idle	i810/i810_accel.c	/^static inline int wait_for_engine_idle(struct fb_info *info)$/;"	f	file:
wait_for_fifo	aty/aty128fb.c	/^static void wait_for_fifo(u16 entries, struct aty128fb_par *par)$/;"	f	file:
wait_for_fifo	aty/atyfb.h	/^static inline void wait_for_fifo(u16 entries, const struct atyfb_par *par)$/;"	f
wait_for_idle	aty/aty128fb.c	/^static void wait_for_idle(struct aty128fb_par *par)$/;"	f	file:
wait_for_idle	aty/atyfb.h	/^static inline void wait_for_idle(struct atyfb_par *par)$/;"	f
wait_for_idle	riva/fbdev.c	/^static inline void wait_for_idle(struct riva_par *par)$/;"	f	file:
wait_for_space	i810/i810_accel.c	/^static inline int wait_for_space(struct fb_info *info, u32 space)$/;"	f	file:
wait_masked_val	w100fb.h	/^	u32 wait_masked_val          : 2;$/;"	m	struct:cif_cntl_t
wait_ring	intelfb/intelfbhw.c	/^static int wait_ring(struct intelfb_info *dinfo, int n)$/;"	f	file:
wait_vsync	ps3fb.c	/^	wait_queue_head_t wait_vsync;$/;"	m	struct:ps3fb_priv	file:
waitb_sn	w100fb.h	/^	u32 waitb_sn   : 4;$/;"	m	struct:cif_io_t
waitb_sp	w100fb.h	/^	u32 waitb_sp   : 4;$/;"	m	struct:cif_io_t
waitb_srn	w100fb.h	/^	u32 waitb_srn  : 1;$/;"	m	struct:cif_io_t
waitb_srp	w100fb.h	/^	u32 waitb_srp  : 1;$/;"	m	struct:cif_io_t
warncount	sis/sis.h	/^	int		warncount;$/;"	m	struct:sis_video_info
watermark	i810/i810.h	/^	u32 watermark;$/;"	m	struct:i810fb_par
watfmt	gxt4500.c	/^static const unsigned char watfmt[] = {$/;"	v	file:
wcglwm	riva/riva_hw.c	/^  int wcmocc, wcgocc, wcvocc, wcvlwm, wcglwm;$/;"	m	struct:__anon81	file:
wcgocc	riva/riva_hw.c	/^  int wcmocc, wcgocc, wcvocc, wcvlwm, wcglwm;$/;"	m	struct:__anon81	file:
wcmocc	riva/riva_hw.c	/^  int wcmocc, wcgocc, wcvocc, wcvlwm, wcglwm;$/;"	m	struct:__anon81	file:
wcvlwm	riva/riva_hw.c	/^  int wcmocc, wcgocc, wcvocc, wcvlwm, wcglwm;$/;"	m	struct:__anon81	file:
wcvocc	riva/riva_hw.c	/^  int wcmocc, wcgocc, wcvocc, wcvlwm, wcglwm;$/;"	m	struct:__anon81	file:
weight	nvidia/nv_type.h	/^	int weight;$/;"	m	struct:__anon33
which_io	bw2.c	/^	unsigned long		which_io;$/;"	m	struct:bw2_par	file:
which_io	cg3.c	/^	unsigned long		which_io;$/;"	m	struct:cg3_par	file:
which_io	cg6.c	/^	unsigned long		which_io;$/;"	m	struct:cg6_par	file:
which_io	leo.c	/^	unsigned long		which_io;$/;"	m	struct:leo_par	file:
which_io	p9100.c	/^	unsigned long		which_io;$/;"	m	struct:p9100_par	file:
which_io	tcx.c	/^	unsigned long		which_io;$/;"	m	struct:tcx_par	file:
wid	ffb.c	/^	u32	wid;$/;"	m	struct:ffb_fbc	file:
wid	leo.c	/^	u32	wid;$/;"	m	struct:leo_ld	file:
widclip	leo.c	/^	u32	widclip;$/;"	m	struct:leo_ld	file:
widpmask	ffb.c	/^	u32	widpmask;$/;"	m	struct:ffb_fbc	file:
width	amifb.c	/^		u_short width;$/;"	m	struct:amifb_par::__anon128	file:
width	amifb.c	/^	__u16 width;$/;"	m	struct:fb_var_cursorinfo	file:
width	console/fbcon.h	/^    u32 width;$/;"	m	struct:display
width	cyber2000fb.c	/^	u_int	width;$/;"	m	struct:par_info	file:
width	nvidia/nv_type.h	/^	u32 width;$/;"	m	struct:_riva_hw_state
width	omap/blizzard.c	/^	int	x, y, width, height;$/;"	m	struct:update_param	file:
width	omap/blizzard.c	/^	int width, height;$/;"	m	struct:plane_info	file:
width	omap/hwa742.c	/^	int	x, y, width, height;$/;"	m	struct:update_param	file:
width	pm2fb.c	/^	u16 width;$/;"	m	struct:__anon54	file:
width	pmag-aa-fb.c	/^	u16 x, y, width, height;$/;"	m	struct:aafb_cursor	file:
width	pnx4008/sdum.h	/^	u32 width;$/;"	m	struct:dumchannel_uf
width	ps3fb.c	/^	unsigned int width;$/;"	m	struct:ps3fb_par	file:
width	riva/riva_hw.h	/^    U032 width;$/;"	m	struct:_riva_hw_state
width	sticore.h	/^	 u8 width;$/;"	m	struct:sti_rom_font
width	sticore.h	/^	s16 width;		\/* block width in pixels *\/$/;"	m	struct:sti_blkmv_inptr
width	sunxvr2500.c	/^	unsigned int		width;$/;"	m	struct:s3d_info	file:
width	sunxvr500.c	/^	unsigned int		width;$/;"	m	struct:e3d_info	file:
win	au1200fb.c	/^static struct window_settings *win;$/;"	v	typeref:struct:window_settings	file:
winbg	leo.c	/^	u32	winbg;$/;"	m	struct:leo_ld	file:
winbpp	au1200fb.c	/^static int winbpp (unsigned int winctrl1)$/;"	f	file:
winbuf0	au1200fb.h	/^		volatile uint32	winbuf0;$/;"	m	struct:au1200_lcd::__anon133
winbuf0	au1200fb.h	/^		volatile uint32	winbuf0;$/;"	m	struct:au1200_lcd::__anon135
winbuf1	au1200fb.h	/^		volatile uint32	winbuf1;$/;"	m	struct:au1200_lcd::__anon133
winbuf1	au1200fb.h	/^		volatile uint32	winbuf1;$/;"	m	struct:au1200_lcd::__anon135
winbufctrl	au1200fb.h	/^		volatile uint32	winbufctrl;$/;"	m	struct:au1200_lcd::__anon133
winbufctrl	au1200fb.h	/^		volatile uint32	winbufctrl;$/;"	m	struct:au1200_lcd::__anon135
winctrl0	au1200fb.h	/^		volatile uint32	winctrl0;$/;"	m	struct:au1200_lcd::__anon133
winctrl0	au1200fb.h	/^		volatile uint32	winctrl0;$/;"	m	struct:au1200_lcd::__anon135
winctrl1	au1200fb.h	/^		volatile uint32	winctrl1;$/;"	m	struct:au1200_lcd::__anon133
winctrl1	au1200fb.h	/^		volatile uint32	winctrl1;$/;"	m	struct:au1200_lcd::__anon135
winctrl2	au1200fb.h	/^		volatile uint32	winctrl2;$/;"	m	struct:au1200_lcd::__anon133
winctrl2	au1200fb.h	/^		volatile uint32	winctrl2;$/;"	m	struct:au1200_lcd::__anon135
window	au1200fb.c	/^	struct au1200_lcd_window_regs_t window;$/;"	m	struct:au1200_lcd_iodata_t	typeref:struct:au1200_lcd_iodata_t::au1200_lcd_window_regs_t	file:
window	au1200fb.h	/^	} window[4];$/;"	m	struct:au1200_lcd	typeref:struct:au1200_lcd::__anon133
window	au1200fb.h	/^	} window[4];$/;"	m	struct:au1200_lcd	typeref:struct:au1200_lcd::__anon135
window_index	au1200fb.c	/^static int window_index = 2; \/* default is zero *\/$/;"	v	file:
window_settings	au1200fb.c	/^struct window_settings {$/;"	s	file:
window_type	omap/hwa742.c	/^	int			window_type;$/;"	m	struct:__anon49	file:
windows	au1200fb.c	/^static struct window_settings windows[] = {$/;"	v	typeref:struct:window_settings	file:
winenable	au1200fb.h	/^	volatile uint32	winenable;$/;"	m	struct:au1200_lcd
winreserved0	au1200fb.h	/^		uint32	winreserved0;$/;"	m	struct:au1200_lcd::__anon133
winreserved0	au1200fb.h	/^		uint32	winreserved0;$/;"	m	struct:au1200_lcd::__anon135
winreserved1	au1200fb.h	/^		uint32	winreserved1;$/;"	m	struct:au1200_lcd::__anon133
winreserved1	au1200fb.h	/^		uint32	winreserved1;$/;"	m	struct:au1200_lcd::__anon135
wm	i810/i810_gtf.c	/^   u32  wm;$/;"	m	struct:wm_info	file:
wm_info	i810/i810_gtf.c	/^struct wm_info {$/;"	s	file:
wmask	leo.c	/^	u32	wmask;$/;"	m	struct:leo_ld	file:
wrap_start_dir_t	w100fb.h	/^struct wrap_start_dir_t {$/;"	s
wrap_start_dir_u	w100fb.h	/^union wrap_start_dir_u {$/;"	u
wrap_top_dir_t	w100fb.h	/^struct wrap_top_dir_t {$/;"	s
wrap_top_dir_u	w100fb.h	/^union wrap_top_dir_u {$/;"	u
write3C0	cyblafb.c	/^static inline void write3C0(u32 reg, u8 val)$/;"	f	file:
write3C4	cyblafb.c	/^static inline void write3C4(u32 reg, u8 val)$/;"	f	file:
write3C4	tridentfb.c	/^static inline void write3C4(int reg, unsigned char val)$/;"	f	file:
write3CE	cyblafb.c	/^static inline void write3CE(u32 reg, u8 val)$/;"	f	file:
write3CE	tridentfb.c	/^static inline void write3CE(int reg, unsigned char val)$/;"	f	file:
write3X4	cyblafb.c	/^static inline void write3X4(u32 reg, u8 val)$/;"	f	file:
write3X4	tridentfb.c	/^static inline void write3X4(int reg, unsigned char val)$/;"	f	file:
writeAttr	tridentfb.c	/^static inline void writeAttr(int reg, unsigned char val)$/;"	f	file:
write_ar	asiliantfb.c	90;"	d	file:
write_ar	chipsfb.c	64;"	d	file:
write_cr	asiliantfb.c	71;"	d	file:
write_cr	chipsfb.c	55;"	d	file:
write_file_dummy	mbx/mbxdebugfs.c	/^static ssize_t write_file_dummy(struct file *file, const char __user *buf,$/;"	f	file:
write_firh_reg	omap/dispc.c	/^static void write_firh_reg(int plane, int reg, u32 value)$/;"	f	file:
write_firhv_reg	omap/dispc.c	/^static void write_firhv_reg(int plane, int reg, u32 value)$/;"	f	file:
write_fr	asiliantfb.c	65;"	d	file:
write_fr	chipsfb.c	52;"	d	file:
write_gr	asiliantfb.c	77;"	d	file:
write_gr	chipsfb.c	58;"	d	file:
write_hga_b	hgafb.c	/^static void write_hga_b(unsigned int val, unsigned char reg)$/;"	f	file:
write_hga_w	hgafb.c	/^static void write_hga_w(unsigned int val, unsigned char reg)$/;"	f	file:
write_ind	chipsfb.c	41;"	d	file:
write_le32	neofb.c	/^static inline void write_le32(int regindex, u32 val, const struct neofb_par *par)$/;"	f	file:
write_mda_b	console/mdacon.c	/^static void write_mda_b(unsigned int val, unsigned char reg)$/;"	f	file:
write_mda_w	console/mdacon.c	/^static void write_mda_w(unsigned int val, unsigned char reg)$/;"	f	file:
write_reg	mbx/mbxfb.c	39;"	d	file:
write_reg_dly	mbx/mbxfb.c	45;"	d	file:
write_reg_le32	imsttfb.c	/^static inline void write_reg_le32(volatile u32 __iomem *base, int regindex, u32 val)$/;"	f	file:
write_sr	asiliantfb.c	83;"	d	file:
write_sr	chipsfb.c	61;"	d	file:
write_vga	console/vgacon.c	/^static inline void write_vga(unsigned char reg, unsigned int val)$/;"	f	file:
write_xr	asiliantfb.c	59;"	d	file:
write_xr	chipsfb.c	49;"	d	file:
writemmr	tridentfb.c	158;"	d	file:
writereg	gxt4500.c	138;"	d	file:
wsscfg1	jz4750_tve.h	/^	unsigned int wsscfg1;$/;"	m	struct:jz4750tve_info
wsscfg1	l009_bak/jz4750_tve.h	/^	unsigned int wsscfg1;$/;"	m	struct:jz4750tve_info
wsscfg2	jz4750_tve.h	/^	unsigned int wsscfg2;$/;"	m	struct:jz4750tve_info
wsscfg2	l009_bak/jz4750_tve.h	/^	unsigned int wsscfg2;$/;"	m	struct:jz4750tve_info
wsscfg3	jz4750_tve.h	/^	unsigned int wsscfg3;$/;"	m	struct:jz4750tve_info
wsscfg3	l009_bak/jz4750_tve.h	/^	unsigned int wsscfg3;$/;"	m	struct:jz4750tve_info
wsscr	jz4750_tve.h	/^	unsigned int wsscr;$/;"	m	struct:jz4750tve_info
wsscr	l009_bak/jz4750_tve.h	/^	unsigned int wsscr;$/;"	m	struct:jz4750tve_info
x	9331/jz4750_lcd.h	/^	int x;		\/* foreground start position x *\/$/;"	m	struct:jz4750lcd_fg_t
x	ffb.c	/^	u32	x;$/;"	m	struct:ffb_fbc	file:
x	jz4750_lcd.h	/^	int x;		\/* foreground start position x *\/$/;"	m	struct:jz4750lcd_fg_t
x	l009_bak/jz4750_lcd.h	/^	int x;		\/* foreground start position x *\/$/;"	m	struct:jz4750lcd_fg_t
x	omap/blizzard.c	/^	int	x, y, width, height;$/;"	m	struct:update_param	file:
x	omap/hwa742.c	/^	int	x, y, width, height;$/;"	m	struct:update_param	file:
x	pmag-aa-fb.c	/^	u16 x, y, width, height;$/;"	m	struct:aafb_cursor	file:
x	riva/riva_hw.h	/^        U032 x;             \/* in pixels, 0 at left                0-   3*\/$/;"	m	struct:__anon74::__anon77
x	sis/sis_main.h	/^	u16 x;$/;"	m	struct:_sisfbddcfmodes
x0	cg6.c	/^	u32	x0, y0, z0, color0;$/;"	m	struct:cg6_fbc	file:
x1	cg6.c	/^	u32	x1, y1, z1, color1;$/;"	m	struct:cg6_fbc	file:
x2	cg6.c	/^	u32	x2, y2, z2, color2;$/;"	m	struct:cg6_fbc	file:
x3	cg6.c	/^	u32	x3, y3, z3, color3;$/;"	m	struct:cg6_fbc	file:
x7AF4	matrox/matroxfb_DAC1064.c	/^static int x7AF4 = 0x10;	\/* flags, maybe 0x10 = SDRAM, 0x00 = SGRAM??? *\/$/;"	v	file:
x_offset	pnx4008/sdum.h	/^	u32 x_offset;$/;"	m	struct:dumchannel_uf
x_res	acornfb.h	/^	u_int	x_res;$/;"	m	struct:modex_params
x_size_visible	stifb.c	/^	__s16	x_size_visible;	    \/* visible screen dim in pixels  *\/$/;"	m	struct:__anon112	file:
x_xlut	cg14.c	/^	u8 x_xlut [256];$/;"	m	struct:cg14_xlut	file:
x_xlut_inc	cg14.c	/^	u8 x_xlut_inc [256];$/;"	m	struct:cg14_xlut	file:
x_xlutd	cg14.c	/^	u8 x_xlutd [256];$/;"	m	struct:cg14_xlut	file:
x_xlutd_inc	cg14.c	/^	u8 x_xlutd_inc [256];$/;"	m	struct:cg14_xlut	file:
xcc	cg14.c	/^	u16 xcc;$/;"	m	struct:cg14_regs	file:
xclip	ffb.c	/^	u32	xclip;$/;"	m	struct:ffb_fbc	file:
xclk	aty/aty128fb.c	/^	u32 xclk;$/;"	m	struct:aty128_constants	file:
xclk	aty/atyfb.h	/^	int sclk, mclk, mclk_pm, xclk;$/;"	m	struct:pll_info
xclk	aty/atyfb_base.c	/^	int pll, mclk, xclk, ecp_max;$/;"	m	struct:__anon97	file:
xclk	aty/atyfb_base.c	/^static int xclk;$/;"	v	file:
xclk_per	aty/atyfb.h	/^	u32 xclk_per;$/;"	m	struct:atyfb_par
xclk_post_div	aty/atyfb.h	/^	u8 xclk_post_div;$/;"	m	struct:pll_ct
xclk_post_div	aty/atyfb_base.c	/^	u8 xclk_post_div;	\/* 1,2,3,4,8 *\/$/;"	m	struct:atyclk	file:
xclk_post_div_real	aty/atyfb.h	/^	u8 xclk_post_div_real;$/;"	m	struct:pll_ct
xclk_ref_div	aty/atyfb.h	/^	u8 xclk_ref_div;$/;"	m	struct:pll_ct
xclkmaxrasdelay	aty/atyfb.h	/^	u32 xclkmaxrasdelay;$/;"	m	struct:pll_ct
xclkpagefaultdelay	aty/atyfb.h	/^	u32 xclkpagefaultdelay;$/;"	m	struct:pll_ct
xcs	cg14.c	/^	u16 xcs;$/;"	m	struct:cg14_regs	file:
xcurs_correction	console/newport_con.c	/^static int xcurs_correction = 29;$/;"	v	file:
xdr_ea	ps3fb.c	/^	void *xdr_ea;$/;"	m	struct:ps3fb_priv	file:
xdr_size	ps3fb.c	/^	size_t xdr_size;$/;"	m	struct:ps3fb_priv	file:
xfer_holdoff_end	bw2.c	/^	u8	xfer_holdoff_end;$/;"	m	struct:bw2_regs	file:
xfer_holdoff_end	cg3.c	/^	u8	xfer_holdoff_end;$/;"	m	struct:cg3_regs	file:
xfer_holdoff_start	bw2.c	/^	u8	xfer_holdoff_start;$/;"	m	struct:bw2_regs	file:
xfer_holdoff_start	cg3.c	/^	u8	xfer_holdoff_start;$/;"	m	struct:cg3_regs	file:
xilinx_fb_blank	xilinxfb.c	/^xilinx_fb_blank(int blank_mode, struct fb_info *fbi)$/;"	f	file:
xilinx_fb_default_pdata	xilinxfb.c	/^static struct xilinxfb_platform_data xilinx_fb_default_pdata = {$/;"	v	typeref:struct:xilinxfb_platform_data	file:
xilinx_fb_fix	xilinxfb.c	/^static struct fb_fix_screeninfo xilinx_fb_fix = {$/;"	v	typeref:struct:fb_fix_screeninfo	file:
xilinx_fb_out_be32	xilinxfb.c	138;"	d	file:
xilinx_fb_setcolreg	xilinxfb.c	/^xilinx_fb_setcolreg(unsigned regno, unsigned red, unsigned green, unsigned blue,$/;"	f	file:
xilinx_fb_var	xilinxfb.c	/^static struct fb_var_screeninfo xilinx_fb_var = {$/;"	v	typeref:struct:fb_var_screeninfo	file:
xilinxfb_assign	xilinxfb.c	/^static int xilinxfb_assign(struct device *dev, unsigned long physaddr,$/;"	f	file:
xilinxfb_cleanup	xilinxfb.c	/^module_exit(xilinxfb_cleanup);$/;"	v
xilinxfb_cleanup	xilinxfb.c	/^xilinxfb_cleanup(void)$/;"	f	file:
xilinxfb_drvdata	xilinxfb.c	/^struct xilinxfb_drvdata {$/;"	s	file:
xilinxfb_init	xilinxfb.c	/^module_init(xilinxfb_init);$/;"	v
xilinxfb_init	xilinxfb.c	/^xilinxfb_init(void)$/;"	f	file:
xilinxfb_of_driver	xilinxfb.c	/^static struct of_platform_driver xilinxfb_of_driver = {$/;"	v	typeref:struct:of_platform_driver	file:
xilinxfb_of_match	xilinxfb.c	/^static struct of_device_id __devinit xilinxfb_of_match[] = {$/;"	v	typeref:struct:__devinit	file:
xilinxfb_of_probe	xilinxfb.c	/^xilinxfb_of_probe(struct of_device *op, const struct of_device_id *match)$/;"	f	file:
xilinxfb_of_register	xilinxfb.c	/^static inline int __init xilinxfb_of_register(void) { return 0; }$/;"	f	file:
xilinxfb_of_register	xilinxfb.c	/^static inline int __init xilinxfb_of_register(void)$/;"	f	file:
xilinxfb_of_remove	xilinxfb.c	/^static int __devexit xilinxfb_of_remove(struct of_device *op)$/;"	f	file:
xilinxfb_of_unregister	xilinxfb.c	/^static inline void __exit xilinxfb_of_unregister(void) { }$/;"	f	file:
xilinxfb_of_unregister	xilinxfb.c	/^static inline void __exit xilinxfb_of_unregister(void)$/;"	f	file:
xilinxfb_ops	xilinxfb.c	/^static struct fb_ops xilinxfb_ops =$/;"	v	typeref:struct:fb_ops	file:
xilinxfb_platform_driver	xilinxfb.c	/^static struct platform_driver xilinxfb_platform_driver = {$/;"	v	typeref:struct:platform_driver	file:
xilinxfb_platform_probe	xilinxfb.c	/^xilinxfb_platform_probe(struct platform_device *pdev)$/;"	f	file:
xilinxfb_platform_remove	xilinxfb.c	/^xilinxfb_platform_remove(struct platform_device *pdev)$/;"	f	file:
xilinxfb_release	xilinxfb.c	/^static int xilinxfb_release(struct device *dev)$/;"	f	file:
xmax	pnx4008/dum.h	/^	u32 xmax;$/;"	m	struct:dum_ch_setup
xmax_h	pnx4008/dum.h	/^	u32 xmax_h;$/;"	m	struct:disp_window
xmax_l	pnx4008/dum.h	/^	u32 xmax_l;$/;"	m	struct:disp_window
xmin	pnx4008/dum.h	/^	u32 xmin;$/;"	m	struct:dum_ch_setup
xmin_h	pnx4008/dum.h	/^	u32 xmin_h;$/;"	m	struct:disp_window
xmin_l	pnx4008/dum.h	/^	u32 xmin_l;$/;"	m	struct:disp_window
xmirror	pnx4008/dum.h	/^	int xmirror;$/;"	m	struct:dum_ch_setup
xmiscctrl	matrox/matroxfb_base.h	/^	u_int8_t	xmiscctrl;$/;"	m	struct:matrox_DAC1064_features
xoff	ps3fb.c	/^	u32 xoff;$/;"	m	struct:ps3fb_res_table	file:
xoffset	amifb.c	/^	__s16 xoffset;$/;"	m	struct:fb_cursorstate	file:
xoffset	amifb.c	/^	int xoffset;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
xoffset	atafb.c	/^			short xoffset;$/;"	m	struct:atafb_par::__anon115::falcon_hw	file:
xoffset	aty/aty128fb.c	/^	u32 xoffset, yoffset;$/;"	m	struct:aty128_crtc	file:
xoffset	aty/atyfb.h	/^	u32 xoffset;$/;"	m	struct:crtc
xoffset	controlfb.c	/^	int	xoffset, yoffset;$/;"	m	struct:fb_par_control	file:
xoffset	platinumfb.c	/^	int				xoffset, yoffset;$/;"	m	struct:fb_info_platinum	file:
xor	amifb.c	/^static inline unsigned long xor(unsigned long a, unsigned long b,$/;"	f	file:
xor_one_line	amifb.c	/^static inline void xor_one_line(int bpp, unsigned long next_plane,$/;"	f	file:
xp_copy_rect	tridentfb.c	/^static void xp_copy_rect(u32 x1, u32 y1, u32 x2, u32 y2, u32 w, u32 h)$/;"	f	file:
xp_fill_rect	tridentfb.c	/^static void xp_fill_rect(u32 x, u32 y, u32 w, u32 h, u32 c, u32 rop)$/;"	f	file:
xp_init_accel	tridentfb.c	/^static void xp_init_accel(int pitch, int bpp)$/;"	f	file:
xp_wait_engine	tridentfb.c	/^static void xp_wait_engine(void)$/;"	f	file:
xpanstep	fbmem.c	/^	u16			xpanstep;$/;"	m	struct:fb_fix_screeninfo32	file:
xpmask	ffb.c	/^	u32	xpmask;$/;"	m	struct:ffb_fbc	file:
xpos	au1200fb.c	/^		int xpos;$/;"	m	struct:window_settings::__anon118	file:
xpos	au1200fb.c	/^	unsigned int xpos;$/;"	m	struct:au1200_lcd_window_regs_t	file:
xres	amifb.c	/^	int xres;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
xres	aty/atyfb.h	/^	u32 xres; \/* use for LCD stretching\/scaling *\/$/;"	m	struct:pll_ct
xres	aty/radeonfb.h	/^	int xres, yres;$/;"	m	struct:panel_info
xres	au1100fb.h	/^	u32	xres;		\/* Maximum horizontal resolution *\/$/;"	m	struct:au1100fb_panel
xres	au1200fb.c	/^		int xres;$/;"	m	struct:window_settings::__anon118	file:
xres	controlfb.c	/^	int	xres, yres;$/;"	m	struct:fb_par_control	file:
xres	fbcvt.c	/^	u32 xres;$/;"	m	struct:fb_cvt_data	file:
xres	intelfb/intelfb.h	/^	int xres, yres, pitch;$/;"	m	struct:intelfb_info
xres	matrox/matroxfb_base.c	/^static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {$/;"	m	struct:__anon29	file:
xres	matrox/matroxfb_base.c	/^static unsigned int xres;		\/* "matrox:xres:xxxxx" *\/$/;"	v	file:
xres	omap/lcdc.c	/^	int			xres;$/;"	m	struct:omap_lcd_controller	file:
xres	platinumfb.c	/^	int				xres, yres;$/;"	m	struct:fb_info_platinum	file:
xres	ps3fb.c	/^	u32 xres;$/;"	m	struct:ps3fb_res_table	file:
xres	sa1100fb.h	/^	u_short		xres;$/;"	m	struct:sa1100fb_mach_info
xres	sis/sis_main.h	/^	u16 xres;$/;"	m	struct:_sis_lcd_data
xres	sis/sis_main.h	/^	u16 xres;$/;"	m	struct:_sis_vrate
xres	sis/sis_main.h	/^	u16 xres;$/;"	m	struct:_sisbios_mode
xres	valkyriefb.c	/^	int	xres, yres;$/;"	m	struct:fb_par_valkyrie	file:
xres_virtual	console/fbcon.h	/^    u32 xres_virtual;$/;"	m	struct:display
xscale	au1200fb.c	/^	unsigned int xscale;$/;"	m	struct:au1200_lcd_window_regs_t	file:
xsize	au1200fb.c	/^	unsigned int xsize;$/;"	m	struct:au1200_lcd_global_regs_t	file:
xsize	au1200fb.c	/^	unsigned int xsize;$/;"	m	struct:au1200_lcd_window_regs_t	file:
xspot	amifb.c	/^	__u16 xspot;$/;"	m	struct:fb_var_cursorinfo	file:
xtal	matrox/matroxfb_base.h	/^	int	 xtal;$/;"	m	struct:mavenregs
xtal_12500000	w100fb.c	/^static struct w100_pll_info xtal_12500000[] = {$/;"	v	typeref:struct:w100_pll_info	file:
xtal_14318000	w100fb.c	/^static struct w100_pll_info xtal_14318000[] = {$/;"	v	typeref:struct:w100_pll_info	file:
xtal_16000000	w100fb.c	/^static struct w100_pll_info xtal_16000000[] = {$/;"	v	typeref:struct:w100_pll_info	file:
xtal_freq	w100fb.c	/^	int xtal_freq;$/;"	m	struct:pll_entries	file:
xtalin_dbl_en	w100fb.h	/^	u32 xtalin_dbl_en    : 1;$/;"	m	struct:clk_pin_cntl_t
xtalin_pm_en	w100fb.h	/^	u32 xtalin_pm_en     : 1;$/;"	m	struct:clk_pin_cntl_t
xtimings	savage/savagefb.h	/^struct xtimings {$/;"	s
xvrefctrl	matrox/matroxfb_base.h	/^	u_int8_t	xvrefctrl;$/;"	m	struct:matrox_DAC1064_features
xxx0	cg14.c	/^	u8 xxx0[0x600];$/;"	m	struct:cg14_xlut	file:
xxx0	cg14.c	/^	u8 xxx0[255];$/;"	m	struct:cg14_dac	file:
xxx0	cg14.c	/^	u8 xxx0[3];$/;"	m	struct:cg14_cursor	file:
xxx0	cg14.c	/^	u8 xxx0[6];$/;"	m	struct:cg14_regs	file:
xxx0	cg6.c	/^	u32	xxx0[1];$/;"	m	struct:cg6_fbc	file:
xxx0	leo.c	/^	u8		xxx0[0x800-4];$/;"	m	struct:leo_lc_ss0_krn	file:
xxx0	leo.c	/^	u8		xxx0[0xe00];$/;"	m	struct:leo_ld	file:
xxx0	leo.c	/^	u8		xxx0[16];$/;"	m	struct:leo_cursor	file:
xxx0	leo.c	/^	u8	xxx0[0xef4];$/;"	m	struct:leo_ld_ss1	file:
xxx1	cg14.c	/^	u32 xxx1[0x1bc];$/;"	m	struct:cg14_cursor	file:
xxx1	cg14.c	/^	u8 xxx1[0xce];$/;"	m	struct:cg14_regs	file:
xxx1	cg14.c	/^	u8 xxx1[255];$/;"	m	struct:cg14_dac	file:
xxx1	cg6.c	/^	u32	xxx1[1];$/;"	m	struct:cg6_fbc	file:
xxx1	ffb.c	/^	u32	xxx1[3];$/;"	m	struct:ffb_fbc	file:
xxx1	leo.c	/^	u32		xxx1[3];$/;"	m	struct:leo_ld	file:
xxx10	cg6.c	/^	u32	xxx10[5];$/;"	m	struct:cg6_fbc	file:
xxx10	ffb.c	/^	u32	xxx10[2];$/;"	m	struct:ffb_fbc	file:
xxx11	cg6.c	/^	u32	xxx11[1];$/;"	m	struct:cg6_fbc	file:
xxx11	ffb.c	/^	u32	xxx11;$/;"	m	struct:ffb_fbc	file:
xxx12	cg6.c	/^	u32	xxx12[5];$/;"	m	struct:cg6_fbc	file:
xxx12	ffb.c	/^	u32	xxx12[3];$/;"	m	struct:ffb_fbc	file:
xxx13	cg6.c	/^	u32	xxx13[1];$/;"	m	struct:cg6_fbc	file:
xxx13	ffb.c	/^	u32	xxx13[4];$/;"	m	struct:ffb_fbc	file:
xxx14	cg6.c	/^	u32	xxx14[5];$/;"	m	struct:cg6_fbc	file:
xxx14	ffb.c	/^	u32	xxx14;$/;"	m	struct:ffb_fbc	file:
xxx15	cg6.c	/^	u32	xxx15[1];$/;"	m	struct:cg6_fbc	file:
xxx15	ffb.c	/^	u32	xxx15;$/;"	m	struct:ffb_fbc	file:
xxx16	cg6.c	/^	u32	xxx16[5];$/;"	m	struct:cg6_fbc	file:
xxx16	ffb.c	/^	u32	xxx16[256];$/;"	m	struct:ffb_fbc	file:
xxx17	cg6.c	/^	u32	xxx17[1];$/;"	m	struct:cg6_fbc	file:
xxx17	ffb.c	/^	u32	xxx17[63];$/;"	m	struct:ffb_fbc	file:
xxx18	cg6.c	/^	u32	xxx18[5];$/;"	m	struct:cg6_fbc	file:
xxx18	ffb.c	/^	u32	xxx18[31];$/;"	m	struct:ffb_fbc	file:
xxx2	cg14.c	/^	u8 xxx2[255];$/;"	m	struct:cg14_dac	file:
xxx2	cg6.c	/^	u32	xxx2[24];$/;"	m	struct:cg6_fbc	file:
xxx2	ffb.c	/^	u32	xxx2[2];$/;"	m	struct:ffb_fbc	file:
xxx2	leo.c	/^	u8		xxx2[0x2c];$/;"	m	struct:leo_ld	file:
xxx3	cg6.c	/^	u32	xxx3[2];$/;"	m	struct:cg6_fbc	file:
xxx3	ffb.c	/^	u32	xxx3[2];$/;"	m	struct:ffb_fbc	file:
xxx4	cg6.c	/^	u32	xxx4[2];$/;"	m	struct:cg6_fbc	file:
xxx4	ffb.c	/^	u32	xxx4[2];$/;"	m	struct:ffb_fbc	file:
xxx5	cg6.c	/^	u32	xxx5[2];$/;"	m	struct:cg6_fbc	file:
xxx5	ffb.c	/^	u32	xxx5[2];$/;"	m	struct:ffb_fbc	file:
xxx6	cg6.c	/^	u32	xxx6[2];$/;"	m	struct:cg6_fbc	file:
xxx6	ffb.c	/^	u32	xxx6[2];$/;"	m	struct:ffb_fbc	file:
xxx7	cg6.c	/^	u32	xxx7[2];$/;"	m	struct:cg6_fbc	file:
xxx7	ffb.c	/^	u32	xxx7[32];$/;"	m	struct:ffb_fbc	file:
xxx8	cg6.c	/^	u32	xxx8[432];$/;"	m	struct:cg6_fbc	file:
xxx8	ffb.c	/^	u32	xxx8[63];$/;"	m	struct:ffb_fbc	file:
xxx9	cg6.c	/^	u32	xxx9[1];$/;"	m	struct:cg6_fbc	file:
xxx9	ffb.c	/^	u32	xxx9;$/;"	m	struct:ffb_fbc	file:
xxxfb_blank	skeletonfb.c	/^static int xxxfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
xxxfb_check_var	skeletonfb.c	/^static int xxxfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
xxxfb_copyarea	skeletonfb.c	/^void xxxfb_copyarea(struct fb_info *p, const struct fb_copyarea *area) $/;"	f
xxxfb_cursor	skeletonfb.c	/^int xxxfb_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f
xxxfb_device	skeletonfb.c	/^static struct platform_device xxxfb_device = {$/;"	v	typeref:struct:platform_device	file:
xxxfb_driver	skeletonfb.c	/^static struct device_driver xxxfb_driver = {$/;"	v	typeref:struct:device_driver	file:
xxxfb_driver	skeletonfb.c	/^static struct pci_driver xxxfb_driver = {$/;"	v	typeref:struct:pci_driver	file:
xxxfb_exit	skeletonfb.c	/^static void __exit xxxfb_exit(void)$/;"	f	file:
xxxfb_fillrect	skeletonfb.c	/^void xxxfb_fillrect(struct fb_info *p, const struct fb_fillrect *region)$/;"	f
xxxfb_id_table	skeletonfb.c	/^static struct pci_device_id xxxfb_id_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
xxxfb_imageblit	skeletonfb.c	/^void xxxfb_imageblit(struct fb_info *p, const struct fb_image *image) $/;"	f
xxxfb_init	skeletonfb.c	/^int __init xxxfb_init(void)$/;"	f
xxxfb_init	skeletonfb.c	/^module_init(xxxfb_init);$/;"	v
xxxfb_init	skeletonfb.c	/^static int __init xxxfb_init(void)$/;"	f	file:
xxxfb_open	skeletonfb.c	/^static int xxxfb_open(struct fb_info *info, int user)$/;"	f	file:
xxxfb_ops	skeletonfb.c	/^static struct fb_ops xxxfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
xxxfb_pan_display	skeletonfb.c	/^static int xxxfb_pan_display(struct fb_var_screeninfo *var,$/;"	f	file:
xxxfb_probe	skeletonfb.c	/^static int __devinit xxxfb_probe(struct pci_dev *dev,$/;"	f	file:
xxxfb_release	skeletonfb.c	/^static int xxxfb_release(struct fb_info *info, int user)$/;"	f	file:
xxxfb_remove	skeletonfb.c	/^module_exit(xxxfb_remove);$/;"	v
xxxfb_remove	skeletonfb.c	/^static void __devexit xxxfb_remove(struct pci_dev *dev)$/;"	f	file:
xxxfb_resume	skeletonfb.c	/^static int xxxfb_resume(struct pci_dev *dev)$/;"	f	file:
xxxfb_resume	skeletonfb.c	/^static int xxxfb_resume(struct platform_dev *dev)$/;"	f	file:
xxxfb_resume	skeletonfb.c	882;"	d	file:
xxxfb_resume	skeletonfb.c	961;"	d	file:
xxxfb_rotate	skeletonfb.c	/^void xxxfb_rotate(struct fb_info *info, int angle)$/;"	f
xxxfb_set_par	skeletonfb.c	/^static int xxxfb_set_par(struct fb_info *info)$/;"	f	file:
xxxfb_setcolreg	skeletonfb.c	/^static int xxxfb_setcolreg(unsigned regno, unsigned red, unsigned green,$/;"	f	file:
xxxfb_setup	skeletonfb.c	/^int __init xxxfb_setup(char *options)$/;"	f
xxxfb_suspend	skeletonfb.c	/^static int xxxfb_suspend(struct pci_dev *dev, pm_message_t msg)$/;"	f	file:
xxxfb_suspend	skeletonfb.c	/^static int xxxfb_suspend(struct platform_device *dev, pm_message_t msg)$/;"	f	file:
xxxfb_suspend	skeletonfb.c	881;"	d	file:
xxxfb_suspend	skeletonfb.c	960;"	d	file:
xxxfb_sync	skeletonfb.c	/^int xxxfb_sync(struct fb_info *info)$/;"	f
y	9331/jz4750_lcd.h	/^	int y;		\/* foreground start position y *\/$/;"	m	struct:jz4750lcd_fg_t
y	ffb.c	/^	u32	y;$/;"	m	struct:ffb_fbc	file:
y	jz4750_ipu.h	/^	unsigned int y;$/;"	m	struct:YuvStride
y	jz4750_lcd.h	/^	int y;		\/* foreground start position y *\/$/;"	m	struct:jz4750lcd_fg_t
y	l009_bak/jz4750_lcd.h	/^	int y;		\/* foreground start position y *\/$/;"	m	struct:jz4750lcd_fg_t
y	omap/blizzard.c	/^	int	x, y, width, height;$/;"	m	struct:update_param	file:
y	omap/hwa742.c	/^	int	x, y, width, height;$/;"	m	struct:update_param	file:
y	pmag-aa-fb.c	/^	u16 x, y, width, height;$/;"	m	struct:aafb_cursor	file:
y	riva/riva_hw.h	/^        U032 y;             \/* in pixels, 0 at top                 4-   7*\/$/;"	m	struct:__anon74::__anon77
y	sis/sis_main.h	/^	u16 y;$/;"	m	struct:_sisfbddcfmodes
y0	cg6.c	/^	u32	x0, y0, z0, color0;$/;"	m	struct:cg6_fbc	file:
y1	cg6.c	/^	u32	x1, y1, z1, color1;$/;"	m	struct:cg6_fbc	file:
y2	cg6.c	/^	u32	x2, y2, z2, color2;$/;"	m	struct:cg6_fbc	file:
y3	cg6.c	/^	u32	x3, y3, z3, color3;$/;"	m	struct:cg6_fbc	file:
y_buf_p	jz4750_ipu.h	/^	unsigned int		y_buf_p; \/* Y buffer physical address *\/$/;"	m	struct:ipu_img_param_t
y_buf_v	jz4750_ipu.h	/^	unsigned char*		y_buf_v; \/* Y buffer virtual address *\/$/;"	m	struct:ipu_img_param_t
y_offset	pnx4008/sdum.h	/^	u32 y_offset;$/;"	m	struct:dumchannel_uf
y_res	acornfb.h	/^	u_int	y_res;$/;"	m	struct:modey_params
y_size_visible	stifb.c	/^	__s16	y_size_visible;$/;"	m	struct:__anon112	file:
y_t_addr	jz4750_ipu.h	/^	unsigned char*		y_t_addr;				\/\/ table address$/;"	m	struct:ipu_img_param_t
ydstorg	matrox/matroxfb_base.h	/^		      } ydstorg;$/;"	m	struct:matroxfb_par	typeref:struct:matroxfb_par::__anon6
ydstorg	matrox/matroxfb_base.h	/^		unsigned int	ydstorg;	\/* offset in bytes from video start to usable memory *\/$/;"	m	struct:matrox_fb_info::__anon20
ymax	pnx4008/dum.h	/^	u32 ymax;$/;"	m	struct:disp_window
ymax	pnx4008/dum.h	/^	u32 ymax;$/;"	m	struct:dum_ch_setup
ymin	pnx4008/dum.h	/^	u32 ymin;$/;"	m	struct:disp_window
ymin	pnx4008/dum.h	/^	u32 ymin;$/;"	m	struct:dum_ch_setup
ymirror	pnx4008/dum.h	/^	int ymirror;$/;"	m	struct:dum_ch_setup
yoff	ps3fb.c	/^	u32 yoff;$/;"	m	struct:ps3fb_res_table	file:
yoffset	amifb.c	/^	__s16 yoffset;$/;"	m	struct:fb_cursorstate	file:
yoffset	amifb.c	/^	int yoffset;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
yoffset	aty/aty128fb.c	/^	u32 xoffset, yoffset;$/;"	m	struct:aty128_crtc	file:
yoffset	aty/atyfb.h	/^	u32 yoffset;$/;"	m	struct:crtc
yoffset	aty/atyfb_base.c	/^	u32 yoffset;$/;"	m	struct:__anon98	file:
yoffset	controlfb.c	/^	int	xoffset, yoffset;$/;"	m	struct:fb_par_control	file:
yoffset	platinumfb.c	/^	int				xoffset, yoffset;$/;"	m	struct:fb_info_platinum	file:
ypan	gbefb.c	/^static int ypan, ywrap;$/;"	v	file:
ypan	sgivwfb.c	/^static int ypan = 0;$/;"	v	file:
ypan_down	console/fbcon.c	/^static __inline__ void ypan_down(struct vc_data *vc, int count)$/;"	f	file:
ypan_down_redraw	console/fbcon.c	/^static __inline__ void ypan_down_redraw(struct vc_data *vc, int t, int count)$/;"	f	file:
ypan_up	console/fbcon.c	/^static __inline__ void ypan_up(struct vc_data *vc, int count)$/;"	f	file:
ypan_up_redraw	console/fbcon.c	/^static __inline__ void ypan_up_redraw(struct vc_data *vc, int t, int count)$/;"	f	file:
ypanstep	fbmem.c	/^	u16			ypanstep;$/;"	m	struct:fb_fix_screeninfo32	file:
ypmask	ffb.c	/^	u32	ypmask;$/;"	m	struct:ffb_fbc	file:
ypos	au1200fb.c	/^		int ypos;$/;"	m	struct:window_settings::__anon118	file:
ypos	au1200fb.c	/^	unsigned int ypos;$/;"	m	struct:au1200_lcd_window_regs_t	file:
yres	amifb.c	/^	int yres;		\/* vmode *\/$/;"	m	struct:amifb_par	file:
yres	aty/radeonfb.h	/^	int xres, yres;$/;"	m	struct:panel_info
yres	au1100fb.h	/^	u32 	yres;		\/* Maximum vertical resolution *\/$/;"	m	struct:au1100fb_panel
yres	au1200fb.c	/^		int yres;$/;"	m	struct:window_settings::__anon118	file:
yres	controlfb.c	/^	int	xres, yres;$/;"	m	struct:fb_par_control	file:
yres	fbcvt.c	/^	u32 yres;$/;"	m	struct:fb_cvt_data	file:
yres	i810/i810_main.c	/^static int yres;$/;"	v	file:
yres	intelfb/intelfb.h	/^	int xres, yres, pitch;$/;"	m	struct:intelfb_info
yres	matrox/matroxfb_base.c	/^static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {$/;"	m	struct:__anon29	file:
yres	matrox/matroxfb_base.c	/^static unsigned int yres;		\/* "matrox:yres:xxxxx" *\/$/;"	v	file:
yres	omap/lcdc.c	/^	int			yres;$/;"	m	struct:omap_lcd_controller	file:
yres	platinumfb.c	/^	int				xres, yres;$/;"	m	struct:fb_info_platinum	file:
yres	ps3fb.c	/^	u32 yres;$/;"	m	struct:ps3fb_res_table	file:
yres	sa1100fb.h	/^	u_short		yres;$/;"	m	struct:sa1100fb_mach_info
yres	sis/sis_main.h	/^	u16 yres;$/;"	m	struct:_sis_lcd_data
yres	sis/sis_main.h	/^	u16 yres;$/;"	m	struct:_sis_vrate
yres	sis/sis_main.h	/^	u16 yres;$/;"	m	struct:_sisbios_mode
yres	valkyriefb.c	/^	int	xres, yres;$/;"	m	struct:fb_par_valkyrie	file:
yres_virtual	atafb.c	/^	int yres_virtual;$/;"	m	struct:atafb_par	file:
yres_virtual	console/fbcon.h	/^    u32 yres_virtual;$/;"	m	struct:display
yscale	au1200fb.c	/^	unsigned int yscale;$/;"	m	struct:au1200_lcd_window_regs_t	file:
yscroll	console/fbcon.h	/^    short yscroll;                  \/* Hardware scrolling *\/$/;"	m	struct:display
ysize	au1200fb.c	/^	unsigned int ysize;$/;"	m	struct:au1200_lcd_global_regs_t	file:
ysize	au1200fb.c	/^	unsigned int ysize;$/;"	m	struct:au1200_lcd_window_regs_t	file:
yspot	amifb.c	/^	__u16 yspot;$/;"	m	struct:fb_var_cursorinfo	file:
yuv2rgb_en	w100fb.h	/^	u32 yuv2rgb_en       : 1;$/;"	m	struct:video_ctrl_t
yuv2rgb_option	w100fb.h	/^	u32 yuv2rgb_option   : 1;$/;"	m	struct:video_ctrl_t
ywrap	gbefb.c	/^static int ypan, ywrap;$/;"	v	file:
ywrap	sgivwfb.c	/^static int ywrap = 0;$/;"	v	file:
ywrap_down	console/fbcon.c	/^static __inline__ void ywrap_down(struct vc_data *vc, int count)$/;"	f	file:
ywrap_up	console/fbcon.c	/^static __inline__ void ywrap_up(struct vc_data *vc, int count)$/;"	f	file:
ywrapstep	fbmem.c	/^	u16			ywrapstep;$/;"	m	struct:fb_fix_screeninfo32	file:
z	leo.c	/^	u32	z;$/;"	m	struct:leo_ld	file:
z0	cg6.c	/^	u32	x0, y0, z0, color0;$/;"	m	struct:cg6_fbc	file:
z1	cg6.c	/^	u32	x1, y1, z1, color1;$/;"	m	struct:cg6_fbc	file:
z2	cg6.c	/^	u32	x2, y2, z2, color2;$/;"	m	struct:cg6_fbc	file:
z3	cg6.c	/^	u32	x3, y3, z3, color3;$/;"	m	struct:cg6_fbc	file:
zdev	cirrusfb.c	/^	struct zorro_dev *zdev;$/;"	m	struct:cirrusfb_info	typeref:struct:cirrusfb_info::zorro_dev	file:
zoom_on	omap/blizzard.c	/^	int			zoom_on;$/;"	m	struct:blizzard_struct	file:
zpmask	ffb.c	/^	u32	zpmask;$/;"	m	struct:ffb_fbc	file:
