# VLSI Front End Engineer

## Topics to cover for Verification
1. Digital systems
2. Verilog
3. System verilog
4. Static Timing Analysis (STA)
5. UVM

## Resources
### Books
1. IEEE LRM for [System Verilog](http://courses.eees.dei.unibo.it/LABMPHSENG/wp-content/uploads/2016/02/SystemVerilog_3.1a.pdf) and [Verilog](https://www.eg.bucknell.edu/~csci320/2016-fall/wp-content/uploads/2015/08/verilog-std-1364-2005.pdf).
2. System Verilog for Verification: A Guide to Learning the Testbench Language Features by Chris Spear.
3. Static Timing Analysis for Nanometer Designs A Practical Approach by J. Bhasker and Rakesh Chadha.

### Web
1. [Chipverify](https://www.chipverify.com/) for System Verilog, UVM.
2. [Verification Guide](https://verificationguide.com/) for System Verilog, 
3. [Doulos](https://www.doulos.com/knowhow/systemverilog/systemverilog-tutorials/) for System Verilog  
4. NPTEL Digital Systems and Verilog
5. [Eda playground](https://www.edaplayground.com/) for practicing codes

## Apart from these one must learn
1. Linux commands 
2. Makefile
3. Bash/shell scripting
4. Perl / python scripting
5. Atleast one industry std protocol - example, AMBA, RISC5, PCIe, etc.
6. TCL
