<stg><name>mm</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %sum_s8_24fixp_06_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_s8_24fixp_06_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="64">
<![CDATA[
entry:6 %D_s9_23fixp_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="64">
<![CDATA[
entry:7 %D_s9_23fixp_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="64">
<![CDATA[
entry:8 %D_s9_23fixp_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="64">
<![CDATA[
entry:9 %D_s9_23fixp_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="64">
<![CDATA[
entry:10 %D_s9_23fixp_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="64">
<![CDATA[
entry:11 %D_s9_23fixp_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="64">
<![CDATA[
entry:12 %D_s9_23fixp_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="64">
<![CDATA[
entry:13 %D_s9_23fixp_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="64">
<![CDATA[
entry:14 %D_s9_23fixp_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="64">
<![CDATA[
entry:15 %D_s9_23fixp_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="64">
<![CDATA[
entry:16 %D_s9_23fixp_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_10"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="64">
<![CDATA[
entry:17 %D_s9_23fixp_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_11"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="64">
<![CDATA[
entry:18 %D_s9_23fixp_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="64">
<![CDATA[
entry:19 %D_s9_23fixp_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_13"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="64">
<![CDATA[
entry:20 %D_s9_23fixp_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_14"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="64">
<![CDATA[
entry:21 %D_s9_23fixp_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_15"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31">
<![CDATA[
entry:22 %call_ln0 = call void @mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31">
<![CDATA[
entry:22 %call_ln0 = call void @mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="31" op_25_bw="0" op_26_bw="0">
<![CDATA[
entry:23 %call_ln0 = call void @mm_Pipeline_VITIS_LOOP_76_7, i31 %D_s9_23fixp_15, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_0, i32 %A_u3_29fixp_1, i32 %A_u3_29fixp_2, i32 %A_u3_29fixp_3, i32 %A_u3_29fixp_4, i32 %A_u3_29fixp_5, i32 %A_u3_29fixp_6, i32 %A_u3_29fixp_7, i31 %A_u3_29fixp_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="31" op_25_bw="0" op_26_bw="0">
<![CDATA[
entry:23 %call_ln0 = call void @mm_Pipeline_VITIS_LOOP_76_7, i31 %D_s9_23fixp_15, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_0, i32 %A_u3_29fixp_1, i32 %A_u3_29fixp_2, i32 %A_u3_29fixp_3, i32 %A_u3_29fixp_4, i32 %A_u3_29fixp_5, i32 %A_u3_29fixp_6, i32 %A_u3_29fixp_7, i31 %A_u3_29fixp_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %gamma_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %gamma

]]></Node>
<StgValue><ssdm name="gamma_read"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @mm_Pipeline_VITIS_LOOP_92_10, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15, i32 %sum_s8_24fixp_06_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %tmp_1 = fmul i32 %gamma_read, i32 8.38861e+06

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="36" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @mm_Pipeline_VITIS_LOOP_92_10, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15, i32 %sum_s8_24fixp_06_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %tmp_1 = fmul i32 %gamma_read, i32 8.38861e+06

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="2" lat="2">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %empty = fptosi i32 %tmp_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:25 %sum_s8_24fixp_06_loc_load = load i32 %sum_s8_24fixp_06_loc

]]></Node>
<StgValue><ssdm name="sum_s8_24fixp_06_loc_load"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="2">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %empty = fptosi i32 %tmp_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="62" op_0_bw="32">
<![CDATA[
entry:28 %sum_s8_24fixp_06_cast = sext i32 %sum_s8_24fixp_06_loc_load

]]></Node>
<StgValue><ssdm name="sum_s8_24fixp_06_cast"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="62" op_0_bw="32">
<![CDATA[
entry:29 %p_cast576 = sext i32 %empty

]]></Node>
<StgValue><ssdm name="p_cast576"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
entry:30 %empty_590 = mul i62 %sum_s8_24fixp_06_cast, i62 %p_cast576

]]></Node>
<StgValue><ssdm name="empty_590"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %mul130_s15_17fixp = partselect i32 @_ssdm_op_PartSelect.i32.i62.i32.i32, i62 %empty_590, i32 30, i32 61

]]></Node>
<StgValue><ssdm name="mul130_s15_17fixp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
entry:32 %tmp_2 = sitofp i32 %mul130_s15_17fixp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="46" st_id="9" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
entry:32 %tmp_2 = sitofp i32 %mul130_s15_17fixp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="47" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %tmp_3 = fmul i32 %tmp_2, i32 7.62939e-06

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gamma

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gamma, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %tmp_3 = fmul i32 %tmp_2, i32 7.62939e-06

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32">
<![CDATA[
entry:34 %ret_ln0 = ret i32 %tmp_3

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
