///100 days of RTL///

///Abilash P///

///2:1 mux Behavioral modelling///

module mux_2_to_1 (I0, I1, S0,Y);

input  I0,I1,S0;
output reg Y;

always @ (*)
begin
case(S0)
  1'b1   : Y=I1;
  1'b0   : Y=I0;
  default: Y=0;
endcase
end
endmodule

