// ADS I Class Project
// Pipelined RISC-V Core - MEM Stage
//
// Chair of Electronic Design Automation, RPTU in Kaiserslautern
// File created on 01/09/2026 by Tobias Jauch (@tojauch)

/*
Memory (MEM) Stage: load/store operations (placeholder for RV32I R/I-type subset)

Current Implementation:
    Empty placeholder module with no active ports or operations
    In current RV32I subset (R-type, I-type), no memory operations are performed

Rationale:
    Placeholder stage ensures proper pipeline depth and timing
    Allows future extension without architectural changes
*/

package core_tile

import chisel3._

// -----------------------------------------
// Memory Stage
// -----------------------------------------

class MEM extends Module {
  val io = IO(new Bundle {
    val aluResult = Input(UInt(32.W))
    val rd = Input(UInt(5.W))
    val XcptInvalid = Input(Bool())
    val wr_en = Input(Bool())

    val outAluResult = Output(UInt(32.W))
    val outRD = Output(UInt(5.W))
    val outXcptInvalid = Output(Bool())
    val outWr_en = Output(Bool())
  })

  io.outAluResult := io.aluResult
  io.outRD := io.rd
  io.outXcptInvalid := io.XcptInvalid
  io.outWr_en := io.wr_en 

  // No memory operations implemented in Assignment03, nothing to do here! :)

}
