verilog work "ipcore_dir/Clock60Mhz.v"
verilog work "../Source Files/I2C_ShiftRegister.v"
verilog work "../Source Files/I2C_SDAmodule.v"
verilog work "../Source Files/ClockedPositiveOneShot.v"
verilog work "../Source Files/ClockedNegativeOneShot.v"
verilog work "../Source Files/I2C_DataUnit.v"
verilog work "../Source Files/I2C_Controller.v"
verilog work "../Source Files/BaudRateGenerator.v"
verilog work "../Source Files/Lab7I2Cphase1fall2018JJS_JJS.v"
