// Seed: 3111788706
module module_0 (
    output wor id_0
);
  supply0 id_2;
  logic   id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output uwire id_2,
    output uwire id_3,
    input tri0 id_4,
    output wire id_5,
    output tri1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wand id_12,
    input supply0 id_13,
    input tri0 id_14,
    output uwire id_15,
    output tri0 id_16,
    output uwire id_17,
    input wand id_18,
    input supply1 id_19,
    output tri0 id_20
);
  wire id_22;
  assign id_7 = -1;
  wire id_23;
  assign id_17 = id_4;
  module_0 modCall_1 (id_20);
  wire  id_24;
  uwire id_25 = -1;
  logic id_26;
endmodule
