<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3602" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3602{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3602{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3602{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3602{left:69px;bottom:595px;letter-spacing:0.13px;}
#t5_3602{left:151px;bottom:595px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3602{left:69px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_3602{left:69px;bottom:554px;letter-spacing:-0.29px;}
#t8_3602{left:202px;bottom:554px;}
#t9_3602{left:214px;bottom:554px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ta_3602{left:69px;bottom:537px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tb_3602{left:146px;bottom:537px;letter-spacing:-0.21px;}
#tc_3602{left:235px;bottom:537px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#td_3602{left:69px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_3602{left:69px;bottom:496px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tf_3602{left:671px;bottom:496px;}
#tg_3602{left:682px;bottom:496px;letter-spacing:-0.12px;}
#th_3602{left:419px;bottom:1043px;letter-spacing:-0.13px;word-spacing:-0.58px;}
#ti_3602{left:419px;bottom:1022px;letter-spacing:-0.14px;}
#tj_3602{left:419px;bottom:1001px;letter-spacing:-0.14px;}
#tk_3602{left:419px;bottom:979px;letter-spacing:-0.14px;}
#tl_3602{left:419px;bottom:958px;letter-spacing:-0.14px;}
#tm_3602{left:419px;bottom:936px;letter-spacing:-0.14px;}
#tn_3602{left:419px;bottom:915px;letter-spacing:-0.14px;word-spacing:0.01px;}
#to_3602{left:419px;bottom:894px;letter-spacing:-0.14px;}
#tp_3602{left:419px;bottom:872px;letter-spacing:-0.14px;}
#tq_3602{left:419px;bottom:851px;letter-spacing:-0.15px;}
#tr_3602{left:419px;bottom:830px;letter-spacing:-0.15px;word-spacing:0.01px;}
#ts_3602{left:419px;bottom:808px;letter-spacing:-0.15px;}
#tt_3602{left:419px;bottom:787px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tu_3602{left:204px;bottom:764px;letter-spacing:-0.15px;}
#tv_3602{left:257px;bottom:764px;letter-spacing:-0.13px;}
#tw_3602{left:419px;bottom:764px;letter-spacing:-0.12px;}
#tx_3602{left:73px;bottom:741px;letter-spacing:-0.11px;}
#ty_3602{left:73px;bottom:724px;letter-spacing:-0.11px;}
#tz_3602{left:177px;bottom:731px;}
#t10_3602{left:204px;bottom:741px;letter-spacing:-0.14px;}
#t11_3602{left:70px;bottom:695px;letter-spacing:-0.14px;}
#t12_3602{left:69px;bottom:676px;letter-spacing:-0.11px;}
#t13_3602{left:69px;bottom:656px;letter-spacing:-0.11px;}
#t14_3602{left:217px;bottom:451px;letter-spacing:0.12px;word-spacing:0.02px;}
#t15_3602{left:312px;bottom:451px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t16_3602{left:73px;bottom:432px;letter-spacing:-0.16px;}
#t17_3602{left:204px;bottom:432px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t18_3602{left:257px;bottom:432px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t19_3602{left:419px;bottom:432px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1a_3602{left:73px;bottom:409px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_3602{left:170px;bottom:416px;}
#t1c_3602{left:204px;bottom:409px;letter-spacing:-0.14px;}
#t1d_3602{left:257px;bottom:409px;letter-spacing:-0.17px;}
#t1e_3602{left:419px;bottom:409px;letter-spacing:-0.13px;}
#t1f_3602{left:73px;bottom:386px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t1g_3602{left:204px;bottom:386px;letter-spacing:-0.15px;}
#t1h_3602{left:257px;bottom:386px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_3602{left:257px;bottom:369px;letter-spacing:-0.13px;}
#t1j_3602{left:419px;bottom:386px;letter-spacing:-0.12px;}
#t1k_3602{left:419px;bottom:364px;letter-spacing:-0.12px;}
#t1l_3602{left:419px;bottom:343px;letter-spacing:-0.12px;}
#t1m_3602{left:419px;bottom:322px;letter-spacing:-0.11px;}
#t1n_3602{left:419px;bottom:299px;letter-spacing:-0.11px;}
#t1o_3602{left:419px;bottom:277px;letter-spacing:-0.11px;}
#t1p_3602{left:419px;bottom:256px;letter-spacing:-0.12px;}
#t1q_3602{left:204px;bottom:233px;letter-spacing:-0.14px;}
#t1r_3602{left:257px;bottom:233px;letter-spacing:-0.11px;}
#t1s_3602{left:419px;bottom:233px;letter-spacing:-0.12px;}
#t1t_3602{left:204px;bottom:210px;letter-spacing:-0.19px;}
#t1u_3602{left:257px;bottom:210px;letter-spacing:-0.14px;}
#t1v_3602{left:419px;bottom:210px;letter-spacing:-0.13px;}
#t1w_3602{left:204px;bottom:187px;letter-spacing:-0.14px;}
#t1x_3602{left:419px;bottom:187px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1y_3602{left:73px;bottom:164px;letter-spacing:-0.11px;}
#t1z_3602{left:73px;bottom:148px;letter-spacing:-0.11px;}
#t20_3602{left:177px;bottom:154px;}
#t21_3602{left:204px;bottom:164px;letter-spacing:-0.14px;}
#t22_3602{left:210px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t23_3602{left:305px;bottom:1086px;letter-spacing:0.13px;}
#t24_3602{left:657px;bottom:1086px;letter-spacing:0.13px;}
#t25_3602{left:73px;bottom:1066px;letter-spacing:-0.16px;}
#t26_3602{left:204px;bottom:1066px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t27_3602{left:257px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t28_3602{left:419px;bottom:1066px;letter-spacing:-0.12px;word-spacing:0.05px;}

.s1_3602{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3602{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3602{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3602{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3602{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3602{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3602{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3602{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3602{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3602{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3602" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3602Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3602" style="-webkit-user-select: none;"><object width="935" height="1210" data="3602/3602.svg" type="image/svg+xml" id="pdf3602" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3602" class="t s1_3602">17-20 </span><span id="t2_3602" class="t s1_3602">Vol. 3B </span>
<span id="t3_3602" class="t s2_3602">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3602" class="t s3_3602">17.7.2 </span><span id="t5_3602" class="t s3_3602">Integrated Memory Controller Machine Check Errors </span>
<span id="t6_3602" class="t s4_3602">MC error codes associated with integrated memory controllers are reported in the </span>
<span id="t7_3602" class="t s4_3602">IA32_MC9_STATUS</span><span id="t8_3602" class="t s5_3602">—</span><span id="t9_3602" class="t s4_3602">IA32_MC10_STATUS MSRs. The supported error codes follow the architectural MCACOD defi- </span>
<span id="ta_3602" class="t s4_3602">nition type </span><span id="tb_3602" class="t s6_3602">1MMMCCCC</span><span id="tc_3602" class="t s4_3602">; see Chapter 16, “Machine-Check Architecture.” </span>
<span id="td_3602" class="t s4_3602">MSR_ERROR_CONTROL.[bit 1] can enable additional information logging of the IMC. The additional error informa- </span>
<span id="te_3602" class="t s4_3602">tion logged by the IMC is stored in IA32_MCi_STATUS and IA32_MCi_MISC, where i = 9</span><span id="tf_3602" class="t s5_3602">—</span><span id="tg_3602" class="t s4_3602">10. </span>
<span id="th_3602" class="t s5_3602">4BH: MC_PP1_BOOT_VID_TIMEOUT. Timeout setting boot VID for DRAM 0. </span>
<span id="ti_3602" class="t s5_3602">4FH: MC_SVID_COMMAND_ERROR. </span>
<span id="tj_3602" class="t s5_3602">52H: MC_FIVR_CATAS_OVERVOL_FAULT. </span>
<span id="tk_3602" class="t s5_3602">53H: MC_FIVR_CATAS_OVERCUR_FAULT. </span>
<span id="tl_3602" class="t s5_3602">57H: MC_SVID_PKGC_REQUEST_FAILED </span>
<span id="tm_3602" class="t s5_3602">58H: MC_SVID_IMON_REQUEST_FAILED </span>
<span id="tn_3602" class="t s5_3602">59H: MC_SVID_ALERT_REQUEST_FAILED </span>
<span id="to_3602" class="t s5_3602">62H: MC_INVALID_PKGS_RSP_QPI </span>
<span id="tp_3602" class="t s5_3602">64H: MC_INVALID_PKG_STATE_CONFIG </span>
<span id="tq_3602" class="t s5_3602">67H: MC_HA_IMC_RW_BLOCK_ACK_TIMEOUT </span>
<span id="tr_3602" class="t s5_3602">6AH: MC_MSGCH_PMREQ_CMP_TIMEOUT </span>
<span id="ts_3602" class="t s5_3602">72H: MC_WATCHDG_TIMEOUT_PKGS_MASTER </span>
<span id="tt_3602" class="t s5_3602">81H: MC_RECOVERABLE_DIE_THERMAL_TOO_HOT </span>
<span id="tu_3602" class="t s5_3602">56:32 </span><span id="tv_3602" class="t s5_3602">Reserved </span><span id="tw_3602" class="t s5_3602">Reserved </span>
<span id="tx_3602" class="t s5_3602">Status Register </span>
<span id="ty_3602" class="t s5_3602">Validity Indicators </span>
<span id="tz_3602" class="t s7_3602">1 </span>
<span id="t10_3602" class="t s5_3602">63:57 </span>
<span id="t11_3602" class="t s8_3602">NOTES: </span>
<span id="t12_3602" class="t s5_3602">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t13_3602" class="t s5_3602">2. The internal error codes may be model-specific. </span>
<span id="t14_3602" class="t s9_3602">Table 17-25. </span><span id="t15_3602" class="t s9_3602">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 9—10) </span>
<span id="t16_3602" class="t sa_3602">Type </span><span id="t17_3602" class="t sa_3602">Bit No. </span><span id="t18_3602" class="t sa_3602">Bit Function </span><span id="t19_3602" class="t sa_3602">Bit Description </span>
<span id="t1a_3602" class="t s5_3602">MCA Error Codes </span>
<span id="t1b_3602" class="t s7_3602">1 </span>
<span id="t1c_3602" class="t s5_3602">15:0 </span><span id="t1d_3602" class="t s5_3602">MCACOD </span><span id="t1e_3602" class="t s5_3602">Memory Controller error format: 0000 0000 1MMM CCCC </span>
<span id="t1f_3602" class="t s5_3602">Model Specific Errors </span><span id="t1g_3602" class="t s5_3602">31:16 </span><span id="t1h_3602" class="t s5_3602">Reserved, except for the </span>
<span id="t1i_3602" class="t s5_3602">following </span>
<span id="t1j_3602" class="t s5_3602">0001H: DDR3 address parity error. </span>
<span id="t1k_3602" class="t s5_3602">0002H: Uncorrected HA write data error. </span>
<span id="t1l_3602" class="t s5_3602">0004H: Uncorrected HA data byte enable error. </span>
<span id="t1m_3602" class="t s5_3602">0008H: Corrected patrol scrub error. </span>
<span id="t1n_3602" class="t s5_3602">0010H: Uncorrected patrol scrub error. </span>
<span id="t1o_3602" class="t s5_3602">0100H: iMC, write data buffer parity errors. </span>
<span id="t1p_3602" class="t s5_3602">0200H: DDR4 command address parity error. </span>
<span id="t1q_3602" class="t s5_3602">36:32 </span><span id="t1r_3602" class="t s5_3602">Other Info </span><span id="t1s_3602" class="t s5_3602">Reserved </span>
<span id="t1t_3602" class="t s5_3602">37 </span><span id="t1u_3602" class="t s5_3602">Reserved </span><span id="t1v_3602" class="t s5_3602">Reserved </span>
<span id="t1w_3602" class="t s5_3602">56:38 </span><span id="t1x_3602" class="t s5_3602">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t1y_3602" class="t s5_3602">Status Register </span>
<span id="t1z_3602" class="t s5_3602">Validity Indicators </span>
<span id="t20_3602" class="t s7_3602">1 </span>
<span id="t21_3602" class="t s5_3602">63:57 </span>
<span id="t22_3602" class="t s9_3602">Table 17-24. </span><span id="t23_3602" class="t s9_3602">Machine Check Error Codes for IA32_MC4_STATUS </span><span id="t24_3602" class="t s9_3602">(Contd.) </span>
<span id="t25_3602" class="t sa_3602">Type </span><span id="t26_3602" class="t sa_3602">Bit No. </span><span id="t27_3602" class="t sa_3602">Bit Function </span><span id="t28_3602" class="t sa_3602">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
