--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/z/k/zklawans/Desktop/6.111/FinalProject/GitHub/ProjectedPiano/final_project/final_project.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
switch<0>   |    1.668(R)|    0.679(R)|vmod/clock_65mhz  |   0.000|
switch<1>   |    0.965(R)|    0.573(R)|vmod/clock_65mhz  |   0.000|
switch<2>   |   -1.474(R)|    1.719(R)|vmod/clock_65mhz  |   0.000|
switch<3>   |   -1.953(R)|    2.198(R)|vmod/clock_65mhz  |   0.000|
switch<4>   |   -2.828(R)|    3.073(R)|vmod/clock_65mhz  |   0.000|
switch<5>   |   -1.165(R)|    1.410(R)|vmod/clock_65mhz  |   0.000|
switch<6>   |   -2.764(R)|    3.009(R)|vmod/clock_65mhz  |   0.000|
switch<7>   |   -2.372(R)|    2.617(R)|vmod/clock_65mhz  |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
vga_out_blank_b |   12.528(R)|vmod/clock_65mhz  |   0.000|
vga_out_blue<0> |   14.714(R)|vmod/clock_65mhz  |   0.000|
vga_out_blue<1> |   14.725(R)|vmod/clock_65mhz  |   0.000|
vga_out_blue<2> |   13.956(R)|vmod/clock_65mhz  |   0.000|
vga_out_blue<3> |   13.810(R)|vmod/clock_65mhz  |   0.000|
vga_out_blue<4> |   14.100(R)|vmod/clock_65mhz  |   0.000|
vga_out_blue<5> |   13.789(R)|vmod/clock_65mhz  |   0.000|
vga_out_blue<6> |   12.977(R)|vmod/clock_65mhz  |   0.000|
vga_out_blue<7> |   13.276(R)|vmod/clock_65mhz  |   0.000|
vga_out_green<0>|   13.997(R)|vmod/clock_65mhz  |   0.000|
vga_out_green<1>|   16.487(R)|vmod/clock_65mhz  |   0.000|
vga_out_green<2>|   13.550(R)|vmod/clock_65mhz  |   0.000|
vga_out_green<3>|   14.611(R)|vmod/clock_65mhz  |   0.000|
vga_out_green<4>|   17.432(R)|vmod/clock_65mhz  |   0.000|
vga_out_green<5>|   16.520(R)|vmod/clock_65mhz  |   0.000|
vga_out_green<6>|   17.733(R)|vmod/clock_65mhz  |   0.000|
vga_out_green<7>|   15.876(R)|vmod/clock_65mhz  |   0.000|
vga_out_hsync   |   12.258(R)|vmod/clock_65mhz  |   0.000|
vga_out_red<0>  |   14.659(R)|vmod/clock_65mhz  |   0.000|
vga_out_red<1>  |   14.332(R)|vmod/clock_65mhz  |   0.000|
vga_out_red<2>  |   14.970(R)|vmod/clock_65mhz  |   0.000|
vga_out_red<3>  |   14.661(R)|vmod/clock_65mhz  |   0.000|
vga_out_red<4>  |   16.509(R)|vmod/clock_65mhz  |   0.000|
vga_out_red<5>  |   15.254(R)|vmod/clock_65mhz  |   0.000|
vga_out_red<6>  |   16.799(R)|vmod/clock_65mhz  |   0.000|
vga_out_red<7>  |   15.882(R)|vmod/clock_65mhz  |   0.000|
vga_out_vsync   |   12.833(R)|vmod/clock_65mhz  |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   13.442|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.446|
switch<0>      |led<0>             |    6.389|
switch<1>      |led<1>             |    6.839|
switch<2>      |led<2>             |    6.632|
switch<3>      |led<3>             |    6.463|
switch<4>      |led<4>             |    7.065|
switch<5>      |led<5>             |    7.387|
switch<6>      |led<6>             |    8.476|
switch<7>      |led<7>             |    8.154|
---------------+-------------------+---------+


Analysis completed Fri Dec  8 16:33:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 350 MB



