#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Oct 26 13:27:37 2017
# Process ID: 3500
# Current directory: F:/VivadoProject/ComputerSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6052 F:\VivadoProject\ComputerSystem\ComputerSystem.xpr
# Log file: F:/VivadoProject/ComputerSystem/vivado.log
# Journal file: F:/VivadoProject/ComputerSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/VivadoProject/ComputerSystem/ComputerSystem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VivadoProject/Vivado_IP/74LSXX_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VivadoProject/Vivado_IP/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/install/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 813.762 ; gain = 153.691
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37B6CA
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {F:/VivadoProject/SuccessfulBitstream/ComputerSystemC.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {F:/VivadoProject/SuccessfulBitstream/ComputerSystemEx_UART.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property top ComputerSystemEx_UART [current_fileset]
set_property top UART [current_fileset]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 00:16:43 . Memory (MB): peak = 982.695 ; gain = 773.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:56]
INFO: [Synth 8-638] synthesizing module 'UART_CLK' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_CLK.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_CLK' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_CLK.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalDelay' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter DELAY bound to: 2'b10 
	Parameter PULSE bound to: 2'b01 
	Parameter WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:47]
INFO: [Synth 8-256] done synthesizing module 'SignalDelay' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (4#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_REG' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_REG.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_REG' (5#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_REG.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_BCD' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_BCD.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_BCD' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_BCD.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_ASCII' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_ASCII.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_ASCII' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_ASCII.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_OP_ASCII' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_OP_ASCII.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_OP_ASCII' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_OP_ASCII.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_JUDGE' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_JUDGE.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_JUDGE' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_JUDGE.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_COMPOSE' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:23]
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:56]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_COMPOSE' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_processor' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:64]
INFO: [Synth 8-256] done synthesizing module 'UART_processor' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_send' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/imports/new/UART_send.v:23]
	Parameter IDLE bound to: 1'b0 
	Parameter SEND bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'UART_send' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/imports/new/UART_send.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:23]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[3]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[2]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[1]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:54 ; elapsed = 00:16:44 . Memory (MB): peak = 1008.098 ; gain = 798.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:54 ; elapsed = 00:16:44 . Memory (MB): peak = 1008.098 ; gain = 798.742
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'signal'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'signal'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BMP'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BMP'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:08 ; elapsed = 00:16:54 . Memory (MB): peak = 1298.152 ; gain = 1088.797
35 Infos, 63 Warnings, 58 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1298.152 ; gain = 344.938
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {F:/VivadoProject/SuccessfulBitstream/ComputerSystemEx_ContinuousOp.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_target all [get_files  F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci]
export_ip_user_files -of_objects  [get_files  F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset rom_256_16] F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci]
INFO: [Project 1-386] Moving file 'F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci' from fileset 'rom_256_16' to fileset 'sources_1'.
set_property top ComputerSystemC [current_fileset]
generate_target all [get_files  F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_256_16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_256_16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_256_16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_256_16'...
catch { config_ip_cache -export [get_ips -all rom_256_16] }
export_ip_user_files -of_objects [get_files F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci]
launch_runs -jobs 2 rom_256_16_synth_1
[Thu Oct 26 13:59:11 2017] Launched rom_256_16_synth_1...
Run output will be captured here: F:/VivadoProject/ComputerSystem/ComputerSystem.runs/rom_256_16_synth_1/runme.log
export_simulation -of_objects [get_files F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci] -directory F:/VivadoProject/ComputerSystem/ComputerSystem.ip_user_files/sim_scripts -ip_user_files_dir F:/VivadoProject/ComputerSystem/ComputerSystem.ip_user_files -ipstatic_source_dir F:/VivadoProject/ComputerSystem/ComputerSystem.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/VivadoProject/ComputerSystem/ComputerSystem.cache/compile_simlib/modelsim} {questa=F:/VivadoProject/ComputerSystem/ComputerSystem.cache/compile_simlib/questa} {riviera=F:/VivadoProject/ComputerSystem/ComputerSystem.cache/compile_simlib/riviera} {activehdl=F:/VivadoProject/ComputerSystem/ComputerSystem.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.xci' is already up-to-date
[Thu Oct 26 14:00:10 2017] Launched synth_1...
Run output will be captured here: F:/VivadoProject/ComputerSystem/ComputerSystem.runs/synth_1/runme.log
[Thu Oct 26 14:00:10 2017] Launched impl_1...
Run output will be captured here: F:/VivadoProject/ComputerSystem/ComputerSystem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {F:/VivadoProject/ComputerSystem/ComputerSystem.runs/impl_1/ComputerSystemC.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:41 ; elapsed = 01:00:34 . Memory (MB): peak = 1344.254 ; gain = 1134.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemC' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:126]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter SUBI bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:77]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256_16' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256_16' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_connector2' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector2' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'key_scan' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Key_Driver' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
	Parameter SCAN_H1 bound to: 4'b1110 
	Parameter SCAN_H2 bound to: 4'b1101 
	Parameter SCAN_H3 bound to: 4'b1011 
	Parameter SCAN_H4 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Key_Driver' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (15#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'NumInput' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:54]
INFO: [Synth 8-256] done synthesizing module 'NumInput' (16#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
WARNING: [Synth 8-350] instance 'NumInput' of module 'NumInput' requires 8 connections, but only 7 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:91]
INFO: [Synth 8-638] synthesizing module 'NumSelect' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
	Parameter SRC bound to: 2'b00 
	Parameter DST bound to: 2'b01 
	Parameter DELAY bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'NumSelect' (17#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
WARNING: [Synth 8-350] instance 'NumSelect' of module 'NumSelect' requires 11 connections, but only 10 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:107]
INFO: [Synth 8-638] synthesizing module 'OP_state' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
	Parameter SRC bound to: 2'b10 
	Parameter DST bound to: 2'b01 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:48]
INFO: [Synth 8-256] done synthesizing module 'OP_state' (18#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_scan' (19#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
WARNING: [Synth 8-350] instance 'key_scan' of module 'key_scan' requires 19 connections, but only 18 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:282]
INFO: [Synth 8-638] synthesizing module 'LED_Block' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:53]
INFO: [Synth 8-256] done synthesizing module 'LED_Block' (20#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExtend' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
	Parameter TIM bound to: 8'b11111111 
INFO: [Synth 8-256] done synthesizing module 'SignalExtend' (21#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemC' (22#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:42 ; elapsed = 01:00:35 . Memory (MB): peak = 1351.254 ; gain = 1141.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:43 ; elapsed = 01:00:35 . Memory (MB): peak = 1351.254 ; gain = 1141.898
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.dcp' for cell 'ROM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1440.676 ; gain = 96.422
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:40 ; elapsed = 01:05:59 . Memory (MB): peak = 1440.676 ; gain = 1231.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemC' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:127]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter SUBI bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:77]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256_16' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256_16' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_connector2' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector2' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'key_scan' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Key_Driver' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
	Parameter SCAN_H1 bound to: 4'b1110 
	Parameter SCAN_H2 bound to: 4'b1101 
	Parameter SCAN_H3 bound to: 4'b1011 
	Parameter SCAN_H4 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Key_Driver' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (15#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'NumInput' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:54]
INFO: [Synth 8-256] done synthesizing module 'NumInput' (16#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
WARNING: [Synth 8-350] instance 'NumInput' of module 'NumInput' requires 8 connections, but only 7 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:91]
INFO: [Synth 8-638] synthesizing module 'NumSelect' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
	Parameter SRC bound to: 2'b00 
	Parameter DST bound to: 2'b01 
	Parameter DELAY bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'NumSelect' (17#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
WARNING: [Synth 8-350] instance 'NumSelect' of module 'NumSelect' requires 11 connections, but only 10 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:107]
INFO: [Synth 8-638] synthesizing module 'OP_state' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
	Parameter SRC bound to: 2'b10 
	Parameter DST bound to: 2'b01 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:48]
INFO: [Synth 8-256] done synthesizing module 'OP_state' (18#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_scan' (19#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
WARNING: [Synth 8-350] instance 'key_scan' of module 'key_scan' requires 19 connections, but only 18 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:283]
INFO: [Synth 8-638] synthesizing module 'LED_Block' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:53]
INFO: [Synth 8-256] done synthesizing module 'LED_Block' (20#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExtend' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
	Parameter TIM bound to: 8'b11111111 
INFO: [Synth 8-256] done synthesizing module 'SignalExtend' (21#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemC' (22#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:41 ; elapsed = 01:06:00 . Memory (MB): peak = 1440.676 ; gain = 1231.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:197]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:197]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:197]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:197]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:197]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:197]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:41 ; elapsed = 01:06:00 . Memory (MB): peak = 1440.676 ; gain = 1231.320
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.dcp' for cell 'ROM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1459.828 ; gain = 19.152
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.xci' is already up-to-date
[Thu Oct 26 14:34:58 2017] Launched synth_1...
Run output will be captured here: F:/VivadoProject/ComputerSystem/ComputerSystem.runs/synth_1/runme.log
[Thu Oct 26 14:34:58 2017] Launched impl_1...
Run output will be captured here: F:/VivadoProject/ComputerSystem/ComputerSystem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {F:/VivadoProject/ComputerSystem/ComputerSystem.runs/impl_1/ComputerSystemC.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183A37B6CA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37B6CA
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:45 ; elapsed = 01:17:52 . Memory (MB): peak = 1459.828 ; gain = 1250.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemC' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:125]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter SUBI bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:77]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256_16' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256_16' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-3500-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_connector2' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector2' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'key_scan' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Key_Driver' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
	Parameter SCAN_H1 bound to: 4'b1110 
	Parameter SCAN_H2 bound to: 4'b1101 
	Parameter SCAN_H3 bound to: 4'b1011 
	Parameter SCAN_H4 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Key_Driver' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (15#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'NumInput' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:54]
INFO: [Synth 8-256] done synthesizing module 'NumInput' (16#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
WARNING: [Synth 8-350] instance 'NumInput' of module 'NumInput' requires 8 connections, but only 7 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:91]
INFO: [Synth 8-638] synthesizing module 'NumSelect' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
	Parameter SRC bound to: 2'b00 
	Parameter DST bound to: 2'b01 
	Parameter DELAY bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'NumSelect' (17#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
WARNING: [Synth 8-350] instance 'NumSelect' of module 'NumSelect' requires 11 connections, but only 10 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:107]
INFO: [Synth 8-638] synthesizing module 'OP_state' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
	Parameter SRC bound to: 2'b10 
	Parameter DST bound to: 2'b01 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:48]
INFO: [Synth 8-256] done synthesizing module 'OP_state' (18#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_scan' (19#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
WARNING: [Synth 8-350] instance 'key_scan' of module 'key_scan' requires 19 connections, but only 18 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:281]
INFO: [Synth 8-638] synthesizing module 'LED_Block' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:53]
INFO: [Synth 8-256] done synthesizing module 'LED_Block' (20#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExtend' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
	Parameter TIM bound to: 8'b11111111 
INFO: [Synth 8-256] done synthesizing module 'SignalExtend' (21#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemC' (22#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:47 ; elapsed = 01:17:54 . Memory (MB): peak = 1459.828 ; gain = 1250.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:195]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:195]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:195]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:195]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:195]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:195]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:47 ; elapsed = 01:17:54 . Memory (MB): peak = 1459.828 ; gain = 1250.473
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.dcp' for cell 'ROM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1470.484 ; gain = 10.656
reset_target all [get_files  F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci]
export_ip_user_files -of_objects  [get_files  F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset rom_256_16] F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci]
INFO: [Project 1-386] Moving file 'F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci' from fileset 'rom_256_16' to fileset 'sources_1'.
generate_target all [get_files  F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_256_16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_256_16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_256_16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_256_16'...
catch { config_ip_cache -export [get_ips -all rom_256_16] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rom_256_16, cache-ID = 0c30e8c31344b7e1; cache size = 12.783 MB.
export_ip_user_files -of_objects [get_files F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci]
launch_runs -jobs 2 rom_256_16_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_256_16'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rom_256_16, cache-ID = 0c30e8c31344b7e1; cache size = 12.783 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci' is already up-to-date
[Thu Oct 26 14:54:07 2017] Launched rom_256_16_synth_1...
Run output will be captured here: F:/VivadoProject/ComputerSystem/ComputerSystem.runs/rom_256_16_synth_1/runme.log
export_simulation -of_objects [get_files F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.xci] -directory F:/VivadoProject/ComputerSystem/ComputerSystem.ip_user_files/sim_scripts -ip_user_files_dir F:/VivadoProject/ComputerSystem/ComputerSystem.ip_user_files -ipstatic_source_dir F:/VivadoProject/ComputerSystem/ComputerSystem.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/VivadoProject/ComputerSystem/ComputerSystem.cache/compile_simlib/modelsim} {questa=F:/VivadoProject/ComputerSystem/ComputerSystem.cache/compile_simlib/questa} {riviera=F:/VivadoProject/ComputerSystem/ComputerSystem.cache/compile_simlib/riviera} {activehdl=F:/VivadoProject/ComputerSystem/ComputerSystem.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.xci' is already up-to-date
[Thu Oct 26 14:54:27 2017] Launched synth_1...
Run output will be captured here: F:/VivadoProject/ComputerSystem/ComputerSystem.runs/synth_1/runme.log
[Thu Oct 26 14:54:27 2017] Launched impl_1...
Run output will be captured here: F:/VivadoProject/ComputerSystem/ComputerSystem.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 26 14:58:03 2017...
