# RISC-V Reference SoC Tapeout Program VSD

<!-- Horizontal color blocks (pills) -->
<p align="left">
  <img alt="RISC-V" src="https://img.shields.io/badge/RISC--V-%232D2D2D?style=for-the-badge&logo=riscv" />
  <img alt="SoC Tapeout" src="https://img.shields.io/badge/SoC-Tapeout-blue?style=for-the-badge" />
  <img alt="VSD" src="https://img.shields.io/badge/VSD-orange?style=for-the-badge" />
  <img alt="PROGRAM" src="https://img.shields.io/badge/PROGRAM-active-purple?style=for-the-badge" />
  <img alt="Participants" src="https://img.shields.io/badge/Participants-3500%2B-brightgreen?style=for-the-badge" />
  <img alt="Made in India" src="https://img.shields.io/badge/Made_in-INDIA-green?style=for-the-badge" />
</p>

Welcome to my learning log for the **SoC Tapeout Program (VSD)** â€” a step-by-step record of the RTL â†’ synthesis â†’ layout flow using open-source EDA tools. This repository captures setup notes, experiments, screenshots and daily learnings as I progress through the program.

> *In this program we follow a complete SoC design path â€” from Register-Transfer Level (RTL) design to synthesis, physical design and final GDSII export â€” using open-source toolchains and practical exercises to build hands-on experience.*

---

## ğŸ—“ï¸ Week 0 â€” Foundation Week: Environment Setup and Tool Installation
This week focuses on preparing the development environment with essential open-source EDA tools for the complete RTL-to-GDSII flow.

<details>
<summary>ğŸ› ï¸ Tasks Overview (Click to Expand)</summary>

| Task | Description | Tools Installed | Status |
|------|------------|----------------|--------|
| Task 0 | ğŸ› ï¸ Tools Installation | Complete EDA Toolchain Setup | âœ… Done |

### ğŸ“¦ Tools Installed in Week 0 - Task 0

**Core RTL Design & Synthesis Tools**

| Tool | Purpose | Verification |
|------|---------|-------------|
| ğŸ§  Yosys | RTL Synthesis & Logic Optimization | âœ… Verified |
| ğŸ“Ÿ Iverilog | Verilog Simulation & Compilation | âœ… Verified |
| ğŸ“Š GTKWave | Waveform Viewer & Analysis | âœ… Verified |
| âš¡ Ngspice | Analog & Mixed-Signal Simulation | âœ… Verified |
| ğŸ¨ Magic VLSI | Layout Design & DRC Verification | âœ… Verified |

**Advanced Flow Tools**

| Tool | Purpose | Verification |
|------|---------|-------------|
| ğŸ³ Docker | Containerization Platform | âœ… Verified |
| ğŸŒŠ OpenLane | Complete RTL-to-GDSII Flow | âœ… Verified |

</details>
## ğŸ¯ Program Objectives & Scope

| Aspect | Details |
|--------|---------|
| ğŸ“˜ **Learning Path** | RTL â†’ Logic synthesis â†’ Physical design â†’ Tapeout |
| ğŸ› ï¸ **Tools Focus** | Open-source EDA (Yosys, Icarus, OpenLane / Magic, GTKWave, etc.) |
| ğŸŒ **Industry Relevance** | Practical exposure to semiconductor design methodology |
| ğŸ¤ **Collaboration** | Participate in the open-source silicon community and team projects |
| ğŸ“Š **Scale** | Large-scale collaborative initiative with thousands of contributors |
| ğŸ‡®ğŸ‡³ **National Impact** | Contributing to growth of Indiaâ€™s semiconductor ecosystem |

---

## ğŸ™ Acknowledgment
I am thankful to Kunal Ghosh and Team VLSI System Design (VSD) for the opportunity to participate in the ongoing RISC-V SoC Tapeout Program.

## ğŸ… Program Leadership & Support
This learning path is guided by community mentors and supported by contributors across the open EDA ecosystem. The resources and knowledge-sharing make this program practical and accessible.

---

## ğŸ—“ï¸ Weekly Agenda 
| Week       | Focus / Topic                                                                      | Status      |
| ---------- | ---------------------------------------------------------------------------------- | ----------- |
| **Week 0** | Tools Installation & Verification (Yosys, Icarus Verilog, GTKWave, Magic/OpenLane) | âœ… Completed |
| **Week 1** | Introduction to Verilog RTL Design and Synthesis                                   | â³ Upcoming  |
| **Week 2** | Timing libraries, Hierarchical vs Flat Synthesis, Efficient Flop Coding Styles     | â³ Upcoming  |
| **Week 3** | Combinational and Sequential Optimizations                                         | â³ Upcoming  |
| **Week 4** | GLS, Blocking vs Non-blocking, Synthesis-Simulation Mismatch                       | â³ Upcoming  |
| **Week 5** | Introduction to DFT & Logic Synthesis                                              | â³ Upcoming  |
| **Week 6** | Basics of Static Timing Analysis (STA) & Advanced Constraints                      | â³ Upcoming  |
| **Week 7** | Logic Optimizations                                                                | â³ Upcoming  |
| **Week 8** | Introduction and Modelling of BabySoC                                              | â³ Upcoming  |
| **Week 9** | Post-Synthesis Simulation & Timing Analysis                                        | â³ Upcoming  |

