#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f67dccc4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f67dccc680 .scope module, "tb_riscv_processor_q2" "tb_riscv_processor_q2" 3 4;
 .timescale -9 -12;
L_000001f67dcd5190 .functor BUFZ 32, L_000001f67dd4e020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f67dd49ca0_0 .net *"_ivl_0", 31 0, L_000001f67dd4e020;  1 drivers
v000001f67dd49e80_0 .net *"_ivl_2", 31 0, L_000001f67dda9ef0;  1 drivers
v000001f67dd4a100_0 .net *"_ivl_4", 29 0, L_000001f67dda9130;  1 drivers
L_000001f67dd50478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f67dd4a1a0_0 .net *"_ivl_6", 1 0, L_000001f67dd50478;  1 drivers
v000001f67dd4a740_0 .net "alu_result_out", 31 0, L_000001f67dcd5a50;  1 drivers
v000001f67dd4aec0_0 .var "clk", 0 0;
v000001f67dd4a240 .array "instr_mem", 63 0, 31 0;
v000001f67dd4b000_0 .net "instruction_in", 31 0, L_000001f67dcd5190;  1 drivers
v000001f67dd4a380_0 .net "mem_read_data_out", 31 0, L_000001f67dcd5120;  1 drivers
v000001f67dd4a420_0 .net "pc_out", 31 0, L_000001f67dcd5350;  1 drivers
L_000001f67dd4e020 .array/port v000001f67dd4a240, L_000001f67dda9ef0;
L_000001f67dda9130 .part L_000001f67dcd5350, 2, 30;
L_000001f67dda9ef0 .concat [ 30 2 0 0], L_000001f67dda9130, L_000001f67dd50478;
S_000001f67dcbd5f0 .scope module, "dut" "riscv_processor" 3 14, 4 9 0, S_000001f67dccc680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Instruction";
    .port_info 2 /OUTPUT 32 "PC_out";
    .port_info 3 /OUTPUT 32 "ALUResult_out";
    .port_info 4 /OUTPUT 32 "Mem_ReadData_out";
L_000001f67dcd57b0 .functor BUFZ 32, L_000001f67dd4e840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f67dcd59e0 .functor AND 1, v000001f67dce5320_0, L_000001f67dd4d6c0, C4<1>, C4<1>;
L_000001f67dcd50b0 .functor OR 1, L_000001f67dcd59e0, v000001f67dce4e20_0, C4<0>, C4<0>;
L_000001f67dcd5350 .functor BUFZ 32, v000001f67dd481a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f67dcd5a50 .functor BUFZ 32, v000001f67dce6ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f67dcd5120 .functor BUFZ 32, L_000001f67dd4d760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f67dd4a880_0 .net "ALUControl", 2 0, v000001f67dce6900_0;  1 drivers
v000001f67dd49ac0_0 .net "ALUResult_out", 31 0, L_000001f67dcd5a50;  alias, 1 drivers
v000001f67dd4a6a0_0 .net "ALUSrc", 0 0, v000001f67dce5280_0;  1 drivers
v000001f67dd4aba0_0 .net "ALU_InputA", 31 0, L_000001f67dcd57b0;  1 drivers
v000001f67dd4b320_0 .net "ALU_InputB", 31 0, L_000001f67dd4d080;  1 drivers
v000001f67dd49b60_0 .net "ALU_Result", 31 0, v000001f67dce6ae0_0;  1 drivers
v000001f67dd4a9c0_0 .net "ALU_Zero", 0 0, L_000001f67dd4d6c0;  1 drivers
v000001f67dd4ab00_0 .net "Branch", 0 0, v000001f67dce5320_0;  1 drivers
v000001f67dd4b0a0_0 .net "ImmExtended", 31 0, v000001f67dcd8b10_0;  1 drivers
v000001f67dd4a060_0 .net "ImmSrc", 1 0, v000001f67dce5f00_0;  1 drivers
v000001f67dd4b640_0 .net "Instruction", 31 0, L_000001f67dcd5190;  alias, 1 drivers
v000001f67dd4b460_0 .net "Jump", 0 0, v000001f67dce4e20_0;  1 drivers
v000001f67dd4b6e0_0 .net "MemWrite", 0 0, v000001f67dce6a40_0;  1 drivers
v000001f67dd4b1e0_0 .net "Mem_ReadData", 31 0, L_000001f67dd4d760;  1 drivers
v000001f67dd4ac40_0 .net "Mem_ReadData_out", 31 0, L_000001f67dcd5120;  alias, 1 drivers
v000001f67dd4a2e0_0 .net "PCSrc", 0 0, L_000001f67dcd50b0;  1 drivers
v000001f67dd4ae20_0 .net "PC_current", 31 0, v000001f67dd481a0_0;  1 drivers
v000001f67dd4b280_0 .net "PC_next", 31 0, L_000001f67dd4d9e0;  1 drivers
v000001f67dd4a4c0_0 .net "PC_out", 31 0, L_000001f67dcd5350;  alias, 1 drivers
v000001f67dd4ace0_0 .net "PC_plus4", 31 0, L_000001f67dd4d580;  1 drivers
v000001f67dd4b780_0 .net "PC_target", 31 0, L_000001f67dd4d800;  1 drivers
v000001f67dd4b140_0 .net "RegWrite", 0 0, v000001f67dce5a00_0;  1 drivers
v000001f67dd4a920_0 .net "Reg_ReadData1", 31 0, L_000001f67dd4e840;  1 drivers
v000001f67dd49f20_0 .net "Reg_ReadData2", 31 0, L_000001f67dd4cc20;  1 drivers
v000001f67dd4b820_0 .net "ResultSrc", 1 0, v000001f67dce6b80_0;  1 drivers
v000001f67dd4a560_0 .var "Result_WriteData", 31 0;
L_000001f67dd50430 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f67dd4b500_0 .net/2u *"_ivl_16", 31 0, L_000001f67dd50430;  1 drivers
v000001f67dd49fc0_0 .net *"_ivl_22", 0 0, L_000001f67dcd59e0;  1 drivers
v000001f67dd4af60_0 .net "clk", 0 0, v000001f67dd4aec0_0;  1 drivers
v000001f67dd49de0_0 .net "funct3", 2 0, L_000001f67dd4da80;  1 drivers
v000001f67dd4b8c0_0 .net "funct7b5", 0 0, L_000001f67dd4cf40;  1 drivers
v000001f67dd4ad80_0 .net "opcode", 6 0, L_000001f67dd4a7e0;  1 drivers
v000001f67dd49a20_0 .net "rd_addr", 4 0, L_000001f67dd4d940;  1 drivers
v000001f67dd49c00_0 .net "rs1_addr", 4 0, L_000001f67dd4aa60;  1 drivers
v000001f67dd4b3c0_0 .net "rs2_addr", 4 0, L_000001f67dd4ccc0;  1 drivers
E_000001f67dcd3ac0 .event anyedge, v000001f67dce6b80_0, v000001f67dce6ae0_0, v000001f67dce4ce0_0, v000001f67dd4ace0_0;
L_000001f67dd4a7e0 .part L_000001f67dcd5190, 0, 7;
L_000001f67dd4aa60 .part L_000001f67dcd5190, 15, 5;
L_000001f67dd4ccc0 .part L_000001f67dcd5190, 20, 5;
L_000001f67dd4d940 .part L_000001f67dcd5190, 7, 5;
L_000001f67dd4da80 .part L_000001f67dcd5190, 12, 3;
L_000001f67dd4cf40 .part L_000001f67dcd5190, 30, 1;
L_000001f67dd4d080 .functor MUXZ 32, L_000001f67dd4cc20, v000001f67dcd8b10_0, v000001f67dce5280_0, C4<>;
L_000001f67dd4d580 .arith/sum 32, v000001f67dd481a0_0, L_000001f67dd50430;
L_000001f67dd4d800 .arith/sum 32, v000001f67dd481a0_0, v000001f67dcd8b10_0;
L_000001f67dd4d9e0 .functor MUXZ 32, L_000001f67dd4d580, L_000001f67dd4d800, L_000001f67dcd50b0, C4<>;
S_000001f67dcbd780 .scope module, "alu_unit" "alu" 4 115, 5 1 0, S_000001f67dcbd5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v000001f67dce5e60_0 .net "A", 31 0, L_000001f67dcd57b0;  alias, 1 drivers
v000001f67dce5500_0 .net "ALUControl", 2 0, v000001f67dce6900_0;  alias, 1 drivers
v000001f67dce5000_0 .net "B", 31 0, L_000001f67dd4d080;  alias, 1 drivers
v000001f67dce6ae0_0 .var "Result", 31 0;
v000001f67dce56e0_0 .net "Zero", 0 0, L_000001f67dd4d6c0;  alias, 1 drivers
L_000001f67dd502c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f67dce64a0_0 .net/2u *"_ivl_2", 31 0, L_000001f67dd502c8;  1 drivers
v000001f67dce6180_0 .net "shift_amount", 4 0, L_000001f67dd4d1c0;  1 drivers
E_000001f67dcd3080 .event anyedge, v000001f67dce5500_0, v000001f67dce5e60_0, v000001f67dce5000_0, v000001f67dce6180_0;
L_000001f67dd4d1c0 .part L_000001f67dd4d080, 0, 5;
L_000001f67dd4d6c0 .cmp/eq 32, v000001f67dce6ae0_0, L_000001f67dd502c8;
S_000001f67dcb2620 .scope module, "ctrl_unit" "control_unit" 4 77, 6 1 0, S_000001f67dcbd5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 2 "ImmSrc";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 2 "ResultSrc";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 3 "ALUControl";
P_000001f67dcbd910 .param/l "BEQ" 1 6 21, C4<1100011>;
P_000001f67dcbd948 .param/l "ITYPE_ALU" 1 6 22, C4<0010011>;
P_000001f67dcbd980 .param/l "JAL" 1 6 23, C4<1101111>;
P_000001f67dcbd9b8 .param/l "LW" 1 6 18, C4<0000011>;
P_000001f67dcbd9f0 .param/l "RTYPE" 1 6 20, C4<0110011>;
P_000001f67dcbda28 .param/l "SW" 1 6 19, C4<0100011>;
v000001f67dce6900_0 .var "ALUControl", 2 0;
v000001f67dce5820_0 .var "ALUOp", 1 0;
v000001f67dce5280_0 .var "ALUSrc", 0 0;
v000001f67dce5320_0 .var "Branch", 0 0;
v000001f67dce5f00_0 .var "ImmSrc", 1 0;
v000001f67dce4e20_0 .var "Jump", 0 0;
v000001f67dce6a40_0 .var "MemWrite", 0 0;
v000001f67dce6720_0 .net "Opcode", 6 0, L_000001f67dd4a7e0;  alias, 1 drivers
v000001f67dce5a00_0 .var "RegWrite", 0 0;
v000001f67dce6b80_0 .var "ResultSrc", 1 0;
v000001f67dce58c0_0 .net "funct3", 2 0, L_000001f67dd4da80;  alias, 1 drivers
v000001f67dce4ec0_0 .net "funct7b5", 0 0, L_000001f67dd4cf40;  alias, 1 drivers
E_000001f67dcd31c0 .event anyedge, v000001f67dce5820_0, v000001f67dce58c0_0, v000001f67dce4ec0_0, v000001f67dce6720_0;
E_000001f67dcd3b00 .event anyedge, v000001f67dce6720_0;
S_000001f67dcb27b0 .scope module, "data_mem" "data_memory" 4 124, 7 1 0, S_000001f67dcbd5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /OUTPUT 32 "ReadData";
P_000001f67dbd9000 .param/l "ADDR_WIDTH" 1 7 10, +C4<00000000000000000000000000001010>;
P_000001f67dbd9038 .param/l "MEM_WORDS" 0 7 9, +C4<00000000000000000000010000000000>;
v000001f67dce5aa0_0 .net "Address", 31 0, v000001f67dce6ae0_0;  alias, 1 drivers
v000001f67dce6220_0 .net "MemWrite", 0 0, v000001f67dce6a40_0;  alias, 1 drivers
v000001f67dce4ce0_0 .net "ReadData", 31 0, L_000001f67dd4d760;  alias, 1 drivers
v000001f67dce5b40_0 .net "WriteData", 31 0, L_000001f67dd4cc20;  alias, 1 drivers
v000001f67dce5c80_0 .net *"_ivl_10", 31 0, L_000001f67dd4d440;  1 drivers
v000001f67dce5d20_0 .net *"_ivl_12", 11 0, L_000001f67dd4d4e0;  1 drivers
L_000001f67dd503a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f67dce5fa0_0 .net *"_ivl_15", 1 0, L_000001f67dd503a0;  1 drivers
L_000001f67dd503e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001f67dce6040_0 .net *"_ivl_16", 31 0, L_000001f67dd503e8;  1 drivers
v000001f67dce60e0_0 .net *"_ivl_2", 31 0, L_000001f67dd4d3a0;  1 drivers
L_000001f67dd50310 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f67dce62c0_0 .net *"_ivl_5", 21 0, L_000001f67dd50310;  1 drivers
L_000001f67dd50358 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v000001f67dce6360_0 .net/2u *"_ivl_6", 31 0, L_000001f67dd50358;  1 drivers
v000001f67dce6400_0 .net *"_ivl_8", 0 0, L_000001f67dd4dda0;  1 drivers
v000001f67dce6540_0 .net "clk", 0 0, v000001f67dd4aec0_0;  alias, 1 drivers
v000001f67dce65e0 .array "memory", 0 1023, 31 0;
v000001f67dce6680_0 .net "word_addr", 9 0, L_000001f67dd4d260;  1 drivers
E_000001f67dcd3c00 .event posedge, v000001f67dce6540_0;
L_000001f67dd4d260 .part v000001f67dce6ae0_0, 2, 10;
L_000001f67dd4d3a0 .concat [ 10 22 0 0], L_000001f67dd4d260, L_000001f67dd50310;
L_000001f67dd4dda0 .cmp/gt 32, L_000001f67dd50358, L_000001f67dd4d3a0;
L_000001f67dd4d440 .array/port v000001f67dce65e0, L_000001f67dd4d4e0;
L_000001f67dd4d4e0 .concat [ 10 2 0 0], L_000001f67dd4d260, L_000001f67dd503a0;
L_000001f67dd4d760 .functor MUXZ 32, L_000001f67dd503e8, L_000001f67dd4d440, L_000001f67dd4dda0, C4<>;
S_000001f67dcab1a0 .scope module, "imm_gen" "immediate_generator" 4 104, 8 1 0, S_000001f67dcbd5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_000001f67dcb2940 .param/l "B_TYPE" 1 8 9, C4<10>;
P_000001f67dcb2978 .param/l "I_TYPE" 1 8 7, C4<00>;
P_000001f67dcb29b0 .param/l "J_TYPE" 1 8 10, C4<11>;
P_000001f67dcb29e8 .param/l "S_TYPE" 1 8 8, C4<01>;
v000001f67dcd8b10_0 .var "ImmExt", 31 0;
v000001f67dd48ec0_0 .net "ImmSrc", 1 0, v000001f67dce5f00_0;  alias, 1 drivers
v000001f67dd47b60_0 .net "Instruction", 31 0, L_000001f67dcd5190;  alias, 1 drivers
v000001f67dd47520_0 .net *"_ivl_1", 0 0, L_000001f67dd4e520;  1 drivers
v000001f67dd47de0_0 .net *"_ivl_10", 19 0, L_000001f67dd4e8e0;  1 drivers
v000001f67dd48c40_0 .net *"_ivl_13", 6 0, L_000001f67dd4e340;  1 drivers
v000001f67dd478e0_0 .net *"_ivl_15", 4 0, L_000001f67dd4e3e0;  1 drivers
v000001f67dd48420_0 .net *"_ivl_19", 0 0, L_000001f67dd4d8a0;  1 drivers
v000001f67dd47c00_0 .net *"_ivl_2", 19 0, L_000001f67dd4cae0;  1 drivers
v000001f67dd48a60_0 .net *"_ivl_21", 0 0, L_000001f67dd4e660;  1 drivers
v000001f67dd47e80_0 .net *"_ivl_23", 5 0, L_000001f67dd4e160;  1 drivers
v000001f67dd48380_0 .net *"_ivl_25", 3 0, L_000001f67dd4dbc0;  1 drivers
L_000001f67dd50238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f67dd48b00_0 .net/2u *"_ivl_26", 0 0, L_000001f67dd50238;  1 drivers
v000001f67dd475c0_0 .net *"_ivl_31", 0 0, L_000001f67dd4e700;  1 drivers
v000001f67dd48d80_0 .net *"_ivl_32", 18 0, L_000001f67dd4e7a0;  1 drivers
v000001f67dd482e0_0 .net *"_ivl_37", 0 0, L_000001f67dd4cd60;  1 drivers
v000001f67dd490a0_0 .net *"_ivl_39", 7 0, L_000001f67dd4ce00;  1 drivers
v000001f67dd47840_0 .net *"_ivl_41", 0 0, L_000001f67dd4d120;  1 drivers
v000001f67dd48e20_0 .net *"_ivl_43", 9 0, L_000001f67dd4de40;  1 drivers
L_000001f67dd50280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f67dd48ce0_0 .net/2u *"_ivl_44", 0 0, L_000001f67dd50280;  1 drivers
v000001f67dd486a0_0 .net *"_ivl_49", 0 0, L_000001f67dd4dd00;  1 drivers
v000001f67dd47f20_0 .net *"_ivl_5", 11 0, L_000001f67dd4d300;  1 drivers
v000001f67dd47980_0 .net *"_ivl_50", 10 0, L_000001f67dd4cea0;  1 drivers
v000001f67dd48600_0 .net *"_ivl_9", 0 0, L_000001f67dd4dee0;  1 drivers
v000001f67dd47660_0 .net "imm_b_ext", 31 0, L_000001f67dd4ca40;  1 drivers
v000001f67dd48ba0_0 .net "imm_b_val", 12 0, L_000001f67dd4d620;  1 drivers
v000001f67dd489c0_0 .net "imm_i_ext", 31 0, L_000001f67dd4e5c0;  1 drivers
v000001f67dd47700_0 .net "imm_j_ext", 31 0, L_000001f67dd4cfe0;  1 drivers
v000001f67dd484c0_0 .net "imm_j_val", 20 0, L_000001f67dd4dc60;  1 drivers
v000001f67dd477a0_0 .net "imm_s_ext", 31 0, L_000001f67dd4df80;  1 drivers
E_000001f67dcd35c0/0 .event anyedge, v000001f67dce5f00_0, v000001f67dd489c0_0, v000001f67dd477a0_0, v000001f67dd47660_0;
E_000001f67dcd35c0/1 .event anyedge, v000001f67dd47700_0;
E_000001f67dcd35c0 .event/or E_000001f67dcd35c0/0, E_000001f67dcd35c0/1;
L_000001f67dd4e520 .part L_000001f67dcd5190, 31, 1;
LS_000001f67dd4cae0_0_0 .concat [ 1 1 1 1], L_000001f67dd4e520, L_000001f67dd4e520, L_000001f67dd4e520, L_000001f67dd4e520;
LS_000001f67dd4cae0_0_4 .concat [ 1 1 1 1], L_000001f67dd4e520, L_000001f67dd4e520, L_000001f67dd4e520, L_000001f67dd4e520;
LS_000001f67dd4cae0_0_8 .concat [ 1 1 1 1], L_000001f67dd4e520, L_000001f67dd4e520, L_000001f67dd4e520, L_000001f67dd4e520;
LS_000001f67dd4cae0_0_12 .concat [ 1 1 1 1], L_000001f67dd4e520, L_000001f67dd4e520, L_000001f67dd4e520, L_000001f67dd4e520;
LS_000001f67dd4cae0_0_16 .concat [ 1 1 1 1], L_000001f67dd4e520, L_000001f67dd4e520, L_000001f67dd4e520, L_000001f67dd4e520;
LS_000001f67dd4cae0_1_0 .concat [ 4 4 4 4], LS_000001f67dd4cae0_0_0, LS_000001f67dd4cae0_0_4, LS_000001f67dd4cae0_0_8, LS_000001f67dd4cae0_0_12;
LS_000001f67dd4cae0_1_4 .concat [ 4 0 0 0], LS_000001f67dd4cae0_0_16;
L_000001f67dd4cae0 .concat [ 16 4 0 0], LS_000001f67dd4cae0_1_0, LS_000001f67dd4cae0_1_4;
L_000001f67dd4d300 .part L_000001f67dcd5190, 20, 12;
L_000001f67dd4e5c0 .concat [ 12 20 0 0], L_000001f67dd4d300, L_000001f67dd4cae0;
L_000001f67dd4dee0 .part L_000001f67dcd5190, 31, 1;
LS_000001f67dd4e8e0_0_0 .concat [ 1 1 1 1], L_000001f67dd4dee0, L_000001f67dd4dee0, L_000001f67dd4dee0, L_000001f67dd4dee0;
LS_000001f67dd4e8e0_0_4 .concat [ 1 1 1 1], L_000001f67dd4dee0, L_000001f67dd4dee0, L_000001f67dd4dee0, L_000001f67dd4dee0;
LS_000001f67dd4e8e0_0_8 .concat [ 1 1 1 1], L_000001f67dd4dee0, L_000001f67dd4dee0, L_000001f67dd4dee0, L_000001f67dd4dee0;
LS_000001f67dd4e8e0_0_12 .concat [ 1 1 1 1], L_000001f67dd4dee0, L_000001f67dd4dee0, L_000001f67dd4dee0, L_000001f67dd4dee0;
LS_000001f67dd4e8e0_0_16 .concat [ 1 1 1 1], L_000001f67dd4dee0, L_000001f67dd4dee0, L_000001f67dd4dee0, L_000001f67dd4dee0;
LS_000001f67dd4e8e0_1_0 .concat [ 4 4 4 4], LS_000001f67dd4e8e0_0_0, LS_000001f67dd4e8e0_0_4, LS_000001f67dd4e8e0_0_8, LS_000001f67dd4e8e0_0_12;
LS_000001f67dd4e8e0_1_4 .concat [ 4 0 0 0], LS_000001f67dd4e8e0_0_16;
L_000001f67dd4e8e0 .concat [ 16 4 0 0], LS_000001f67dd4e8e0_1_0, LS_000001f67dd4e8e0_1_4;
L_000001f67dd4e340 .part L_000001f67dcd5190, 25, 7;
L_000001f67dd4e3e0 .part L_000001f67dcd5190, 7, 5;
L_000001f67dd4df80 .concat [ 5 7 20 0], L_000001f67dd4e3e0, L_000001f67dd4e340, L_000001f67dd4e8e0;
L_000001f67dd4d8a0 .part L_000001f67dcd5190, 31, 1;
L_000001f67dd4e660 .part L_000001f67dcd5190, 7, 1;
L_000001f67dd4e160 .part L_000001f67dcd5190, 25, 6;
L_000001f67dd4dbc0 .part L_000001f67dcd5190, 8, 4;
LS_000001f67dd4d620_0_0 .concat [ 1 4 6 1], L_000001f67dd50238, L_000001f67dd4dbc0, L_000001f67dd4e160, L_000001f67dd4e660;
LS_000001f67dd4d620_0_4 .concat [ 1 0 0 0], L_000001f67dd4d8a0;
L_000001f67dd4d620 .concat [ 12 1 0 0], LS_000001f67dd4d620_0_0, LS_000001f67dd4d620_0_4;
L_000001f67dd4e700 .part L_000001f67dd4d620, 12, 1;
LS_000001f67dd4e7a0_0_0 .concat [ 1 1 1 1], L_000001f67dd4e700, L_000001f67dd4e700, L_000001f67dd4e700, L_000001f67dd4e700;
LS_000001f67dd4e7a0_0_4 .concat [ 1 1 1 1], L_000001f67dd4e700, L_000001f67dd4e700, L_000001f67dd4e700, L_000001f67dd4e700;
LS_000001f67dd4e7a0_0_8 .concat [ 1 1 1 1], L_000001f67dd4e700, L_000001f67dd4e700, L_000001f67dd4e700, L_000001f67dd4e700;
LS_000001f67dd4e7a0_0_12 .concat [ 1 1 1 1], L_000001f67dd4e700, L_000001f67dd4e700, L_000001f67dd4e700, L_000001f67dd4e700;
LS_000001f67dd4e7a0_0_16 .concat [ 1 1 1 0], L_000001f67dd4e700, L_000001f67dd4e700, L_000001f67dd4e700;
LS_000001f67dd4e7a0_1_0 .concat [ 4 4 4 4], LS_000001f67dd4e7a0_0_0, LS_000001f67dd4e7a0_0_4, LS_000001f67dd4e7a0_0_8, LS_000001f67dd4e7a0_0_12;
LS_000001f67dd4e7a0_1_4 .concat [ 3 0 0 0], LS_000001f67dd4e7a0_0_16;
L_000001f67dd4e7a0 .concat [ 16 3 0 0], LS_000001f67dd4e7a0_1_0, LS_000001f67dd4e7a0_1_4;
L_000001f67dd4ca40 .concat [ 13 19 0 0], L_000001f67dd4d620, L_000001f67dd4e7a0;
L_000001f67dd4cd60 .part L_000001f67dcd5190, 31, 1;
L_000001f67dd4ce00 .part L_000001f67dcd5190, 12, 8;
L_000001f67dd4d120 .part L_000001f67dcd5190, 20, 1;
L_000001f67dd4de40 .part L_000001f67dcd5190, 21, 10;
LS_000001f67dd4dc60_0_0 .concat [ 1 10 1 8], L_000001f67dd50280, L_000001f67dd4de40, L_000001f67dd4d120, L_000001f67dd4ce00;
LS_000001f67dd4dc60_0_4 .concat [ 1 0 0 0], L_000001f67dd4cd60;
L_000001f67dd4dc60 .concat [ 20 1 0 0], LS_000001f67dd4dc60_0_0, LS_000001f67dd4dc60_0_4;
L_000001f67dd4dd00 .part L_000001f67dd4dc60, 20, 1;
LS_000001f67dd4cea0_0_0 .concat [ 1 1 1 1], L_000001f67dd4dd00, L_000001f67dd4dd00, L_000001f67dd4dd00, L_000001f67dd4dd00;
LS_000001f67dd4cea0_0_4 .concat [ 1 1 1 1], L_000001f67dd4dd00, L_000001f67dd4dd00, L_000001f67dd4dd00, L_000001f67dd4dd00;
LS_000001f67dd4cea0_0_8 .concat [ 1 1 1 0], L_000001f67dd4dd00, L_000001f67dd4dd00, L_000001f67dd4dd00;
L_000001f67dd4cea0 .concat [ 4 4 3 0], LS_000001f67dd4cea0_0_0, LS_000001f67dd4cea0_0_4, LS_000001f67dd4cea0_0_8;
L_000001f67dd4cfe0 .concat [ 21 11 0 0], L_000001f67dd4dc60, L_000001f67dd4cea0;
S_000001f67dcab330 .scope module, "pc_reg" "pc_register" 4 70, 9 1 0, S_000001f67dcbd5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "NextPC";
    .port_info 2 /OUTPUT 32 "PC";
v000001f67dd48920_0 .net "NextPC", 31 0, L_000001f67dd4d9e0;  alias, 1 drivers
v000001f67dd481a0_0 .var "PC", 31 0;
v000001f67dd48740_0 .net "clk", 0 0, v000001f67dd4aec0_0;  alias, 1 drivers
S_000001f67dca82a0 .scope module, "reg_file" "register_file" 4 92, 10 1 0, S_000001f67dcbd5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
v000001f67dd48f60_0 .net "ReadData1", 31 0, L_000001f67dd4e840;  alias, 1 drivers
v000001f67dd47fc0_0 .net "ReadData2", 31 0, L_000001f67dd4cc20;  alias, 1 drivers
v000001f67dd48560_0 .net "RegWrite", 0 0, v000001f67dce5a00_0;  alias, 1 drivers
v000001f67dd47ca0_0 .net "WriteData", 31 0, v000001f67dd4a560_0;  1 drivers
L_000001f67dd50088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f67dd48880_0 .net/2u *"_ivl_0", 4 0, L_000001f67dd50088;  1 drivers
L_000001f67dd50118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f67dd49000_0 .net *"_ivl_11", 1 0, L_000001f67dd50118;  1 drivers
L_000001f67dd50160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f67dd47480_0 .net/2u *"_ivl_14", 4 0, L_000001f67dd50160;  1 drivers
v000001f67dd47d40_0 .net *"_ivl_16", 0 0, L_000001f67dd4e0c0;  1 drivers
L_000001f67dd501a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f67dd487e0_0 .net/2u *"_ivl_18", 31 0, L_000001f67dd501a8;  1 drivers
v000001f67dd47200_0 .net *"_ivl_2", 0 0, L_000001f67dd4e480;  1 drivers
v000001f67dd48060_0 .net *"_ivl_20", 31 0, L_000001f67dd4db20;  1 drivers
v000001f67dd48240_0 .net *"_ivl_22", 6 0, L_000001f67dd4cb80;  1 drivers
L_000001f67dd501f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f67dd473e0_0 .net *"_ivl_25", 1 0, L_000001f67dd501f0;  1 drivers
L_000001f67dd500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f67dd472a0_0 .net/2u *"_ivl_4", 31 0, L_000001f67dd500d0;  1 drivers
v000001f67dd47340_0 .net *"_ivl_6", 31 0, L_000001f67dd4e200;  1 drivers
v000001f67dd47a20_0 .net *"_ivl_8", 6 0, L_000001f67dd4e2a0;  1 drivers
v000001f67dd47ac0_0 .net "clk", 0 0, v000001f67dd4aec0_0;  alias, 1 drivers
v000001f67dd48100_0 .net "rd_addr", 4 0, L_000001f67dd4d940;  alias, 1 drivers
v000001f67dd4b5a0 .array "registers", 0 31, 31 0;
v000001f67dd49d40_0 .net "rs1_addr", 4 0, L_000001f67dd4aa60;  alias, 1 drivers
v000001f67dd4a600_0 .net "rs2_addr", 4 0, L_000001f67dd4ccc0;  alias, 1 drivers
L_000001f67dd4e480 .cmp/eq 5, L_000001f67dd4aa60, L_000001f67dd50088;
L_000001f67dd4e200 .array/port v000001f67dd4b5a0, L_000001f67dd4e2a0;
L_000001f67dd4e2a0 .concat [ 5 2 0 0], L_000001f67dd4aa60, L_000001f67dd50118;
L_000001f67dd4e840 .functor MUXZ 32, L_000001f67dd4e200, L_000001f67dd500d0, L_000001f67dd4e480, C4<>;
L_000001f67dd4e0c0 .cmp/eq 5, L_000001f67dd4ccc0, L_000001f67dd50160;
L_000001f67dd4db20 .array/port v000001f67dd4b5a0, L_000001f67dd4cb80;
L_000001f67dd4cb80 .concat [ 5 2 0 0], L_000001f67dd4ccc0, L_000001f67dd501f0;
L_000001f67dd4cc20 .functor MUXZ 32, L_000001f67dd4db20, L_000001f67dd501a8, L_000001f67dd4e0c0, C4<>;
    .scope S_000001f67dcab330;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f67dd481a0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001f67dcab330;
T_1 ;
    %wait E_000001f67dcd3c00;
    %load/vec4 v000001f67dd48920_0;
    %assign/vec4 v000001f67dd481a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f67dcb2620;
T_2 ;
Ewait_0 .event/or E_000001f67dcd3b00, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5a00_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f67dce5f00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce6a40_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f67dce6b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5320_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f67dce5820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce4e20_0, 0, 1;
    %load/vec4 v000001f67dce6720_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5a00_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f67dce5f00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce6a40_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f67dce6b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5320_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f67dce5820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce4e20_0, 0, 1;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67dce5a00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f67dce5f00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67dce5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce6a40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f67dce6b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f67dce5820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce4e20_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5a00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f67dce5f00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67dce5280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67dce6a40_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f67dce6b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f67dce5820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce4e20_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67dce5a00_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f67dce5f00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce6a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f67dce6b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5320_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f67dce5820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce4e20_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5a00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f67dce5f00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce6a40_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f67dce6b80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67dce5320_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f67dce5820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce4e20_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67dce5a00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f67dce5f00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67dce5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce6a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f67dce6b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5320_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f67dce5820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce4e20_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67dce5a00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f67dce5f00_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f67dce5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce6a40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f67dce6b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dce5320_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f67dce5820_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67dce4e20_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f67dcb2620;
T_3 ;
Ewait_1 .event/or E_000001f67dcd31c0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001f67dce5820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001f67dce6900_0, 0, 3;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f67dce6900_0, 0, 3;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f67dce6900_0, 0, 3;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001f67dce58c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001f67dce6900_0, 0, 3;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v000001f67dce4ec0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.14, 4;
    %load/vec4 v000001f67dce6720_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f67dce6900_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f67dce6900_0, 0, 3;
T_3.13 ;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f67dce6900_0, 0, 3;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f67dce6900_0, 0, 3;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f67dce6900_0, 0, 3;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f67dce6900_0, 0, 3;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f67dca82a0;
T_4 ;
    %wait E_000001f67dcd3c00;
    %load/vec4 v000001f67dd48560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001f67dd48100_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001f67dd47ca0_0;
    %load/vec4 v000001f67dd48100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f67dd4b5a0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f67dcab1a0;
T_5 ;
Ewait_2 .event/or E_000001f67dcd35c0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001f67dd48ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001f67dcd8b10_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000001f67dd489c0_0;
    %store/vec4 v000001f67dcd8b10_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000001f67dd477a0_0;
    %store/vec4 v000001f67dcd8b10_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001f67dd47660_0;
    %store/vec4 v000001f67dcd8b10_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001f67dd47700_0;
    %store/vec4 v000001f67dcd8b10_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f67dcbd780;
T_6 ;
Ewait_3 .event/or E_000001f67dcd3080, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001f67dce5500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001f67dce6ae0_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000001f67dce5e60_0;
    %load/vec4 v000001f67dce5000_0;
    %add;
    %store/vec4 v000001f67dce6ae0_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000001f67dce5e60_0;
    %load/vec4 v000001f67dce5000_0;
    %sub;
    %store/vec4 v000001f67dce6ae0_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001f67dce5e60_0;
    %load/vec4 v000001f67dce5000_0;
    %and;
    %store/vec4 v000001f67dce6ae0_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000001f67dce5e60_0;
    %load/vec4 v000001f67dce5000_0;
    %or;
    %store/vec4 v000001f67dce6ae0_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000001f67dce5e60_0;
    %ix/getv 4, v000001f67dce6180_0;
    %shiftl 4;
    %store/vec4 v000001f67dce6ae0_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001f67dce5e60_0;
    %load/vec4 v000001f67dce5000_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v000001f67dce6ae0_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f67dcb27b0;
T_7 ;
    %wait E_000001f67dcd3c00;
    %load/vec4 v000001f67dce6220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f67dce6680_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v000001f67dce5b40_0;
    %load/vec4 v000001f67dce6680_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f67dce65e0, 0, 4;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f67dcbd5f0;
T_8 ;
Ewait_4 .event/or E_000001f67dcd3ac0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001f67dd4b820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001f67dd4a560_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000001f67dd49b60_0;
    %store/vec4 v000001f67dd4a560_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000001f67dd4b1e0_0;
    %store/vec4 v000001f67dd4a560_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000001f67dd4ace0_0;
    %store/vec4 v000001f67dd4a560_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f67dccc680;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67dd4aec0_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v000001f67dd4aec0_0;
    %inv;
    %store/vec4 v000001f67dd4aec0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001f67dccc680;
T_10 ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f67dd4a240, 4, 0;
    %pushi/vec4 2097427, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f67dd4a240, 4, 0;
    %pushi/vec4 2134451, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f67dd4a240, 4, 0;
    %pushi/vec4 36700691, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f67dd4a240, 4, 0;
    %pushi/vec4 4231859, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f67dd4a240, 4, 0;
    %pushi/vec4 147, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f67dd4a240, 4, 0;
    %pushi/vec4 2134835, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f67dd4a240, 4, 0;
    %pushi/vec4 1048723, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f67dd4a240, 4, 0;
    %pushi/vec4 32506131, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f67dd4a240, 4, 0;
    %pushi/vec4 2134963, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f67dd4a240, 4, 0;
    %vpi_call/w 3 49 "$dumpfile", "wave_q2.vcd" {0 0 0};
    %vpi_call/w 3 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f67dccc680 {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 54 "$display", "Simulasyon tamamlandi!" {0 0 0};
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb_riscv_processor_q2.v";
    "./riscv_processor.v";
    "./alu.v";
    "./control_unit.v";
    "./data_memory.v";
    "./immediate_generator.v";
    "./pc_register.v";
    "./register_file.v";
