RS232_fifo.v,verilog,xil_defaultlib,../../../../SW_Sensor.gen/sources_1/ip/RS232_fifo/sim/RS232_fifo.v,incdir="../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
