// Seed: 1118354800
module module_0 (
    output id_0,
    input id_1,
    output reg id_2,
    output logic id_3
);
  always @(posedge 1) begin
    id_0 <= 1;
    id_2 <= id_1;
  end
endmodule
