# Generated by Yosys 0.24 (git sha1 313b7997b50, gcc 12.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)

.model RamChip
.inputs address[0] address[1] address[2] address[3] data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] clk we oe
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7]
.names $false
.names $true
1
.names $undef
.subckt NOT A=oe Y=$abc$117$new_n19_
.subckt NOT A=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[7] Y=$abc$117$new_n20_
.subckt NOT A=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[6] Y=$abc$117$new_n21_
.subckt NOT A=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[5] Y=$abc$117$new_n22_
.subckt NOT A=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[4] Y=$abc$117$new_n23_
.subckt NOT A=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[3] Y=$abc$117$new_n24_
.subckt NOT A=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[2] Y=$abc$117$new_n25_
.subckt NOT A=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[1] Y=$abc$117$new_n26_
.subckt NOT A=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[0] Y=$abc$117$new_n27_
.subckt OR A=$abc$117$new_n19_ B=we Y=$abc$117$new_n28_
.subckt OR A=$abc$117$new_n20_ B=$abc$117$new_n28_ Y=$abc$117$new_n29_
.subckt NOT A=$abc$117$new_n29_ Y=data_out[7]
.subckt OR A=$abc$117$new_n21_ B=$abc$117$new_n28_ Y=$abc$117$new_n31_
.subckt NOT A=$abc$117$new_n31_ Y=data_out[6]
.subckt OR A=$abc$117$new_n22_ B=$abc$117$new_n28_ Y=$abc$117$new_n33_
.subckt NOT A=$abc$117$new_n33_ Y=data_out[5]
.subckt OR A=$abc$117$new_n23_ B=$abc$117$new_n28_ Y=$abc$117$new_n35_
.subckt NOT A=$abc$117$new_n35_ Y=data_out[4]
.subckt OR A=$abc$117$new_n24_ B=$abc$117$new_n28_ Y=$abc$117$new_n37_
.subckt NOT A=$abc$117$new_n37_ Y=data_out[3]
.subckt OR A=$abc$117$new_n25_ B=$abc$117$new_n28_ Y=$abc$117$new_n39_
.subckt NOT A=$abc$117$new_n39_ Y=data_out[2]
.subckt OR A=$abc$117$new_n26_ B=$abc$117$new_n28_ Y=$abc$117$new_n41_
.subckt NOT A=$abc$117$new_n41_ Y=data_out[1]
.subckt OR A=$abc$117$new_n27_ B=$abc$117$new_n28_ Y=$abc$117$new_n43_
.subckt NOT A=$abc$117$new_n43_ Y=data_out[0]
.subckt $__unspecifiedredstoneram_distributed_ PORT_A_ADDR[0]=address[0] PORT_A_ADDR[1]=address[1] PORT_A_ADDR[2]=address[2] PORT_A_ADDR[3]=address[3] PORT_A_ADDR[4]=$false PORT_A_ADDR[5]=$false PORT_A_ADDR[6]=$false PORT_A_ADDR[7]=$false PORT_A_CLK=clk PORT_A_RD_DATA[0]=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[0] PORT_A_RD_DATA[1]=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[1] PORT_A_RD_DATA[2]=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[2] PORT_A_RD_DATA[3]=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[3] PORT_A_RD_DATA[4]=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[4] PORT_A_RD_DATA[5]=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[5] PORT_A_RD_DATA[6]=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[6] PORT_A_RD_DATA[7]=$abc$117$auto$memory_libmap.cc:1786:emit_port$28[7] PORT_A_WR_DATA[0]=data_in[0] PORT_A_WR_DATA[1]=data_in[1] PORT_A_WR_DATA[2]=data_in[2] PORT_A_WR_DATA[3]=data_in[3] PORT_A_WR_DATA[4]=data_in[4] PORT_A_WR_DATA[5]=data_in[5] PORT_A_WR_DATA[6]=data_in[6] PORT_A_WR_DATA[7]=data_in[7] PORT_A_WR_EN=we
.end
