library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 8;
    stages: integer := 7
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic_vector (2 downto 0);
begin
  o <= n2764_o;
  -- vhdl_source/peres.vhdl:13:17
  n2755_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2756_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2757_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2758_o <= n2756_o xor n2757_o;
  -- vhdl_source/peres.vhdl:15:17
  n2759_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2760_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2761_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2762_o <= n2760_o and n2761_o;
  -- vhdl_source/peres.vhdl:15:21
  n2763_o <= n2759_o xor n2762_o;
  n2764_o <= n2755_o & n2758_o & n2763_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_in_place_10;

architecture rtl of add_in_place_10 is
  signal s1_a : std_logic_vector (9 downto 0);
  signal s1_b : std_logic_vector (9 downto 0);
  signal s2_mid : std_logic_vector (9 downto 0);
  signal s2_a : std_logic_vector (9 downto 0);
  signal s2_b : std_logic_vector (9 downto 0);
  signal s3_mid : std_logic_vector (9 downto 0);
  signal s3_a : std_logic_vector (9 downto 0);
  signal s3_b : std_logic_vector (9 downto 0);
  signal s4_mid : std_logic_vector (9 downto 0);
  signal s4_a : std_logic_vector (9 downto 0);
  signal s4_b : std_logic_vector (9 downto 0);
  signal s5_mid : std_logic_vector (9 downto 0);
  signal s5_a : std_logic_vector (9 downto 0);
  signal s5_b : std_logic_vector (9 downto 0);
  signal s6_a : std_logic_vector (9 downto 0);
  signal s6_b : std_logic_vector (9 downto 0);
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2251 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2259 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2267 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2275 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2283 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2291 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2299 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2307 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2315 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2327 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2335 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2343 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2351 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2359 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2367 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2375 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2383 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic_vector (1 downto 0);
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic_vector (1 downto 0);
  signal n2393_o : std_logic;
  signal n2394_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2395 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic_vector (1 downto 0);
  signal n2404_o : std_logic;
  signal n2405_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2406 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic_vector (1 downto 0);
  signal n2415_o : std_logic;
  signal n2416_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2417 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic_vector (1 downto 0);
  signal n2426_o : std_logic;
  signal n2427_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2428 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic_vector (1 downto 0);
  signal n2437_o : std_logic;
  signal n2438_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2439 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2442_o : std_logic;
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic_vector (1 downto 0);
  signal n2448_o : std_logic;
  signal n2449_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2450 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic_vector (1 downto 0);
  signal n2459_o : std_logic;
  signal n2460_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2461 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic_vector (1 downto 0);
  signal n2470_o : std_logic;
  signal n2471_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2472 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic_vector (1 downto 0);
  signal n2481_o : std_logic;
  signal n2482_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2483 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2494 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic_vector (1 downto 0);
  signal n2502_o : std_logic;
  signal n2503_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2504 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic_vector (1 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2515 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic;
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic_vector (1 downto 0);
  signal n2524_o : std_logic;
  signal n2525_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2526 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic_vector (1 downto 0);
  signal n2535_o : std_logic;
  signal n2536_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2537 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic_vector (1 downto 0);
  signal n2546_o : std_logic;
  signal n2547_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2548 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic_vector (1 downto 0);
  signal n2557_o : std_logic;
  signal n2558_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2559 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic_vector (1 downto 0);
  signal n2568_o : std_logic;
  signal n2569_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2570 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic;
  signal n2576_o : std_logic;
  signal n2577_o : std_logic;
  signal n2578_o : std_logic_vector (1 downto 0);
  signal n2579_o : std_logic;
  signal n2580_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2581 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2584_o : std_logic;
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic_vector (1 downto 0);
  signal n2590_o : std_logic;
  signal n2591_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2592 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic_vector (1 downto 0);
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2603 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2606_o : std_logic;
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic;
  signal n2610_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2611 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2619 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2627 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2635 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2643 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2651 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2659 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2671 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2679 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2687 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2695 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2703 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2711 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2719 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2727 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2735 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic_vector (9 downto 0);
  signal n2741_o : std_logic_vector (9 downto 0);
  signal n2742_o : std_logic_vector (9 downto 0);
  signal n2743_o : std_logic_vector (9 downto 0);
  signal n2744_o : std_logic_vector (9 downto 0);
  signal n2745_o : std_logic_vector (9 downto 0);
  signal n2746_o : std_logic_vector (9 downto 0);
  signal n2747_o : std_logic_vector (9 downto 0);
  signal n2748_o : std_logic_vector (9 downto 0);
  signal n2749_o : std_logic_vector (9 downto 0);
  signal n2750_o : std_logic_vector (9 downto 0);
  signal n2751_o : std_logic_vector (9 downto 0);
  signal n2752_o : std_logic_vector (9 downto 0);
  signal n2753_o : std_logic_vector (9 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2740_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2741_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2742_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2743_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2744_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2745_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2746_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2747_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2748_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2749_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2750_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2751_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2752_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2753_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2248_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2249_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2250_o <= n2248_o & n2249_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2251 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2250_o,
    o => gen1_n1_cnot1_j_o);
  n2254_o <= gen1_n1_cnot1_j_n2251 (1);
  n2255_o <= gen1_n1_cnot1_j_n2251 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2256_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2257_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2258_o <= n2256_o & n2257_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2259 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2258_o,
    o => gen1_n2_cnot1_j_o);
  n2262_o <= gen1_n2_cnot1_j_n2259 (1);
  n2263_o <= gen1_n2_cnot1_j_n2259 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2264_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2265_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2266_o <= n2264_o & n2265_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2267 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2266_o,
    o => gen1_n3_cnot1_j_o);
  n2270_o <= gen1_n3_cnot1_j_n2267 (1);
  n2271_o <= gen1_n3_cnot1_j_n2267 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2272_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2273_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2274_o <= n2272_o & n2273_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2275 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2274_o,
    o => gen1_n4_cnot1_j_o);
  n2278_o <= gen1_n4_cnot1_j_n2275 (1);
  n2279_o <= gen1_n4_cnot1_j_n2275 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2280_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2281_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2282_o <= n2280_o & n2281_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2283 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2282_o,
    o => gen1_n5_cnot1_j_o);
  n2286_o <= gen1_n5_cnot1_j_n2283 (1);
  n2287_o <= gen1_n5_cnot1_j_n2283 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2288_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2289_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2290_o <= n2288_o & n2289_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2291 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2290_o,
    o => gen1_n6_cnot1_j_o);
  n2294_o <= gen1_n6_cnot1_j_n2291 (1);
  n2295_o <= gen1_n6_cnot1_j_n2291 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2296_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2297_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2298_o <= n2296_o & n2297_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2299 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2298_o,
    o => gen1_n7_cnot1_j_o);
  n2302_o <= gen1_n7_cnot1_j_n2299 (1);
  n2303_o <= gen1_n7_cnot1_j_n2299 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2304_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2305_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2306_o <= n2304_o & n2305_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2307 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2306_o,
    o => gen1_n8_cnot1_j_o);
  n2310_o <= gen1_n8_cnot1_j_n2307 (1);
  n2311_o <= gen1_n8_cnot1_j_n2307 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2312_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2313_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2314_o <= n2312_o & n2313_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2315 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2314_o,
    o => gen1_n9_cnot1_j_o);
  n2318_o <= gen1_n9_cnot1_j_n2315 (1);
  n2319_o <= gen1_n9_cnot1_j_n2315 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2320_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2321_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2322_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2323_o <= s1_a (9);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2324_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2325_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2326_o <= n2324_o & n2325_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2327 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2326_o,
    o => gen2_n9_cnot2_j_o);
  n2330_o <= gen2_n9_cnot2_j_n2327 (1);
  n2331_o <= gen2_n9_cnot2_j_n2327 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2332_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2333_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2334_o <= n2332_o & n2333_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2335 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2334_o,
    o => gen2_n8_cnot2_j_o);
  n2338_o <= gen2_n8_cnot2_j_n2335 (1);
  n2339_o <= gen2_n8_cnot2_j_n2335 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2340_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2341_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2342_o <= n2340_o & n2341_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2343 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2342_o,
    o => gen2_n7_cnot2_j_o);
  n2346_o <= gen2_n7_cnot2_j_n2343 (1);
  n2347_o <= gen2_n7_cnot2_j_n2343 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2348_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2349_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2350_o <= n2348_o & n2349_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2351 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2350_o,
    o => gen2_n6_cnot2_j_o);
  n2354_o <= gen2_n6_cnot2_j_n2351 (1);
  n2355_o <= gen2_n6_cnot2_j_n2351 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2356_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2357_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2358_o <= n2356_o & n2357_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2359 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2358_o,
    o => gen2_n5_cnot2_j_o);
  n2362_o <= gen2_n5_cnot2_j_n2359 (1);
  n2363_o <= gen2_n5_cnot2_j_n2359 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2364_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2365_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2366_o <= n2364_o & n2365_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2367 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2366_o,
    o => gen2_n4_cnot2_j_o);
  n2370_o <= gen2_n4_cnot2_j_n2367 (1);
  n2371_o <= gen2_n4_cnot2_j_n2367 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2372_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2373_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2374_o <= n2372_o & n2373_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2375 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2374_o,
    o => gen2_n3_cnot2_j_o);
  n2378_o <= gen2_n3_cnot2_j_n2375 (1);
  n2379_o <= gen2_n3_cnot2_j_n2375 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2380_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2381_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2382_o <= n2380_o & n2381_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2383 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2382_o,
    o => gen2_n2_cnot2_j_o);
  n2386_o <= gen2_n2_cnot2_j_n2383 (1);
  n2387_o <= gen2_n2_cnot2_j_n2383 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2388_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2389_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2390_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2391_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2392_o <= n2390_o & n2391_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2393_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2394_o <= n2392_o & n2393_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2395 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2394_o,
    o => gen3_n1_ccnot3_j_o);
  n2398_o <= gen3_n1_ccnot3_j_n2395 (2);
  n2399_o <= gen3_n1_ccnot3_j_n2395 (1);
  n2400_o <= gen3_n1_ccnot3_j_n2395 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2401_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2402_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2403_o <= n2401_o & n2402_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2404_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2405_o <= n2403_o & n2404_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2406 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2405_o,
    o => gen3_n2_ccnot3_j_o);
  n2409_o <= gen3_n2_ccnot3_j_n2406 (2);
  n2410_o <= gen3_n2_ccnot3_j_n2406 (1);
  n2411_o <= gen3_n2_ccnot3_j_n2406 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2412_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2413_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2414_o <= n2412_o & n2413_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2415_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2416_o <= n2414_o & n2415_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2417 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2416_o,
    o => gen3_n3_ccnot3_j_o);
  n2420_o <= gen3_n3_ccnot3_j_n2417 (2);
  n2421_o <= gen3_n3_ccnot3_j_n2417 (1);
  n2422_o <= gen3_n3_ccnot3_j_n2417 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2423_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2424_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2425_o <= n2423_o & n2424_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2426_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2427_o <= n2425_o & n2426_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2428 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2427_o,
    o => gen3_n4_ccnot3_j_o);
  n2431_o <= gen3_n4_ccnot3_j_n2428 (2);
  n2432_o <= gen3_n4_ccnot3_j_n2428 (1);
  n2433_o <= gen3_n4_ccnot3_j_n2428 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2434_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2435_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2436_o <= n2434_o & n2435_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2437_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2438_o <= n2436_o & n2437_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2439 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2438_o,
    o => gen3_n5_ccnot3_j_o);
  n2442_o <= gen3_n5_ccnot3_j_n2439 (2);
  n2443_o <= gen3_n5_ccnot3_j_n2439 (1);
  n2444_o <= gen3_n5_ccnot3_j_n2439 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2445_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2446_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2447_o <= n2445_o & n2446_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2448_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2449_o <= n2447_o & n2448_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2450 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2449_o,
    o => gen3_n6_ccnot3_j_o);
  n2453_o <= gen3_n6_ccnot3_j_n2450 (2);
  n2454_o <= gen3_n6_ccnot3_j_n2450 (1);
  n2455_o <= gen3_n6_ccnot3_j_n2450 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2456_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2457_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2458_o <= n2456_o & n2457_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2459_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2460_o <= n2458_o & n2459_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2461 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2460_o,
    o => gen3_n7_ccnot3_j_o);
  n2464_o <= gen3_n7_ccnot3_j_n2461 (2);
  n2465_o <= gen3_n7_ccnot3_j_n2461 (1);
  n2466_o <= gen3_n7_ccnot3_j_n2461 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2467_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2468_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2469_o <= n2467_o & n2468_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2470_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2471_o <= n2469_o & n2470_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2472 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2471_o,
    o => gen3_n8_ccnot3_j_o);
  n2475_o <= gen3_n8_ccnot3_j_n2472 (2);
  n2476_o <= gen3_n8_ccnot3_j_n2472 (1);
  n2477_o <= gen3_n8_ccnot3_j_n2472 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2478_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2479_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2480_o <= n2478_o & n2479_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2481_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2482_o <= n2480_o & n2481_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2483 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2482_o,
    o => gen3_n9_ccnot3_j_o);
  n2486_o <= gen3_n9_ccnot3_j_n2483 (2);
  n2487_o <= gen3_n9_ccnot3_j_n2483 (1);
  n2488_o <= gen3_n9_ccnot3_j_n2483 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2489_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2490_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2491_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2492_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2493_o <= n2491_o & n2492_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2494 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2493_o,
    o => cnot_4_o);
  n2497_o <= cnot_4_n2494 (1);
  n2498_o <= cnot_4_n2494 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2499_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2500_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2501_o <= n2499_o & n2500_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2502_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2503_o <= n2501_o & n2502_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2504 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2503_o,
    o => gen4_n8_peres4_j_o);
  n2507_o <= gen4_n8_peres4_j_n2504 (2);
  n2508_o <= gen4_n8_peres4_j_n2504 (1);
  n2509_o <= gen4_n8_peres4_j_n2504 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2510_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2511_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2512_o <= n2510_o & n2511_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2513_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2514_o <= n2512_o & n2513_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2515 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2514_o,
    o => gen4_n7_peres4_j_o);
  n2518_o <= gen4_n7_peres4_j_n2515 (2);
  n2519_o <= gen4_n7_peres4_j_n2515 (1);
  n2520_o <= gen4_n7_peres4_j_n2515 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2521_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2522_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2523_o <= n2521_o & n2522_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2524_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2525_o <= n2523_o & n2524_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2526 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2525_o,
    o => gen4_n6_peres4_j_o);
  n2529_o <= gen4_n6_peres4_j_n2526 (2);
  n2530_o <= gen4_n6_peres4_j_n2526 (1);
  n2531_o <= gen4_n6_peres4_j_n2526 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2532_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2533_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2534_o <= n2532_o & n2533_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2535_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2536_o <= n2534_o & n2535_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2537 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2536_o,
    o => gen4_n5_peres4_j_o);
  n2540_o <= gen4_n5_peres4_j_n2537 (2);
  n2541_o <= gen4_n5_peres4_j_n2537 (1);
  n2542_o <= gen4_n5_peres4_j_n2537 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2543_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2544_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2545_o <= n2543_o & n2544_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2546_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2547_o <= n2545_o & n2546_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2548 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2547_o,
    o => gen4_n4_peres4_j_o);
  n2551_o <= gen4_n4_peres4_j_n2548 (2);
  n2552_o <= gen4_n4_peres4_j_n2548 (1);
  n2553_o <= gen4_n4_peres4_j_n2548 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2554_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2555_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2556_o <= n2554_o & n2555_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2557_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2558_o <= n2556_o & n2557_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2559 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2558_o,
    o => gen4_n3_peres4_j_o);
  n2562_o <= gen4_n3_peres4_j_n2559 (2);
  n2563_o <= gen4_n3_peres4_j_n2559 (1);
  n2564_o <= gen4_n3_peres4_j_n2559 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2565_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2566_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2567_o <= n2565_o & n2566_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2568_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2569_o <= n2567_o & n2568_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2570 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2569_o,
    o => gen4_n2_peres4_j_o);
  n2573_o <= gen4_n2_peres4_j_n2570 (2);
  n2574_o <= gen4_n2_peres4_j_n2570 (1);
  n2575_o <= gen4_n2_peres4_j_n2570 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2576_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2577_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2578_o <= n2576_o & n2577_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2579_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2580_o <= n2578_o & n2579_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2581 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2580_o,
    o => gen4_n1_peres4_j_o);
  n2584_o <= gen4_n1_peres4_j_n2581 (2);
  n2585_o <= gen4_n1_peres4_j_n2581 (1);
  n2586_o <= gen4_n1_peres4_j_n2581 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2587_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2588_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2589_o <= n2587_o & n2588_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2590_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2591_o <= n2589_o & n2590_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2592 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2591_o,
    o => gen4_n0_peres4_j_o);
  n2595_o <= gen4_n0_peres4_j_n2592 (2);
  n2596_o <= gen4_n0_peres4_j_n2592 (1);
  n2597_o <= gen4_n0_peres4_j_n2592 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2598_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2599_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2600_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2601_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2602_o <= n2600_o & n2601_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2603 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2602_o,
    o => gen5_n1_cnot5_j_o);
  n2606_o <= gen5_n1_cnot5_j_n2603 (1);
  n2607_o <= gen5_n1_cnot5_j_n2603 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2608_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2609_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2610_o <= n2608_o & n2609_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2611 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2610_o,
    o => gen5_n2_cnot5_j_o);
  n2614_o <= gen5_n2_cnot5_j_n2611 (1);
  n2615_o <= gen5_n2_cnot5_j_n2611 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2616_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2617_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2618_o <= n2616_o & n2617_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2619 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2618_o,
    o => gen5_n3_cnot5_j_o);
  n2622_o <= gen5_n3_cnot5_j_n2619 (1);
  n2623_o <= gen5_n3_cnot5_j_n2619 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2624_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2625_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2626_o <= n2624_o & n2625_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2627 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2626_o,
    o => gen5_n4_cnot5_j_o);
  n2630_o <= gen5_n4_cnot5_j_n2627 (1);
  n2631_o <= gen5_n4_cnot5_j_n2627 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2632_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2633_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2634_o <= n2632_o & n2633_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2635 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2634_o,
    o => gen5_n5_cnot5_j_o);
  n2638_o <= gen5_n5_cnot5_j_n2635 (1);
  n2639_o <= gen5_n5_cnot5_j_n2635 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2640_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2641_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2642_o <= n2640_o & n2641_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2643 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2642_o,
    o => gen5_n6_cnot5_j_o);
  n2646_o <= gen5_n6_cnot5_j_n2643 (1);
  n2647_o <= gen5_n6_cnot5_j_n2643 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2648_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2649_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2650_o <= n2648_o & n2649_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2651 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2650_o,
    o => gen5_n7_cnot5_j_o);
  n2654_o <= gen5_n7_cnot5_j_n2651 (1);
  n2655_o <= gen5_n7_cnot5_j_n2651 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2656_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2657_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2658_o <= n2656_o & n2657_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2659 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2658_o,
    o => gen5_n8_cnot5_j_o);
  n2662_o <= gen5_n8_cnot5_j_n2659 (1);
  n2663_o <= gen5_n8_cnot5_j_n2659 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2664_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2665_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2666_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2667_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2668_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2669_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2670_o <= n2668_o & n2669_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2671 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2670_o,
    o => gen6_n1_cnot1_j_o);
  n2674_o <= gen6_n1_cnot1_j_n2671 (1);
  n2675_o <= gen6_n1_cnot1_j_n2671 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2676_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2677_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2678_o <= n2676_o & n2677_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2679 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2678_o,
    o => gen6_n2_cnot1_j_o);
  n2682_o <= gen6_n2_cnot1_j_n2679 (1);
  n2683_o <= gen6_n2_cnot1_j_n2679 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2684_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2685_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2686_o <= n2684_o & n2685_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2687 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2686_o,
    o => gen6_n3_cnot1_j_o);
  n2690_o <= gen6_n3_cnot1_j_n2687 (1);
  n2691_o <= gen6_n3_cnot1_j_n2687 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2692_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2693_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2694_o <= n2692_o & n2693_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2695 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2694_o,
    o => gen6_n4_cnot1_j_o);
  n2698_o <= gen6_n4_cnot1_j_n2695 (1);
  n2699_o <= gen6_n4_cnot1_j_n2695 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2700_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2701_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2702_o <= n2700_o & n2701_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2703 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2702_o,
    o => gen6_n5_cnot1_j_o);
  n2706_o <= gen6_n5_cnot1_j_n2703 (1);
  n2707_o <= gen6_n5_cnot1_j_n2703 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2708_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2709_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2710_o <= n2708_o & n2709_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2711 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2710_o,
    o => gen6_n6_cnot1_j_o);
  n2714_o <= gen6_n6_cnot1_j_n2711 (1);
  n2715_o <= gen6_n6_cnot1_j_n2711 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2716_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2717_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2718_o <= n2716_o & n2717_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2719 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2718_o,
    o => gen6_n7_cnot1_j_o);
  n2722_o <= gen6_n7_cnot1_j_n2719 (1);
  n2723_o <= gen6_n7_cnot1_j_n2719 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2724_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2725_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2726_o <= n2724_o & n2725_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2727 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2726_o,
    o => gen6_n8_cnot1_j_o);
  n2730_o <= gen6_n8_cnot1_j_n2727 (1);
  n2731_o <= gen6_n8_cnot1_j_n2727 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2732_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2733_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2734_o <= n2732_o & n2733_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2735 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2734_o,
    o => gen6_n9_cnot1_j_o);
  n2738_o <= gen6_n9_cnot1_j_n2735 (1);
  n2739_o <= gen6_n9_cnot1_j_n2735 (0);
  n2740_o <= n2318_o & n2310_o & n2302_o & n2294_o & n2286_o & n2278_o & n2270_o & n2262_o & n2254_o & n2320_o;
  n2741_o <= n2319_o & n2311_o & n2303_o & n2295_o & n2287_o & n2279_o & n2271_o & n2263_o & n2255_o & n2321_o;
  n2742_o <= n2323_o & n2330_o & n2338_o & n2346_o & n2354_o & n2362_o & n2370_o & n2378_o & n2386_o & n2322_o;
  n2743_o <= n2331_o & n2339_o & n2347_o & n2355_o & n2363_o & n2371_o & n2379_o & n2387_o & n2388_o;
  n2744_o <= n2488_o & n2477_o & n2466_o & n2455_o & n2444_o & n2433_o & n2422_o & n2411_o & n2400_o & n2389_o;
  n2745_o <= n2489_o & n2487_o & n2476_o & n2465_o & n2454_o & n2443_o & n2432_o & n2421_o & n2410_o & n2399_o;
  n2746_o <= n2490_o & n2486_o & n2475_o & n2464_o & n2453_o & n2442_o & n2431_o & n2420_o & n2409_o & n2398_o;
  n2747_o <= n2497_o & n2507_o & n2518_o & n2529_o & n2540_o & n2551_o & n2562_o & n2573_o & n2584_o & n2595_o;
  n2748_o <= n2509_o & n2520_o & n2531_o & n2542_o & n2553_o & n2564_o & n2575_o & n2586_o & n2597_o & n2598_o;
  n2749_o <= n2498_o & n2508_o & n2519_o & n2530_o & n2541_o & n2552_o & n2563_o & n2574_o & n2585_o & n2596_o;
  n2750_o <= n2663_o & n2655_o & n2647_o & n2639_o & n2631_o & n2623_o & n2615_o & n2607_o & n2599_o;
  n2751_o <= n2665_o & n2662_o & n2654_o & n2646_o & n2638_o & n2630_o & n2622_o & n2614_o & n2606_o & n2664_o;
  n2752_o <= n2738_o & n2730_o & n2722_o & n2714_o & n2706_o & n2698_o & n2690_o & n2682_o & n2674_o & n2666_o;
  n2753_o <= n2739_o & n2731_o & n2723_o & n2715_o & n2707_o & n2699_o & n2691_o & n2683_o & n2675_o & n2667_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2239_o : std_logic_vector (1 downto 0);
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic_vector (2 downto 0);
begin
  o <= n2245_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2239_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2240_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2241_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2242_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2243_o <= n2241_o and n2242_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2244_o <= n2240_o xor n2243_o;
  n2245_o <= n2239_o & n2244_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic_vector (1 downto 0);
begin
  o <= n2237_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2233_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2234_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2235_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2236_o <= n2234_o xor n2235_o;
  n2237_o <= n2233_o & n2236_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_6 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_6;

architecture rtl of angleh_lookup_9_6 is
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic_vector (8 downto 0);
begin
  o <= n2231_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2221_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2222_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2223_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2224_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2225_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2226_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2227_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2228_o <= not n2227_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2229_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2230_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2231_o <= n2221_o & n2222_o & n2223_o & n2224_o & n2225_o & n2226_o & n2228_o & n2229_o & n2230_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2172 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2180 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2188 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2196 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2204 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2212 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic_vector (5 downto 0);
  signal n2219_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n2217_o;
  o <= n2218_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2219_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2169_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2170_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2171_o <= n2169_o & n2170_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2172 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2171_o,
    o => gen1_n0_cnot0_o);
  n2175_o <= gen1_n0_cnot0_n2172 (1);
  n2176_o <= gen1_n0_cnot0_n2172 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2177_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2178_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2179_o <= n2177_o & n2178_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2180 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2179_o,
    o => gen1_n1_cnot0_o);
  n2183_o <= gen1_n1_cnot0_n2180 (1);
  n2184_o <= gen1_n1_cnot0_n2180 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2185_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2186_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2187_o <= n2185_o & n2186_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2188 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2187_o,
    o => gen1_n2_cnot0_o);
  n2191_o <= gen1_n2_cnot0_n2188 (1);
  n2192_o <= gen1_n2_cnot0_n2188 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2193_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2194_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2195_o <= n2193_o & n2194_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2196 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2195_o,
    o => gen1_n3_cnot0_o);
  n2199_o <= gen1_n3_cnot0_n2196 (1);
  n2200_o <= gen1_n3_cnot0_n2196 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2201_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2202_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2203_o <= n2201_o & n2202_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2204 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2203_o,
    o => gen1_n4_cnot0_o);
  n2207_o <= gen1_n4_cnot0_n2204 (1);
  n2208_o <= gen1_n4_cnot0_n2204 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2209_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2210_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2211_o <= n2209_o & n2210_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2212 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2211_o,
    o => gen1_n5_cnot0_o);
  n2215_o <= gen1_n5_cnot0_n2212 (1);
  n2216_o <= gen1_n5_cnot0_n2212 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2217_o <= ctrl_prop (6);
  n2218_o <= n2216_o & n2208_o & n2200_o & n2192_o & n2184_o & n2176_o;
  n2219_o <= n2215_o & n2207_o & n2199_o & n2191_o & n2183_o & n2175_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_5 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_5;

architecture rtl of angleh_lookup_9_5 is
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic_vector (8 downto 0);
begin
  o <= n2166_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2156_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2157_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2158_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2159_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2160_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2161_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2162_o <= not n2161_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2163_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2164_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2165_o <= i (0);
  n2166_o <= n2156_o & n2157_o & n2158_o & n2159_o & n2160_o & n2162_o & n2163_o & n2164_o & n2165_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2115 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2123 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2131 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2139 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2147 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic_vector (4 downto 0);
  signal n2154_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n2152_o;
  o <= n2153_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2154_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2112_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2113_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2114_o <= n2112_o & n2113_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2115 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2114_o,
    o => gen1_n0_cnot0_o);
  n2118_o <= gen1_n0_cnot0_n2115 (1);
  n2119_o <= gen1_n0_cnot0_n2115 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2120_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2121_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2122_o <= n2120_o & n2121_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2123 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2122_o,
    o => gen1_n1_cnot0_o);
  n2126_o <= gen1_n1_cnot0_n2123 (1);
  n2127_o <= gen1_n1_cnot0_n2123 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2128_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2129_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2130_o <= n2128_o & n2129_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2131 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2130_o,
    o => gen1_n2_cnot0_o);
  n2134_o <= gen1_n2_cnot0_n2131 (1);
  n2135_o <= gen1_n2_cnot0_n2131 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2136_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2137_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2138_o <= n2136_o & n2137_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2139 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2138_o,
    o => gen1_n3_cnot0_o);
  n2142_o <= gen1_n3_cnot0_n2139 (1);
  n2143_o <= gen1_n3_cnot0_n2139 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2144_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2145_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2146_o <= n2144_o & n2145_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2147 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2146_o,
    o => gen1_n4_cnot0_o);
  n2150_o <= gen1_n4_cnot0_n2147 (1);
  n2151_o <= gen1_n4_cnot0_n2147 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2152_o <= ctrl_prop (5);
  n2153_o <= n2151_o & n2143_o & n2135_o & n2127_o & n2119_o;
  n2154_o <= n2150_o & n2142_o & n2134_o & n2126_o & n2118_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_4 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_4;

architecture rtl of angleh_lookup_9_4 is
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic_vector (8 downto 0);
begin
  o <= n2109_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2099_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2100_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2101_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2102_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2103_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2104_o <= not n2103_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2105_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2106_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2107_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2108_o <= i (0);
  n2109_o <= n2099_o & n2100_o & n2101_o & n2102_o & n2104_o & n2105_o & n2106_o & n2107_o & n2108_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2066 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2074 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2082 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2090 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic_vector (3 downto 0);
  signal n2097_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n2095_o;
  o <= n2096_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2097_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2063_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2064_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2065_o <= n2063_o & n2064_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2066 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2065_o,
    o => gen1_n0_cnot0_o);
  n2069_o <= gen1_n0_cnot0_n2066 (1);
  n2070_o <= gen1_n0_cnot0_n2066 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2071_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2072_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2073_o <= n2071_o & n2072_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2074 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2073_o,
    o => gen1_n1_cnot0_o);
  n2077_o <= gen1_n1_cnot0_n2074 (1);
  n2078_o <= gen1_n1_cnot0_n2074 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2079_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2080_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2081_o <= n2079_o & n2080_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2082 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2081_o,
    o => gen1_n2_cnot0_o);
  n2085_o <= gen1_n2_cnot0_n2082 (1);
  n2086_o <= gen1_n2_cnot0_n2082 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2087_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2088_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2089_o <= n2087_o & n2088_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2090 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2089_o,
    o => gen1_n3_cnot0_o);
  n2093_o <= gen1_n3_cnot0_n2090 (1);
  n2094_o <= gen1_n3_cnot0_n2090 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2095_o <= ctrl_prop (4);
  n2096_o <= n2094_o & n2086_o & n2078_o & n2070_o;
  n2097_o <= n2093_o & n2085_o & n2077_o & n2069_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_3 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_3;

architecture rtl of angleh_lookup_9_3 is
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic_vector (8 downto 0);
begin
  o <= n2060_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2050_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2051_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2052_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2053_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2054_o <= not n2053_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2055_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2056_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2057_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2058_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2059_o <= i (0);
  n2060_o <= n2050_o & n2051_o & n2052_o & n2054_o & n2055_o & n2056_o & n2057_o & n2058_o & n2059_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2025 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2033 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2041 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic_vector (2 downto 0);
  signal n2048_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2046_o;
  o <= n2047_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2048_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2022_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2023_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2024_o <= n2022_o & n2023_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2025 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2024_o,
    o => gen1_n0_cnot0_o);
  n2028_o <= gen1_n0_cnot0_n2025 (1);
  n2029_o <= gen1_n0_cnot0_n2025 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2030_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2031_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2032_o <= n2030_o & n2031_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2033 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2032_o,
    o => gen1_n1_cnot0_o);
  n2036_o <= gen1_n1_cnot0_n2033 (1);
  n2037_o <= gen1_n1_cnot0_n2033 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2038_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2039_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2040_o <= n2038_o & n2039_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2041 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2040_o,
    o => gen1_n2_cnot0_o);
  n2044_o <= gen1_n2_cnot0_n2041 (1);
  n2045_o <= gen1_n2_cnot0_n2041 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2046_o <= ctrl_prop (3);
  n2047_o <= n2045_o & n2037_o & n2029_o;
  n2048_o <= n2044_o & n2036_o & n2028_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_2 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_2;

architecture rtl of angleh_lookup_9_2 is
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic_vector (8 downto 0);
begin
  o <= n2019_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2008_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2009_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2010_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2011_o <= not n2010_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2012_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2013_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2014_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2015_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2016_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2017_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2018_o <= not n2017_o;
  n2019_o <= n2008_o & n2009_o & n2011_o & n2012_o & n2013_o & n2014_o & n2015_o & n2016_o & n2018_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1991 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1999 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic_vector (1 downto 0);
  signal n2006_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2004_o;
  o <= n2005_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2006_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1988_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1989_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1990_o <= n1988_o & n1989_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1991 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1990_o,
    o => gen1_n0_cnot0_o);
  n1994_o <= gen1_n0_cnot0_n1991 (1);
  n1995_o <= gen1_n0_cnot0_n1991 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1996_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1997_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1998_o <= n1996_o & n1997_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1999 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1998_o,
    o => gen1_n1_cnot0_o);
  n2002_o <= gen1_n1_cnot0_n1999 (1);
  n2003_o <= gen1_n1_cnot0_n1999 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2004_o <= ctrl_prop (2);
  n2005_o <= n2003_o & n1995_o;
  n2006_o <= n2002_o & n1994_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_1 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_1;

architecture rtl of angleh_lookup_9_1 is
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic_vector (8 downto 0);
begin
  o <= n1985_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1973_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1974_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1975_o <= not n1974_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1976_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1977_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1978_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1979_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1980_o <= not n1979_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1981_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1982_o <= not n1981_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1983_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1984_o <= i (0);
  n1985_o <= n1973_o & n1975_o & n1976_o & n1977_o & n1978_o & n1980_o & n1982_o & n1983_o & n1984_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1908 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1916 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1924 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1932 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1940 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1948 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1956 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1964 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic_vector (7 downto 0);
  signal n1971_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n1969_o;
  o <= n1970_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1971_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1905_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1906_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1907_o <= n1905_o & n1906_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1908 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1907_o,
    o => gen1_n0_cnot0_o);
  n1911_o <= gen1_n0_cnot0_n1908 (1);
  n1912_o <= gen1_n0_cnot0_n1908 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1913_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1914_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1915_o <= n1913_o & n1914_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1916 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1915_o,
    o => gen1_n1_cnot0_o);
  n1919_o <= gen1_n1_cnot0_n1916 (1);
  n1920_o <= gen1_n1_cnot0_n1916 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1921_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1922_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1923_o <= n1921_o & n1922_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1924 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1923_o,
    o => gen1_n2_cnot0_o);
  n1927_o <= gen1_n2_cnot0_n1924 (1);
  n1928_o <= gen1_n2_cnot0_n1924 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1929_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1930_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1931_o <= n1929_o & n1930_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1932 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1931_o,
    o => gen1_n3_cnot0_o);
  n1935_o <= gen1_n3_cnot0_n1932 (1);
  n1936_o <= gen1_n3_cnot0_n1932 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1937_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1938_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1939_o <= n1937_o & n1938_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1940 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1939_o,
    o => gen1_n4_cnot0_o);
  n1943_o <= gen1_n4_cnot0_n1940 (1);
  n1944_o <= gen1_n4_cnot0_n1940 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1945_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1946_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1947_o <= n1945_o & n1946_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1948 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1947_o,
    o => gen1_n5_cnot0_o);
  n1951_o <= gen1_n5_cnot0_n1948 (1);
  n1952_o <= gen1_n5_cnot0_n1948 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1953_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1954_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1955_o <= n1953_o & n1954_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1956 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1955_o,
    o => gen1_n6_cnot0_o);
  n1959_o <= gen1_n6_cnot0_n1956 (1);
  n1960_o <= gen1_n6_cnot0_n1956 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1961_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1962_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1963_o <= n1961_o & n1962_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1964 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1963_o,
    o => gen1_n7_cnot0_o);
  n1967_o <= gen1_n7_cnot0_n1964 (1);
  n1968_o <= gen1_n7_cnot0_n1964 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1969_o <= ctrl_prop (8);
  n1970_o <= n1968_o & n1960_o & n1952_o & n1944_o & n1936_o & n1928_o & n1920_o & n1912_o;
  n1971_o <= n1967_o & n1959_o & n1951_o & n1943_o & n1935_o & n1927_o & n1919_o & n1911_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1831 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1839 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1847 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1855 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1863 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1871 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1879 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1887 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1895 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic_vector (8 downto 0);
  signal n1902_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n1900_o;
  o <= n1901_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1902_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1828_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1829_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1830_o <= n1828_o & n1829_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1831 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1830_o,
    o => gen1_n0_cnot0_o);
  n1834_o <= gen1_n0_cnot0_n1831 (1);
  n1835_o <= gen1_n0_cnot0_n1831 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1836_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1837_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1838_o <= n1836_o & n1837_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1839 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1838_o,
    o => gen1_n1_cnot0_o);
  n1842_o <= gen1_n1_cnot0_n1839 (1);
  n1843_o <= gen1_n1_cnot0_n1839 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1844_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1845_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1846_o <= n1844_o & n1845_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1847 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1846_o,
    o => gen1_n2_cnot0_o);
  n1850_o <= gen1_n2_cnot0_n1847 (1);
  n1851_o <= gen1_n2_cnot0_n1847 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1852_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1853_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1854_o <= n1852_o & n1853_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1855 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1854_o,
    o => gen1_n3_cnot0_o);
  n1858_o <= gen1_n3_cnot0_n1855 (1);
  n1859_o <= gen1_n3_cnot0_n1855 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1860_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1861_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1862_o <= n1860_o & n1861_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1863 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1862_o,
    o => gen1_n4_cnot0_o);
  n1866_o <= gen1_n4_cnot0_n1863 (1);
  n1867_o <= gen1_n4_cnot0_n1863 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1868_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1869_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1870_o <= n1868_o & n1869_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1871 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1870_o,
    o => gen1_n5_cnot0_o);
  n1874_o <= gen1_n5_cnot0_n1871 (1);
  n1875_o <= gen1_n5_cnot0_n1871 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1876_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1877_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1878_o <= n1876_o & n1877_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1879 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1878_o,
    o => gen1_n6_cnot0_o);
  n1882_o <= gen1_n6_cnot0_n1879 (1);
  n1883_o <= gen1_n6_cnot0_n1879 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1884_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1885_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1886_o <= n1884_o & n1885_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1887 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1886_o,
    o => gen1_n7_cnot0_o);
  n1890_o <= gen1_n7_cnot0_n1887 (1);
  n1891_o <= gen1_n7_cnot0_n1887 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1892_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1893_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1894_o <= n1892_o & n1893_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1895 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1894_o,
    o => gen1_n8_cnot0_o);
  n1898_o <= gen1_n8_cnot0_n1895 (1);
  n1899_o <= gen1_n8_cnot0_n1895 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1900_o <= ctrl_prop (9);
  n1901_o <= n1899_o & n1891_o & n1883_o & n1875_o & n1867_o & n1859_o & n1851_o & n1843_o & n1835_o;
  n1902_o <= n1898_o & n1890_o & n1882_o & n1874_o & n1866_o & n1858_o & n1850_o & n1842_o & n1834_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1377 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1385 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1393 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1401 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1409 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1417 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1425 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1433 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1445 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1453 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1461 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1469 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1477 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1485 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1493 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic_vector (1 downto 0);
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic_vector (1 downto 0);
  signal n1503_o : std_logic;
  signal n1504_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1505 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic_vector (1 downto 0);
  signal n1514_o : std_logic;
  signal n1515_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1516 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic_vector (1 downto 0);
  signal n1525_o : std_logic;
  signal n1526_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1527 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic_vector (1 downto 0);
  signal n1536_o : std_logic;
  signal n1537_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1538 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic_vector (1 downto 0);
  signal n1547_o : std_logic;
  signal n1548_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1549 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1560 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic_vector (1 downto 0);
  signal n1569_o : std_logic;
  signal n1570_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1571 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic_vector (1 downto 0);
  signal n1580_o : std_logic;
  signal n1581_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1582 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1593 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic_vector (1 downto 0);
  signal n1601_o : std_logic;
  signal n1602_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1603 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic_vector (1 downto 0);
  signal n1612_o : std_logic;
  signal n1613_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1614 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic_vector (1 downto 0);
  signal n1623_o : std_logic;
  signal n1624_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1625 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic_vector (1 downto 0);
  signal n1634_o : std_logic;
  signal n1635_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1636 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic_vector (1 downto 0);
  signal n1645_o : std_logic;
  signal n1646_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1647 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic_vector (1 downto 0);
  signal n1656_o : std_logic;
  signal n1657_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1658 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic_vector (1 downto 0);
  signal n1667_o : std_logic;
  signal n1668_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1669 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic_vector (1 downto 0);
  signal n1678_o : std_logic;
  signal n1679_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1680 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic_vector (1 downto 0);
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal n1690_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1691 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1699 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1707 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1710_o : std_logic;
  signal n1711_o : std_logic;
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1715 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1723 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1731 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1739 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1751 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1759 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1767 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1775 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1783 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1791 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1799 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1807 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic_vector (8 downto 0);
  signal n1813_o : std_logic_vector (8 downto 0);
  signal n1814_o : std_logic_vector (8 downto 0);
  signal n1815_o : std_logic_vector (8 downto 0);
  signal n1816_o : std_logic_vector (8 downto 0);
  signal n1817_o : std_logic_vector (8 downto 0);
  signal n1818_o : std_logic_vector (8 downto 0);
  signal n1819_o : std_logic_vector (8 downto 0);
  signal n1820_o : std_logic_vector (8 downto 0);
  signal n1821_o : std_logic_vector (8 downto 0);
  signal n1822_o : std_logic_vector (8 downto 0);
  signal n1823_o : std_logic_vector (8 downto 0);
  signal n1824_o : std_logic_vector (8 downto 0);
  signal n1825_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1812_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1813_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1814_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1815_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1816_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1817_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1818_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1819_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1820_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1821_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1822_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1823_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1824_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1825_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1374_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1375_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1376_o <= n1374_o & n1375_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1377 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1376_o,
    o => gen1_n1_cnot1_j_o);
  n1380_o <= gen1_n1_cnot1_j_n1377 (1);
  n1381_o <= gen1_n1_cnot1_j_n1377 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1382_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1383_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1384_o <= n1382_o & n1383_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1385 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1384_o,
    o => gen1_n2_cnot1_j_o);
  n1388_o <= gen1_n2_cnot1_j_n1385 (1);
  n1389_o <= gen1_n2_cnot1_j_n1385 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1390_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1391_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1392_o <= n1390_o & n1391_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1393 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1392_o,
    o => gen1_n3_cnot1_j_o);
  n1396_o <= gen1_n3_cnot1_j_n1393 (1);
  n1397_o <= gen1_n3_cnot1_j_n1393 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1398_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1399_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1400_o <= n1398_o & n1399_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1401 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1400_o,
    o => gen1_n4_cnot1_j_o);
  n1404_o <= gen1_n4_cnot1_j_n1401 (1);
  n1405_o <= gen1_n4_cnot1_j_n1401 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1406_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1407_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1408_o <= n1406_o & n1407_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1409 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1408_o,
    o => gen1_n5_cnot1_j_o);
  n1412_o <= gen1_n5_cnot1_j_n1409 (1);
  n1413_o <= gen1_n5_cnot1_j_n1409 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1414_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1415_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1416_o <= n1414_o & n1415_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1417 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1416_o,
    o => gen1_n6_cnot1_j_o);
  n1420_o <= gen1_n6_cnot1_j_n1417 (1);
  n1421_o <= gen1_n6_cnot1_j_n1417 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1422_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1423_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1424_o <= n1422_o & n1423_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1425 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1424_o,
    o => gen1_n7_cnot1_j_o);
  n1428_o <= gen1_n7_cnot1_j_n1425 (1);
  n1429_o <= gen1_n7_cnot1_j_n1425 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1430_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1431_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1432_o <= n1430_o & n1431_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1433 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1432_o,
    o => gen1_n8_cnot1_j_o);
  n1436_o <= gen1_n8_cnot1_j_n1433 (1);
  n1437_o <= gen1_n8_cnot1_j_n1433 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1438_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1439_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1440_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1441_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1442_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1443_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1444_o <= n1442_o & n1443_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1445 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1444_o,
    o => gen2_n8_cnot2_j_o);
  n1448_o <= gen2_n8_cnot2_j_n1445 (1);
  n1449_o <= gen2_n8_cnot2_j_n1445 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1450_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1451_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1452_o <= n1450_o & n1451_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1453 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1452_o,
    o => gen2_n7_cnot2_j_o);
  n1456_o <= gen2_n7_cnot2_j_n1453 (1);
  n1457_o <= gen2_n7_cnot2_j_n1453 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1458_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1459_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1460_o <= n1458_o & n1459_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1461 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1460_o,
    o => gen2_n6_cnot2_j_o);
  n1464_o <= gen2_n6_cnot2_j_n1461 (1);
  n1465_o <= gen2_n6_cnot2_j_n1461 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1466_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1467_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1468_o <= n1466_o & n1467_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1469 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1468_o,
    o => gen2_n5_cnot2_j_o);
  n1472_o <= gen2_n5_cnot2_j_n1469 (1);
  n1473_o <= gen2_n5_cnot2_j_n1469 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1474_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1475_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1476_o <= n1474_o & n1475_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1477 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1476_o,
    o => gen2_n4_cnot2_j_o);
  n1480_o <= gen2_n4_cnot2_j_n1477 (1);
  n1481_o <= gen2_n4_cnot2_j_n1477 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1482_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1483_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1484_o <= n1482_o & n1483_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1485 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1484_o,
    o => gen2_n3_cnot2_j_o);
  n1488_o <= gen2_n3_cnot2_j_n1485 (1);
  n1489_o <= gen2_n3_cnot2_j_n1485 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1490_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1491_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1492_o <= n1490_o & n1491_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1493 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1492_o,
    o => gen2_n2_cnot2_j_o);
  n1496_o <= gen2_n2_cnot2_j_n1493 (1);
  n1497_o <= gen2_n2_cnot2_j_n1493 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1498_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1499_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1500_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1501_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1502_o <= n1500_o & n1501_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1503_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1504_o <= n1502_o & n1503_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1505 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1504_o,
    o => gen3_n1_ccnot3_j_o);
  n1508_o <= gen3_n1_ccnot3_j_n1505 (2);
  n1509_o <= gen3_n1_ccnot3_j_n1505 (1);
  n1510_o <= gen3_n1_ccnot3_j_n1505 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1511_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1512_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1513_o <= n1511_o & n1512_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1514_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1515_o <= n1513_o & n1514_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1516 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1515_o,
    o => gen3_n2_ccnot3_j_o);
  n1519_o <= gen3_n2_ccnot3_j_n1516 (2);
  n1520_o <= gen3_n2_ccnot3_j_n1516 (1);
  n1521_o <= gen3_n2_ccnot3_j_n1516 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1522_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1523_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1524_o <= n1522_o & n1523_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1525_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1526_o <= n1524_o & n1525_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1527 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1526_o,
    o => gen3_n3_ccnot3_j_o);
  n1530_o <= gen3_n3_ccnot3_j_n1527 (2);
  n1531_o <= gen3_n3_ccnot3_j_n1527 (1);
  n1532_o <= gen3_n3_ccnot3_j_n1527 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1533_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1534_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1535_o <= n1533_o & n1534_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1536_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1537_o <= n1535_o & n1536_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1538 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1537_o,
    o => gen3_n4_ccnot3_j_o);
  n1541_o <= gen3_n4_ccnot3_j_n1538 (2);
  n1542_o <= gen3_n4_ccnot3_j_n1538 (1);
  n1543_o <= gen3_n4_ccnot3_j_n1538 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1544_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1545_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1546_o <= n1544_o & n1545_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1547_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1548_o <= n1546_o & n1547_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1549 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1548_o,
    o => gen3_n5_ccnot3_j_o);
  n1552_o <= gen3_n5_ccnot3_j_n1549 (2);
  n1553_o <= gen3_n5_ccnot3_j_n1549 (1);
  n1554_o <= gen3_n5_ccnot3_j_n1549 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1555_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1556_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1557_o <= n1555_o & n1556_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1558_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1559_o <= n1557_o & n1558_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1560 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1559_o,
    o => gen3_n6_ccnot3_j_o);
  n1563_o <= gen3_n6_ccnot3_j_n1560 (2);
  n1564_o <= gen3_n6_ccnot3_j_n1560 (1);
  n1565_o <= gen3_n6_ccnot3_j_n1560 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1566_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1567_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1568_o <= n1566_o & n1567_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1569_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1570_o <= n1568_o & n1569_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1571 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1570_o,
    o => gen3_n7_ccnot3_j_o);
  n1574_o <= gen3_n7_ccnot3_j_n1571 (2);
  n1575_o <= gen3_n7_ccnot3_j_n1571 (1);
  n1576_o <= gen3_n7_ccnot3_j_n1571 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1577_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1578_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1579_o <= n1577_o & n1578_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1580_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1581_o <= n1579_o & n1580_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1582 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1581_o,
    o => gen3_n8_ccnot3_j_o);
  n1585_o <= gen3_n8_ccnot3_j_n1582 (2);
  n1586_o <= gen3_n8_ccnot3_j_n1582 (1);
  n1587_o <= gen3_n8_ccnot3_j_n1582 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1588_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1589_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1590_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1591_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1592_o <= n1590_o & n1591_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1593 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1592_o,
    o => cnot_4_o);
  n1596_o <= cnot_4_n1593 (1);
  n1597_o <= cnot_4_n1593 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1598_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1599_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1600_o <= n1598_o & n1599_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1601_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1602_o <= n1600_o & n1601_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1603 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1602_o,
    o => gen4_n7_peres4_j_o);
  n1606_o <= gen4_n7_peres4_j_n1603 (2);
  n1607_o <= gen4_n7_peres4_j_n1603 (1);
  n1608_o <= gen4_n7_peres4_j_n1603 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1609_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1610_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1611_o <= n1609_o & n1610_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1612_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1613_o <= n1611_o & n1612_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1614 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1613_o,
    o => gen4_n6_peres4_j_o);
  n1617_o <= gen4_n6_peres4_j_n1614 (2);
  n1618_o <= gen4_n6_peres4_j_n1614 (1);
  n1619_o <= gen4_n6_peres4_j_n1614 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1620_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1621_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1622_o <= n1620_o & n1621_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1623_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1624_o <= n1622_o & n1623_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1625 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1624_o,
    o => gen4_n5_peres4_j_o);
  n1628_o <= gen4_n5_peres4_j_n1625 (2);
  n1629_o <= gen4_n5_peres4_j_n1625 (1);
  n1630_o <= gen4_n5_peres4_j_n1625 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1631_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1632_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1633_o <= n1631_o & n1632_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1634_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1635_o <= n1633_o & n1634_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1636 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1635_o,
    o => gen4_n4_peres4_j_o);
  n1639_o <= gen4_n4_peres4_j_n1636 (2);
  n1640_o <= gen4_n4_peres4_j_n1636 (1);
  n1641_o <= gen4_n4_peres4_j_n1636 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1642_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1643_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1644_o <= n1642_o & n1643_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1645_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1646_o <= n1644_o & n1645_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1647 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1646_o,
    o => gen4_n3_peres4_j_o);
  n1650_o <= gen4_n3_peres4_j_n1647 (2);
  n1651_o <= gen4_n3_peres4_j_n1647 (1);
  n1652_o <= gen4_n3_peres4_j_n1647 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1653_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1654_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1655_o <= n1653_o & n1654_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1656_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1657_o <= n1655_o & n1656_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1658 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1657_o,
    o => gen4_n2_peres4_j_o);
  n1661_o <= gen4_n2_peres4_j_n1658 (2);
  n1662_o <= gen4_n2_peres4_j_n1658 (1);
  n1663_o <= gen4_n2_peres4_j_n1658 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1664_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1665_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1666_o <= n1664_o & n1665_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1667_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1668_o <= n1666_o & n1667_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1669 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1668_o,
    o => gen4_n1_peres4_j_o);
  n1672_o <= gen4_n1_peres4_j_n1669 (2);
  n1673_o <= gen4_n1_peres4_j_n1669 (1);
  n1674_o <= gen4_n1_peres4_j_n1669 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1675_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1676_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1677_o <= n1675_o & n1676_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1678_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1679_o <= n1677_o & n1678_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1680 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1679_o,
    o => gen4_n0_peres4_j_o);
  n1683_o <= gen4_n0_peres4_j_n1680 (2);
  n1684_o <= gen4_n0_peres4_j_n1680 (1);
  n1685_o <= gen4_n0_peres4_j_n1680 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1686_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1687_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1688_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1689_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1690_o <= n1688_o & n1689_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1691 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1690_o,
    o => gen5_n1_cnot5_j_o);
  n1694_o <= gen5_n1_cnot5_j_n1691 (1);
  n1695_o <= gen5_n1_cnot5_j_n1691 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1696_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1697_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1698_o <= n1696_o & n1697_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1699 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1698_o,
    o => gen5_n2_cnot5_j_o);
  n1702_o <= gen5_n2_cnot5_j_n1699 (1);
  n1703_o <= gen5_n2_cnot5_j_n1699 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1704_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1705_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1706_o <= n1704_o & n1705_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1707 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1706_o,
    o => gen5_n3_cnot5_j_o);
  n1710_o <= gen5_n3_cnot5_j_n1707 (1);
  n1711_o <= gen5_n3_cnot5_j_n1707 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1712_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1713_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1714_o <= n1712_o & n1713_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1715 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1714_o,
    o => gen5_n4_cnot5_j_o);
  n1718_o <= gen5_n4_cnot5_j_n1715 (1);
  n1719_o <= gen5_n4_cnot5_j_n1715 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1720_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1721_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1722_o <= n1720_o & n1721_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1723 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1722_o,
    o => gen5_n5_cnot5_j_o);
  n1726_o <= gen5_n5_cnot5_j_n1723 (1);
  n1727_o <= gen5_n5_cnot5_j_n1723 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1728_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1729_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1730_o <= n1728_o & n1729_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1731 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1730_o,
    o => gen5_n6_cnot5_j_o);
  n1734_o <= gen5_n6_cnot5_j_n1731 (1);
  n1735_o <= gen5_n6_cnot5_j_n1731 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1736_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1737_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1738_o <= n1736_o & n1737_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1739 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1738_o,
    o => gen5_n7_cnot5_j_o);
  n1742_o <= gen5_n7_cnot5_j_n1739 (1);
  n1743_o <= gen5_n7_cnot5_j_n1739 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1744_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1745_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1746_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1747_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1748_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1749_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1750_o <= n1748_o & n1749_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1751 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1750_o,
    o => gen6_n1_cnot1_j_o);
  n1754_o <= gen6_n1_cnot1_j_n1751 (1);
  n1755_o <= gen6_n1_cnot1_j_n1751 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1756_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1757_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1758_o <= n1756_o & n1757_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1759 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1758_o,
    o => gen6_n2_cnot1_j_o);
  n1762_o <= gen6_n2_cnot1_j_n1759 (1);
  n1763_o <= gen6_n2_cnot1_j_n1759 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1764_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1765_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1766_o <= n1764_o & n1765_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1767 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1766_o,
    o => gen6_n3_cnot1_j_o);
  n1770_o <= gen6_n3_cnot1_j_n1767 (1);
  n1771_o <= gen6_n3_cnot1_j_n1767 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1772_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1773_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1774_o <= n1772_o & n1773_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1775 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1774_o,
    o => gen6_n4_cnot1_j_o);
  n1778_o <= gen6_n4_cnot1_j_n1775 (1);
  n1779_o <= gen6_n4_cnot1_j_n1775 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1780_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1781_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1782_o <= n1780_o & n1781_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1783 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1782_o,
    o => gen6_n5_cnot1_j_o);
  n1786_o <= gen6_n5_cnot1_j_n1783 (1);
  n1787_o <= gen6_n5_cnot1_j_n1783 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1788_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1789_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1790_o <= n1788_o & n1789_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1791 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1790_o,
    o => gen6_n6_cnot1_j_o);
  n1794_o <= gen6_n6_cnot1_j_n1791 (1);
  n1795_o <= gen6_n6_cnot1_j_n1791 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1796_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1797_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1798_o <= n1796_o & n1797_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1799 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1798_o,
    o => gen6_n7_cnot1_j_o);
  n1802_o <= gen6_n7_cnot1_j_n1799 (1);
  n1803_o <= gen6_n7_cnot1_j_n1799 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1804_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1805_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1806_o <= n1804_o & n1805_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1807 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1806_o,
    o => gen6_n8_cnot1_j_o);
  n1810_o <= gen6_n8_cnot1_j_n1807 (1);
  n1811_o <= gen6_n8_cnot1_j_n1807 (0);
  n1812_o <= n1436_o & n1428_o & n1420_o & n1412_o & n1404_o & n1396_o & n1388_o & n1380_o & n1438_o;
  n1813_o <= n1437_o & n1429_o & n1421_o & n1413_o & n1405_o & n1397_o & n1389_o & n1381_o & n1439_o;
  n1814_o <= n1441_o & n1448_o & n1456_o & n1464_o & n1472_o & n1480_o & n1488_o & n1496_o & n1440_o;
  n1815_o <= n1449_o & n1457_o & n1465_o & n1473_o & n1481_o & n1489_o & n1497_o & n1498_o;
  n1816_o <= n1587_o & n1576_o & n1565_o & n1554_o & n1543_o & n1532_o & n1521_o & n1510_o & n1499_o;
  n1817_o <= n1588_o & n1586_o & n1575_o & n1564_o & n1553_o & n1542_o & n1531_o & n1520_o & n1509_o;
  n1818_o <= n1589_o & n1585_o & n1574_o & n1563_o & n1552_o & n1541_o & n1530_o & n1519_o & n1508_o;
  n1819_o <= n1596_o & n1606_o & n1617_o & n1628_o & n1639_o & n1650_o & n1661_o & n1672_o & n1683_o;
  n1820_o <= n1608_o & n1619_o & n1630_o & n1641_o & n1652_o & n1663_o & n1674_o & n1685_o & n1686_o;
  n1821_o <= n1597_o & n1607_o & n1618_o & n1629_o & n1640_o & n1651_o & n1662_o & n1673_o & n1684_o;
  n1822_o <= n1743_o & n1735_o & n1727_o & n1719_o & n1711_o & n1703_o & n1695_o & n1687_o;
  n1823_o <= n1745_o & n1742_o & n1734_o & n1726_o & n1718_o & n1710_o & n1702_o & n1694_o & n1744_o;
  n1824_o <= n1810_o & n1802_o & n1794_o & n1786_o & n1778_o & n1770_o & n1762_o & n1754_o & n1746_o;
  n1825_o <= n1811_o & n1803_o & n1795_o & n1787_o & n1779_o & n1771_o & n1763_o & n1755_o & n1747_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1363_o : std_logic;
  signal n1364_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1365 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1370_o;
  o <= n1369_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1371_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1363_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1364_o <= n1363_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1365 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1364_o,
    o => gen1_n0_cnot0_o);
  n1368_o <= gen1_n0_cnot0_n1365 (1);
  n1369_o <= gen1_n0_cnot0_n1365 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1370_o <= ctrl_prop (1);
  n1371_o <= n1368_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1281 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1289 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1297 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal n1304_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1305 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1313 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1321 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1329 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1337 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1345 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1348_o : std_logic;
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1353 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic_vector (9 downto 0);
  signal n1360_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n1358_o;
  o <= n1359_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1360_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1278_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1279_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1280_o <= n1278_o & n1279_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1281 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1280_o,
    o => gen1_n0_cnot0_o);
  n1284_o <= gen1_n0_cnot0_n1281 (1);
  n1285_o <= gen1_n0_cnot0_n1281 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1286_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1287_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1288_o <= n1286_o & n1287_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1289 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1288_o,
    o => gen1_n1_cnot0_o);
  n1292_o <= gen1_n1_cnot0_n1289 (1);
  n1293_o <= gen1_n1_cnot0_n1289 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1294_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1295_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1296_o <= n1294_o & n1295_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1297 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1296_o,
    o => gen1_n2_cnot0_o);
  n1300_o <= gen1_n2_cnot0_n1297 (1);
  n1301_o <= gen1_n2_cnot0_n1297 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1302_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1303_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1304_o <= n1302_o & n1303_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1305 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1304_o,
    o => gen1_n3_cnot0_o);
  n1308_o <= gen1_n3_cnot0_n1305 (1);
  n1309_o <= gen1_n3_cnot0_n1305 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1310_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1311_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1312_o <= n1310_o & n1311_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1313 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1312_o,
    o => gen1_n4_cnot0_o);
  n1316_o <= gen1_n4_cnot0_n1313 (1);
  n1317_o <= gen1_n4_cnot0_n1313 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1318_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1319_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1320_o <= n1318_o & n1319_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1321 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1320_o,
    o => gen1_n5_cnot0_o);
  n1324_o <= gen1_n5_cnot0_n1321 (1);
  n1325_o <= gen1_n5_cnot0_n1321 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1326_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1327_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1328_o <= n1326_o & n1327_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1329 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1328_o,
    o => gen1_n6_cnot0_o);
  n1332_o <= gen1_n6_cnot0_n1329 (1);
  -- vhdl_source/add_scratch.vhdl:22:30
  n1333_o <= gen1_n6_cnot0_n1329 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1334_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1335_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1336_o <= n1334_o & n1335_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1337 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1336_o,
    o => gen1_n7_cnot0_o);
  n1340_o <= gen1_n7_cnot0_n1337 (1);
  n1341_o <= gen1_n7_cnot0_n1337 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1342_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1343_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1344_o <= n1342_o & n1343_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1345 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1344_o,
    o => gen1_n8_cnot0_o);
  n1348_o <= gen1_n8_cnot0_n1345 (1);
  n1349_o <= gen1_n8_cnot0_n1345 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1350_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1351_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1352_o <= n1350_o & n1351_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1353 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1352_o,
    o => gen1_n9_cnot0_o);
  n1356_o <= gen1_n9_cnot0_n1353 (1);
  n1357_o <= gen1_n9_cnot0_n1353 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1358_o <= ctrl_prop (10);
  n1359_o <= n1357_o & n1349_o & n1341_o & n1333_o & n1325_o & n1317_o & n1309_o & n1301_o & n1293_o & n1285_o;
  n1360_o <= n1356_o & n1348_o & n1340_o & n1332_o & n1324_o & n1316_o & n1308_o & n1300_o & n1292_o & n1284_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_10 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_sub_in_place_10;

architecture rtl of add_sub_in_place_10 is
  signal b_cnot : std_logic_vector (9 downto 0);
  signal cnotr_n1264 : std_logic;
  signal cnotr_n1265 : std_logic_vector (9 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (9 downto 0);
  signal add_n1270 : std_logic_vector (9 downto 0);
  signal add_n1271 : std_logic_vector (9 downto 0);
  signal add_a_out : std_logic_vector (9 downto 0);
  signal add_s : std_logic_vector (9 downto 0);
begin
  ctrl_out <= cnotr_n1264;
  a_out <= add_n1270;
  s <= add_n1271;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1265; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1264 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1265 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_10 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1270 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1271 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_10 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    w : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    b_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_scratch_10;

architecture rtl of add_scratch_10 is
  signal a_s : std_logic_vector (8 downto 0);
  signal b_s : std_logic_vector (8 downto 0);
  signal s_s : std_logic_vector (8 downto 0);
  signal c_s : std_logic_vector (8 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n839_o : std_logic;
  signal n840_o : std_logic;
  signal n841_o : std_logic_vector (1 downto 0);
  signal cnota_n842 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic;
  signal n848_o : std_logic_vector (1 downto 0);
  signal cnotb_n849 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic_vector (1 downto 0);
  signal n855_o : std_logic;
  signal n856_o : std_logic_vector (2 downto 0);
  signal ccnotc_n857 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n860_o : std_logic;
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic_vector (1 downto 0);
  signal n866_o : std_logic;
  signal n867_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n868 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n871_o : std_logic;
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n878 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n881_o : std_logic;
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic_vector (1 downto 0);
  signal n888_o : std_logic;
  signal n889_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n890 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n893_o : std_logic;
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n900 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n903_o : std_logic;
  signal n904_o : std_logic;
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal n909_o : std_logic_vector (1 downto 0);
  signal n910_o : std_logic;
  signal n911_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n912 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n915_o : std_logic;
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n922 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n925_o : std_logic;
  signal n926_o : std_logic;
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic_vector (1 downto 0);
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n934 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n937_o : std_logic;
  signal n938_o : std_logic;
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n944 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n947_o : std_logic;
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (1 downto 0);
  signal n954_o : std_logic;
  signal n955_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n956 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n966 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n969_o : std_logic;
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic_vector (1 downto 0);
  signal n976_o : std_logic;
  signal n977_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n978 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n988 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal n997_o : std_logic_vector (1 downto 0);
  signal n998_o : std_logic;
  signal n999_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1000 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1010 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic_vector (1 downto 0);
  signal n1020_o : std_logic;
  signal n1021_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1022 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1032 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1039_o : std_logic;
  signal n1040_o : std_logic;
  signal n1041_o : std_logic_vector (1 downto 0);
  signal n1042_o : std_logic;
  signal n1043_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1044 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1054 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (1 downto 0);
  signal n1064_o : std_logic;
  signal n1065_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1066 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1076 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic_vector (1 downto 0);
  signal n1086_o : std_logic;
  signal n1087_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1088 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1098 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic_vector (1 downto 0);
  signal n1108_o : std_logic;
  signal n1109_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1110 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1120 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1127_o : std_logic;
  signal n1128_o : std_logic;
  signal n1129_o : std_logic_vector (1 downto 0);
  signal n1130_o : std_logic;
  signal n1131_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1132 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic;
  signal n1140_o : std_logic;
  signal n1141_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1142 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic_vector (1 downto 0);
  signal n1152_o : std_logic;
  signal n1153_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1154 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1164 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1171_o : std_logic;
  signal n1172_o : std_logic;
  signal n1173_o : std_logic_vector (1 downto 0);
  signal n1174_o : std_logic;
  signal n1175_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1176 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1186 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic;
  signal n1194_o : std_logic;
  signal n1195_o : std_logic_vector (1 downto 0);
  signal n1196_o : std_logic;
  signal n1197_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1198 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1208 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic;
  signal n1217_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1218 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic_vector (1 downto 0);
  signal cnotea_n1225 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic_vector (9 downto 0);
  signal n1231_o : std_logic_vector (9 downto 0);
  signal n1232_o : std_logic_vector (9 downto 0);
  signal n1233_o : std_logic_vector (8 downto 0);
  signal n1234_o : std_logic_vector (8 downto 0);
  signal n1235_o : std_logic_vector (8 downto 0);
  signal n1236_o : std_logic_vector (8 downto 0);
  signal n1237_o : std_logic_vector (3 downto 0);
  signal n1238_o : std_logic_vector (3 downto 0);
  signal n1239_o : std_logic_vector (3 downto 0);
  signal n1240_o : std_logic_vector (3 downto 0);
  signal n1241_o : std_logic_vector (3 downto 0);
  signal n1242_o : std_logic_vector (3 downto 0);
  signal n1243_o : std_logic_vector (3 downto 0);
  signal n1244_o : std_logic_vector (3 downto 0);
  signal n1245_o : std_logic_vector (3 downto 0);
  signal n1246_o : std_logic_vector (3 downto 0);
  signal n1247_o : std_logic_vector (3 downto 0);
  signal n1248_o : std_logic_vector (3 downto 0);
  signal n1249_o : std_logic_vector (3 downto 0);
  signal n1250_o : std_logic_vector (3 downto 0);
  signal n1251_o : std_logic_vector (3 downto 0);
  signal n1252_o : std_logic_vector (3 downto 0);
  signal n1253_o : std_logic_vector (3 downto 0);
  signal n1254_o : std_logic_vector (3 downto 0);
  signal n1255_o : std_logic_vector (3 downto 0);
  signal n1256_o : std_logic_vector (3 downto 0);
  signal n1257_o : std_logic_vector (3 downto 0);
  signal n1258_o : std_logic_vector (3 downto 0);
  signal n1259_o : std_logic_vector (3 downto 0);
  signal n1260_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1230_o;
  b_out <= n1231_o;
  s <= n1232_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1233_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1234_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1235_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1236_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n845_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n852_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n846_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1222_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n839_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n840_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n841_o <= n839_o & n840_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n842 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n841_o,
    o => cnota_o);
  n845_o <= cnota_n842 (1);
  n846_o <= cnota_n842 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n847_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n848_o <= n847_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n849 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n848_o,
    o => cnotb_o);
  n852_o <= cnotb_n849 (1);
  n853_o <= cnotb_n849 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n854_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n855_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n856_o <= n854_o & n855_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n857 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n856_o,
    o => ccnotc_o);
  n860_o <= ccnotc_n857 (2);
  n861_o <= ccnotc_n857 (1);
  n862_o <= ccnotc_n857 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1237_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1238_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1239_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n863_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n864_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n865_o <= n863_o & n864_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n866_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n867_o <= n865_o & n866_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n868 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n867_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n871_o <= gen1_n1_ccnot1_n868 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n872_o <= gen1_n1_ccnot1_n868 (1);
  n873_o <= gen1_n1_ccnot1_n868 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n874_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n875_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n876_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n877_o <= n875_o & n876_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n878 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n877_o,
    o => gen1_n1_cnot1_o);
  n881_o <= gen1_n1_cnot1_n878 (1);
  n882_o <= gen1_n1_cnot1_n878 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n883_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n884_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n885_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n886_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n887_o <= n885_o & n886_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n888_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n889_o <= n887_o & n888_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n890 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n889_o,
    o => gen1_n1_ccnot2_o);
  n893_o <= gen1_n1_ccnot2_n890 (2);
  n894_o <= gen1_n1_ccnot2_n890 (1);
  n895_o <= gen1_n1_ccnot2_n890 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n896_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n897_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n898_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n899_o <= n897_o & n898_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n900 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n899_o,
    o => gen1_n1_cnot2_o);
  n903_o <= gen1_n1_cnot2_n900 (1);
  n904_o <= gen1_n1_cnot2_n900 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n905_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n906_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1240_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1241_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1242_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n907_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n908_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n909_o <= n907_o & n908_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n910_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n911_o <= n909_o & n910_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n912 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n911_o,
    o => gen1_n2_ccnot1_o);
  n915_o <= gen1_n2_ccnot1_n912 (2);
  n916_o <= gen1_n2_ccnot1_n912 (1);
  n917_o <= gen1_n2_ccnot1_n912 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n918_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n919_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n920_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n921_o <= n919_o & n920_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n922 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n921_o,
    o => gen1_n2_cnot1_o);
  n925_o <= gen1_n2_cnot1_n922 (1);
  n926_o <= gen1_n2_cnot1_n922 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n927_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n928_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n929_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n930_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n931_o <= n929_o & n930_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n932_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n933_o <= n931_o & n932_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n934 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n933_o,
    o => gen1_n2_ccnot2_o);
  n937_o <= gen1_n2_ccnot2_n934 (2);
  n938_o <= gen1_n2_ccnot2_n934 (1);
  n939_o <= gen1_n2_ccnot2_n934 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n940_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n941_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n942_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n943_o <= n941_o & n942_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n944 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n943_o,
    o => gen1_n2_cnot2_o);
  n947_o <= gen1_n2_cnot2_n944 (1);
  n948_o <= gen1_n2_cnot2_n944 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n949_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n950_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1243_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1244_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1245_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n951_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n952_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n953_o <= n951_o & n952_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n954_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n955_o <= n953_o & n954_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n956 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n955_o,
    o => gen1_n3_ccnot1_o);
  n959_o <= gen1_n3_ccnot1_n956 (2);
  n960_o <= gen1_n3_ccnot1_n956 (1);
  n961_o <= gen1_n3_ccnot1_n956 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n962_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n963_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n964_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n965_o <= n963_o & n964_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n966 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n965_o,
    o => gen1_n3_cnot1_o);
  n969_o <= gen1_n3_cnot1_n966 (1);
  n970_o <= gen1_n3_cnot1_n966 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n971_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n972_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n973_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n974_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n975_o <= n973_o & n974_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n976_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n977_o <= n975_o & n976_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n978 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n977_o,
    o => gen1_n3_ccnot2_o);
  n981_o <= gen1_n3_ccnot2_n978 (2);
  n982_o <= gen1_n3_ccnot2_n978 (1);
  n983_o <= gen1_n3_ccnot2_n978 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n984_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n985_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n986_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n987_o <= n985_o & n986_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n988 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n987_o,
    o => gen1_n3_cnot2_o);
  n991_o <= gen1_n3_cnot2_n988 (1);
  n992_o <= gen1_n3_cnot2_n988 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n993_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n994_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1246_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1247_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1248_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n995_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n996_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n997_o <= n995_o & n996_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n998_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n999_o <= n997_o & n998_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1000 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n999_o,
    o => gen1_n4_ccnot1_o);
  n1003_o <= gen1_n4_ccnot1_n1000 (2);
  n1004_o <= gen1_n4_ccnot1_n1000 (1);
  n1005_o <= gen1_n4_ccnot1_n1000 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1006_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1007_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1008_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1009_o <= n1007_o & n1008_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1010 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1009_o,
    o => gen1_n4_cnot1_o);
  n1013_o <= gen1_n4_cnot1_n1010 (1);
  n1014_o <= gen1_n4_cnot1_n1010 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1015_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1016_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1017_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1018_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1019_o <= n1017_o & n1018_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1020_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1021_o <= n1019_o & n1020_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1022 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1021_o,
    o => gen1_n4_ccnot2_o);
  n1025_o <= gen1_n4_ccnot2_n1022 (2);
  n1026_o <= gen1_n4_ccnot2_n1022 (1);
  n1027_o <= gen1_n4_ccnot2_n1022 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1028_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1029_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1030_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1031_o <= n1029_o & n1030_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1032 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1031_o,
    o => gen1_n4_cnot2_o);
  n1035_o <= gen1_n4_cnot2_n1032 (1);
  n1036_o <= gen1_n4_cnot2_n1032 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1037_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1038_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1249_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1250_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1251_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1039_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1040_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1041_o <= n1039_o & n1040_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1042_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1043_o <= n1041_o & n1042_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1044 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1043_o,
    o => gen1_n5_ccnot1_o);
  n1047_o <= gen1_n5_ccnot1_n1044 (2);
  n1048_o <= gen1_n5_ccnot1_n1044 (1);
  n1049_o <= gen1_n5_ccnot1_n1044 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1050_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1051_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1052_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1053_o <= n1051_o & n1052_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1054 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1053_o,
    o => gen1_n5_cnot1_o);
  n1057_o <= gen1_n5_cnot1_n1054 (1);
  n1058_o <= gen1_n5_cnot1_n1054 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1059_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1060_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1061_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1062_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1063_o <= n1061_o & n1062_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1064_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1065_o <= n1063_o & n1064_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1066 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1065_o,
    o => gen1_n5_ccnot2_o);
  n1069_o <= gen1_n5_ccnot2_n1066 (2);
  n1070_o <= gen1_n5_ccnot2_n1066 (1);
  n1071_o <= gen1_n5_ccnot2_n1066 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1072_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1073_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1074_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1075_o <= n1073_o & n1074_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1076 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1075_o,
    o => gen1_n5_cnot2_o);
  n1079_o <= gen1_n5_cnot2_n1076 (1);
  n1080_o <= gen1_n5_cnot2_n1076 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1081_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1082_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1252_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1253_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1254_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1083_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1084_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1085_o <= n1083_o & n1084_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1086_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1087_o <= n1085_o & n1086_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1088 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1087_o,
    o => gen1_n6_ccnot1_o);
  n1091_o <= gen1_n6_ccnot1_n1088 (2);
  n1092_o <= gen1_n6_ccnot1_n1088 (1);
  n1093_o <= gen1_n6_ccnot1_n1088 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1094_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1095_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1096_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1097_o <= n1095_o & n1096_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1098 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1097_o,
    o => gen1_n6_cnot1_o);
  n1101_o <= gen1_n6_cnot1_n1098 (1);
  n1102_o <= gen1_n6_cnot1_n1098 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1103_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1104_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1105_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1106_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1107_o <= n1105_o & n1106_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1108_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1109_o <= n1107_o & n1108_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1110 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1109_o,
    o => gen1_n6_ccnot2_o);
  n1113_o <= gen1_n6_ccnot2_n1110 (2);
  n1114_o <= gen1_n6_ccnot2_n1110 (1);
  n1115_o <= gen1_n6_ccnot2_n1110 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1116_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1117_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1118_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1119_o <= n1117_o & n1118_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1120 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1119_o,
    o => gen1_n6_cnot2_o);
  n1123_o <= gen1_n6_cnot2_n1120 (1);
  n1124_o <= gen1_n6_cnot2_n1120 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1125_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1126_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1255_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1256_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1257_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1127_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1128_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1129_o <= n1127_o & n1128_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1130_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1131_o <= n1129_o & n1130_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1132 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1131_o,
    o => gen1_n7_ccnot1_o);
  n1135_o <= gen1_n7_ccnot1_n1132 (2);
  n1136_o <= gen1_n7_ccnot1_n1132 (1);
  n1137_o <= gen1_n7_ccnot1_n1132 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1138_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1139_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1140_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1141_o <= n1139_o & n1140_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1142 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1141_o,
    o => gen1_n7_cnot1_o);
  n1145_o <= gen1_n7_cnot1_n1142 (1);
  n1146_o <= gen1_n7_cnot1_n1142 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1147_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1148_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1149_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1150_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1151_o <= n1149_o & n1150_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1152_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1153_o <= n1151_o & n1152_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1154 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1153_o,
    o => gen1_n7_ccnot2_o);
  n1157_o <= gen1_n7_ccnot2_n1154 (2);
  n1158_o <= gen1_n7_ccnot2_n1154 (1);
  n1159_o <= gen1_n7_ccnot2_n1154 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1160_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1161_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1162_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1163_o <= n1161_o & n1162_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1164 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1163_o,
    o => gen1_n7_cnot2_o);
  n1167_o <= gen1_n7_cnot2_n1164 (1);
  n1168_o <= gen1_n7_cnot2_n1164 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1169_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1170_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1258_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1259_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1260_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1171_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1172_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1173_o <= n1171_o & n1172_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1174_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1175_o <= n1173_o & n1174_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1176 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1175_o,
    o => gen1_n8_ccnot1_o);
  n1179_o <= gen1_n8_ccnot1_n1176 (2);
  n1180_o <= gen1_n8_ccnot1_n1176 (1);
  n1181_o <= gen1_n8_ccnot1_n1176 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1182_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1183_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1184_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1185_o <= n1183_o & n1184_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1186 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1185_o,
    o => gen1_n8_cnot1_o);
  n1189_o <= gen1_n8_cnot1_n1186 (1);
  n1190_o <= gen1_n8_cnot1_n1186 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1191_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1192_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1193_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1194_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1195_o <= n1193_o & n1194_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1196_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1197_o <= n1195_o & n1196_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1198 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1197_o,
    o => gen1_n8_ccnot2_o);
  n1201_o <= gen1_n8_ccnot2_n1198 (2);
  n1202_o <= gen1_n8_ccnot2_n1198 (1);
  n1203_o <= gen1_n8_ccnot2_n1198 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1204_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1205_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1206_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1207_o <= n1205_o & n1206_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1208 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1207_o,
    o => gen1_n8_cnot2_o);
  n1211_o <= gen1_n8_cnot2_n1208 (1);
  n1212_o <= gen1_n8_cnot2_n1208 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1213_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1214_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1215_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1216_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1217_o <= n1215_o & n1216_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1218 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1217_o,
    o => cnoteb_o);
  n1221_o <= cnoteb_n1218 (1);
  n1222_o <= cnoteb_n1218 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1223_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1224_o <= n1223_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1225 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1224_o,
    o => cnotea_o);
  n1228_o <= cnotea_n1225 (1);
  n1229_o <= cnotea_n1225 (0);
  n1230_o <= n1228_o & a_s;
  n1231_o <= n1221_o & b_s;
  n1232_o <= n1229_o & s_s;
  n1233_o <= n1211_o & n1167_o & n1123_o & n1079_o & n1035_o & n991_o & n947_o & n903_o & n860_o;
  n1234_o <= n1213_o & n1169_o & n1125_o & n1081_o & n1037_o & n993_o & n949_o & n905_o & n861_o;
  n1235_o <= n1212_o & n1168_o & n1124_o & n1080_o & n1036_o & n992_o & n948_o & n904_o & n853_o;
  n1236_o <= n1214_o & n1170_o & n1126_o & n1082_o & n1038_o & n994_o & n950_o & n906_o & n862_o;
  n1237_o <= n873_o & n872_o & n871_o & n874_o;
  n1238_o <= n884_o & n882_o & n881_o & n883_o;
  n1239_o <= n895_o & n894_o & n896_o & n893_o;
  n1240_o <= n917_o & n916_o & n915_o & n918_o;
  n1241_o <= n928_o & n926_o & n925_o & n927_o;
  n1242_o <= n939_o & n938_o & n940_o & n937_o;
  n1243_o <= n961_o & n960_o & n959_o & n962_o;
  n1244_o <= n972_o & n970_o & n969_o & n971_o;
  n1245_o <= n983_o & n982_o & n984_o & n981_o;
  n1246_o <= n1005_o & n1004_o & n1003_o & n1006_o;
  n1247_o <= n1016_o & n1014_o & n1013_o & n1015_o;
  n1248_o <= n1027_o & n1026_o & n1028_o & n1025_o;
  n1249_o <= n1049_o & n1048_o & n1047_o & n1050_o;
  n1250_o <= n1060_o & n1058_o & n1057_o & n1059_o;
  n1251_o <= n1071_o & n1070_o & n1072_o & n1069_o;
  n1252_o <= n1093_o & n1092_o & n1091_o & n1094_o;
  n1253_o <= n1104_o & n1102_o & n1101_o & n1103_o;
  n1254_o <= n1115_o & n1114_o & n1116_o & n1113_o;
  n1255_o <= n1137_o & n1136_o & n1135_o & n1138_o;
  n1256_o <= n1148_o & n1146_o & n1145_o & n1147_o;
  n1257_o <= n1159_o & n1158_o & n1160_o & n1157_o;
  n1258_o <= n1181_o & n1180_o & n1179_o & n1182_o;
  n1259_o <= n1192_o & n1190_o & n1189_o & n1191_o;
  n1260_o <= n1203_o & n1202_o & n1204_o & n1201_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_6 is
  port (
    w : in std_logic_vector (16 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_6;

architecture rtl of cordich_stage_8_6 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n731_o : std_logic_vector (9 downto 0);
  signal add1_n732 : std_logic_vector (9 downto 0);
  signal add1_n733 : std_logic_vector (9 downto 0);
  signal add1_n734 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n741_o : std_logic;
  signal addsub_n742 : std_logic;
  signal addsub_n743 : std_logic_vector (9 downto 0);
  signal addsub_n744 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n751_o : std_logic;
  signal cnotr1_n752 : std_logic;
  signal cnotr1_n753 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n758_o : std_logic;
  signal cnotr2_n759 : std_logic;
  signal cnotr2_n760 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n765_o : std_logic;
  signal n766_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n767 : std_logic;
  signal gen0_cnotr3_n768 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n773_o : std_logic_vector (2 downto 0);
  signal n774_o : std_logic;
  signal n775_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n776 : std_logic;
  signal gen0_cnotr4_n777 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n782_o : std_logic_vector (2 downto 0);
  signal n783_o : std_logic_vector (5 downto 0);
  signal n784_o : std_logic_vector (8 downto 0);
  signal n785_o : std_logic;
  signal gen0_cnotr5_n786 : std_logic;
  signal gen0_cnotr5_n787 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n792_o : std_logic_vector (2 downto 0);
  signal n793_o : std_logic_vector (5 downto 0);
  signal n794_o : std_logic;
  signal n795_o : std_logic_vector (7 downto 0);
  signal n796_o : std_logic_vector (8 downto 0);
  signal add2_n797 : std_logic_vector (8 downto 0);
  signal add2_n798 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n803_o : std_logic;
  signal n804_o : std_logic;
  signal n805_o : std_logic;
  signal n806_o : std_logic;
  signal n807_o : std_logic;
  signal cnotr6_n808 : std_logic;
  signal cnotr6_n809 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (7 downto 0);
  signal cnotr7_n816 : std_logic;
  signal cnotr7_n817 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n822_o : std_logic;
  signal alut1_n823 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n826 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n829_o : std_logic_vector (16 downto 0);
  signal n830_o : std_logic_vector (8 downto 0);
  signal n831_o : std_logic_vector (9 downto 0);
  signal n832_o : std_logic_vector (9 downto 0);
  signal n833_o : std_logic_vector (9 downto 0);
  signal n834_o : std_logic_vector (5 downto 0);
begin
  g <= n829_o;
  a_out <= add2_n798;
  c_out <= n830_o;
  x_out <= add1_n734;
  y_out <= addsub_n744;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n732; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n831_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n832_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n753; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n733; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n760; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n833_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n834_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n823; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n809; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n797; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n826; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n777; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n796_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n731_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n732 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n733 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n734 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n731_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n741_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n742 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n743 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n744 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n741_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n751_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n752 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n753 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n751_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n758_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n759 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n760 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n758_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n765_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n766_o <= w (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n767 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n768 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n765_o,
    i => n766_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n773_o <= y (8 downto 6);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n774_o <= y_4 (3);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n775_o <= y_4 (9 downto 4);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n776 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n777 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n774_o,
    i => n775_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n782_o <= y_4 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n783_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n784_o <= n782_o & n783_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n785_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n786 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n787 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n785_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n792_o <= x_1 (8 downto 6);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n793_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n794_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n795_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n796_o <= n794_o & n795_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n797 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n798 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n803_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n804_o <= not n803_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n805_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n806_o <= not n805_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n807_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n808 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n809 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n807_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n814_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n815_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n816 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n817 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n814_o,
    i => n815_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n822_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n823 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n826 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_6 port map (
    i => c_3,
    o => alut2_o);
  n829_o <= n793_o & addsub_n743 & cnotr7_n816;
  n830_o <= cnotr7_n817 & n822_o;
  n831_o <= gen0_cnotr5_n787 & gen0_cnotr5_n786 & n792_o;
  n832_o <= gen0_cnotr3_n768 & gen0_cnotr3_n767 & n773_o;
  n833_o <= gen0_cnotr4_n776 & n784_o;
  n834_o <= n806_o & addsub_n742 & cnotr6_n808 & cnotr2_n759 & cnotr1_n752 & n804_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_5 is
  port (
    w : in std_logic_vector (15 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (15 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_5;

architecture rtl of cordich_stage_8_5 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n621_o : std_logic_vector (9 downto 0);
  signal add1_n622 : std_logic_vector (9 downto 0);
  signal add1_n623 : std_logic_vector (9 downto 0);
  signal add1_n624 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n631_o : std_logic;
  signal addsub_n632 : std_logic;
  signal addsub_n633 : std_logic_vector (9 downto 0);
  signal addsub_n634 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n641_o : std_logic;
  signal cnotr1_n642 : std_logic;
  signal cnotr1_n643 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n648_o : std_logic;
  signal cnotr2_n649 : std_logic;
  signal cnotr2_n650 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n655_o : std_logic;
  signal n656_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n657 : std_logic;
  signal gen0_cnotr3_n658 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n663_o : std_logic_vector (3 downto 0);
  signal n664_o : std_logic;
  signal n665_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n666 : std_logic;
  signal gen0_cnotr4_n667 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n672_o : std_logic_vector (3 downto 0);
  signal n673_o : std_logic_vector (4 downto 0);
  signal n674_o : std_logic_vector (8 downto 0);
  signal n675_o : std_logic;
  signal gen0_cnotr5_n676 : std_logic;
  signal gen0_cnotr5_n677 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n682_o : std_logic_vector (3 downto 0);
  signal n683_o : std_logic_vector (4 downto 0);
  signal n684_o : std_logic;
  signal n685_o : std_logic_vector (7 downto 0);
  signal n686_o : std_logic_vector (8 downto 0);
  signal add2_n687 : std_logic_vector (8 downto 0);
  signal add2_n688 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n693_o : std_logic;
  signal n694_o : std_logic;
  signal n695_o : std_logic;
  signal n696_o : std_logic;
  signal n697_o : std_logic;
  signal cnotr6_n698 : std_logic;
  signal cnotr6_n699 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n704_o : std_logic;
  signal n705_o : std_logic_vector (7 downto 0);
  signal cnotr7_n706 : std_logic;
  signal cnotr7_n707 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n712_o : std_logic;
  signal alut1_n713 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n716 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n719_o : std_logic_vector (15 downto 0);
  signal n720_o : std_logic_vector (8 downto 0);
  signal n721_o : std_logic_vector (9 downto 0);
  signal n722_o : std_logic_vector (9 downto 0);
  signal n723_o : std_logic_vector (9 downto 0);
  signal n724_o : std_logic_vector (5 downto 0);
begin
  g <= n719_o;
  a_out <= add2_n688;
  c_out <= n720_o;
  x_out <= add1_n624;
  y_out <= addsub_n634;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n622; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n721_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n722_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n643; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n623; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n650; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n723_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n724_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n713; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n699; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n687; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n716; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n667; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n686_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n621_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n622 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n623 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n624 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n621_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n631_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n632 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n633 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n634 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n631_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n641_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n642 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n643 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n641_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n648_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n649 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n650 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n648_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n655_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n656_o <= w (15 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n657 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n658 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n655_o,
    i => n656_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n663_o <= y (8 downto 5);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n664_o <= y_4 (4);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n665_o <= y_4 (9 downto 5);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n666 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n667 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n664_o,
    i => n665_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n672_o <= y_4 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n673_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n674_o <= n672_o & n673_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n675_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n676 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n677 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n675_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n682_o <= x_1 (8 downto 5);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n683_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n684_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n685_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n686_o <= n684_o & n685_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n687 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n688 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n693_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n694_o <= not n693_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n695_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n696_o <= not n695_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n697_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n698 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n699 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n697_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n704_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n705_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n706 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n707 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n704_o,
    i => n705_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n712_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n713 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n716 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_5 port map (
    i => c_3,
    o => alut2_o);
  n719_o <= n683_o & addsub_n633 & cnotr7_n706;
  n720_o <= cnotr7_n707 & n712_o;
  n721_o <= gen0_cnotr5_n677 & gen0_cnotr5_n676 & n682_o;
  n722_o <= gen0_cnotr3_n658 & gen0_cnotr3_n657 & n663_o;
  n723_o <= gen0_cnotr4_n666 & n674_o;
  n724_o <= n696_o & addsub_n632 & cnotr6_n698 & cnotr2_n649 & cnotr1_n642 & n694_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_4 is
  port (
    w : in std_logic_vector (14 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_4;

architecture rtl of cordich_stage_8_4 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n511_o : std_logic_vector (9 downto 0);
  signal add1_n512 : std_logic_vector (9 downto 0);
  signal add1_n513 : std_logic_vector (9 downto 0);
  signal add1_n514 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n521_o : std_logic;
  signal addsub_n522 : std_logic;
  signal addsub_n523 : std_logic_vector (9 downto 0);
  signal addsub_n524 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n531_o : std_logic;
  signal cnotr1_n532 : std_logic;
  signal cnotr1_n533 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n538_o : std_logic;
  signal cnotr2_n539 : std_logic;
  signal cnotr2_n540 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n545_o : std_logic;
  signal n546_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n547 : std_logic;
  signal gen0_cnotr3_n548 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n553_o : std_logic_vector (4 downto 0);
  signal n554_o : std_logic;
  signal n555_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n556 : std_logic;
  signal gen0_cnotr4_n557 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n562_o : std_logic_vector (4 downto 0);
  signal n563_o : std_logic_vector (3 downto 0);
  signal n564_o : std_logic_vector (8 downto 0);
  signal n565_o : std_logic;
  signal gen0_cnotr5_n566 : std_logic;
  signal gen0_cnotr5_n567 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n572_o : std_logic_vector (4 downto 0);
  signal n573_o : std_logic_vector (3 downto 0);
  signal n574_o : std_logic;
  signal n575_o : std_logic_vector (7 downto 0);
  signal n576_o : std_logic_vector (8 downto 0);
  signal add2_n577 : std_logic_vector (8 downto 0);
  signal add2_n578 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n583_o : std_logic;
  signal n584_o : std_logic;
  signal n585_o : std_logic;
  signal n586_o : std_logic;
  signal n587_o : std_logic;
  signal cnotr6_n588 : std_logic;
  signal cnotr6_n589 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n594_o : std_logic;
  signal n595_o : std_logic_vector (7 downto 0);
  signal cnotr7_n596 : std_logic;
  signal cnotr7_n597 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n602_o : std_logic;
  signal alut1_n603 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n606 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n609_o : std_logic_vector (14 downto 0);
  signal n610_o : std_logic_vector (8 downto 0);
  signal n611_o : std_logic_vector (9 downto 0);
  signal n612_o : std_logic_vector (9 downto 0);
  signal n613_o : std_logic_vector (9 downto 0);
  signal n614_o : std_logic_vector (5 downto 0);
begin
  g <= n609_o;
  a_out <= add2_n578;
  c_out <= n610_o;
  x_out <= add1_n514;
  y_out <= addsub_n524;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n512; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n611_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n612_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n533; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n513; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n540; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n613_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n614_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n603; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n589; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n577; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n606; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n557; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n576_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n511_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n512 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n513 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n514 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n511_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n521_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n522 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n523 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n524 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n521_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n531_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n532 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n533 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n531_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n538_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n539 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n540 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n538_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n545_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n546_o <= w (14 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n547 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n548 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n545_o,
    i => n546_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n553_o <= y (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n554_o <= y_4 (5);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n555_o <= y_4 (9 downto 6);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n556 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n557 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n554_o,
    i => n555_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n562_o <= y_4 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n563_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n564_o <= n562_o & n563_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n565_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n566 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n567 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n565_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n572_o <= x_1 (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n573_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n574_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n575_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n576_o <= n574_o & n575_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n577 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n578 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n583_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n584_o <= not n583_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n585_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n586_o <= not n585_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n587_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n588 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n589 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n587_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n594_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n595_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n596 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n597 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n594_o,
    i => n595_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n602_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n603 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n606 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_4 port map (
    i => c_3,
    o => alut2_o);
  n609_o <= n573_o & addsub_n523 & cnotr7_n596;
  n610_o <= cnotr7_n597 & n602_o;
  n611_o <= gen0_cnotr5_n567 & gen0_cnotr5_n566 & n572_o;
  n612_o <= gen0_cnotr3_n548 & gen0_cnotr3_n547 & n553_o;
  n613_o <= gen0_cnotr4_n556 & n564_o;
  n614_o <= n586_o & addsub_n522 & cnotr6_n588 & cnotr2_n539 & cnotr1_n532 & n584_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_3 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_3;

architecture rtl of cordich_stage_8_3 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n401_o : std_logic_vector (9 downto 0);
  signal add1_n402 : std_logic_vector (9 downto 0);
  signal add1_n403 : std_logic_vector (9 downto 0);
  signal add1_n404 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n411_o : std_logic;
  signal addsub_n412 : std_logic;
  signal addsub_n413 : std_logic_vector (9 downto 0);
  signal addsub_n414 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n421_o : std_logic;
  signal cnotr1_n422 : std_logic;
  signal cnotr1_n423 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n428_o : std_logic;
  signal cnotr2_n429 : std_logic;
  signal cnotr2_n430 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n435_o : std_logic;
  signal n436_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n437 : std_logic;
  signal gen0_cnotr3_n438 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n443_o : std_logic_vector (5 downto 0);
  signal n444_o : std_logic;
  signal n445_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n446 : std_logic;
  signal gen0_cnotr4_n447 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n452_o : std_logic_vector (5 downto 0);
  signal n453_o : std_logic_vector (2 downto 0);
  signal n454_o : std_logic_vector (8 downto 0);
  signal n455_o : std_logic;
  signal gen0_cnotr5_n456 : std_logic;
  signal gen0_cnotr5_n457 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n462_o : std_logic_vector (5 downto 0);
  signal n463_o : std_logic_vector (2 downto 0);
  signal n464_o : std_logic;
  signal n465_o : std_logic_vector (7 downto 0);
  signal n466_o : std_logic_vector (8 downto 0);
  signal add2_n467 : std_logic_vector (8 downto 0);
  signal add2_n468 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n473_o : std_logic;
  signal n474_o : std_logic;
  signal n475_o : std_logic;
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal cnotr6_n478 : std_logic;
  signal cnotr6_n479 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n484_o : std_logic;
  signal n485_o : std_logic_vector (7 downto 0);
  signal cnotr7_n486 : std_logic;
  signal cnotr7_n487 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n492_o : std_logic;
  signal alut1_n493 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n496 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n499_o : std_logic_vector (13 downto 0);
  signal n500_o : std_logic_vector (8 downto 0);
  signal n501_o : std_logic_vector (9 downto 0);
  signal n502_o : std_logic_vector (9 downto 0);
  signal n503_o : std_logic_vector (9 downto 0);
  signal n504_o : std_logic_vector (5 downto 0);
begin
  g <= n499_o;
  a_out <= add2_n468;
  c_out <= n500_o;
  x_out <= add1_n404;
  y_out <= addsub_n414;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n402; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n501_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n502_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n423; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n403; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n430; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n503_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n504_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n493; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n479; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n467; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n496; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n447; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n466_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n401_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n402 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n403 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n404 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n401_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n411_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n412 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n413 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n414 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n411_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n421_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n422 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n423 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n421_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n428_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n429 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n430 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n428_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n435_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n436_o <= w (13 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n437 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n438 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n435_o,
    i => n436_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n443_o <= y (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n444_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n445_o <= y_4 (9 downto 7);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n446 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n447 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n444_o,
    i => n445_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n452_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n453_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n454_o <= n452_o & n453_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n455_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n456 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n457 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n455_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n462_o <= x_1 (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n463_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n464_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n465_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n466_o <= n464_o & n465_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n467 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n468 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n473_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n474_o <= not n473_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n475_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n476_o <= not n475_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n477_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n478 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n479 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n477_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n484_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n485_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n486 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n487 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n484_o,
    i => n485_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n492_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n493 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n496 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_3 port map (
    i => c_3,
    o => alut2_o);
  n499_o <= n463_o & addsub_n413 & cnotr7_n486;
  n500_o <= cnotr7_n487 & n492_o;
  n501_o <= gen0_cnotr5_n457 & gen0_cnotr5_n456 & n462_o;
  n502_o <= gen0_cnotr3_n438 & gen0_cnotr3_n437 & n443_o;
  n503_o <= gen0_cnotr4_n446 & n454_o;
  n504_o <= n476_o & addsub_n412 & cnotr6_n478 & cnotr2_n429 & cnotr1_n422 & n474_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_2 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_2;

architecture rtl of cordich_stage_8_2 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n291_o : std_logic_vector (9 downto 0);
  signal add1_n292 : std_logic_vector (9 downto 0);
  signal add1_n293 : std_logic_vector (9 downto 0);
  signal add1_n294 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n301_o : std_logic;
  signal addsub_n302 : std_logic;
  signal addsub_n303 : std_logic_vector (9 downto 0);
  signal addsub_n304 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n311_o : std_logic;
  signal cnotr1_n312 : std_logic;
  signal cnotr1_n313 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n318_o : std_logic;
  signal cnotr2_n319 : std_logic;
  signal cnotr2_n320 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n325_o : std_logic;
  signal n326_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n327 : std_logic;
  signal gen0_cnotr3_n328 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n333_o : std_logic_vector (6 downto 0);
  signal n334_o : std_logic;
  signal n335_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n336 : std_logic;
  signal gen0_cnotr4_n337 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n342_o : std_logic_vector (6 downto 0);
  signal n343_o : std_logic_vector (1 downto 0);
  signal n344_o : std_logic_vector (8 downto 0);
  signal n345_o : std_logic;
  signal gen0_cnotr5_n346 : std_logic;
  signal gen0_cnotr5_n347 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n352_o : std_logic_vector (6 downto 0);
  signal n353_o : std_logic_vector (1 downto 0);
  signal n354_o : std_logic;
  signal n355_o : std_logic_vector (7 downto 0);
  signal n356_o : std_logic_vector (8 downto 0);
  signal add2_n357 : std_logic_vector (8 downto 0);
  signal add2_n358 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n363_o : std_logic;
  signal n364_o : std_logic;
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal cnotr6_n368 : std_logic;
  signal cnotr6_n369 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n374_o : std_logic;
  signal n375_o : std_logic_vector (7 downto 0);
  signal cnotr7_n376 : std_logic;
  signal cnotr7_n377 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n382_o : std_logic;
  signal alut1_n383 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n386 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n389_o : std_logic_vector (12 downto 0);
  signal n390_o : std_logic_vector (8 downto 0);
  signal n391_o : std_logic_vector (9 downto 0);
  signal n392_o : std_logic_vector (9 downto 0);
  signal n393_o : std_logic_vector (9 downto 0);
  signal n394_o : std_logic_vector (5 downto 0);
begin
  g <= n389_o;
  a_out <= add2_n358;
  c_out <= n390_o;
  x_out <= add1_n294;
  y_out <= addsub_n304;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n292; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n391_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n392_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n313; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n293; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n320; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n393_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n394_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n383; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n369; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n357; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n386; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n337; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n356_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n291_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n292 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n293 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n294 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n291_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n301_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n302 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n303 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n304 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n301_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n311_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n312 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n313 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n311_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n318_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n319 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n320 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n318_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n325_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n326_o <= w (12 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n327 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n328 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n325_o,
    i => n326_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n333_o <= y (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n334_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n335_o <= y_4 (9 downto 8);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n336 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n337 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n334_o,
    i => n335_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n342_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n343_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n344_o <= n342_o & n343_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n345_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n346 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n347 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n345_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n352_o <= x_1 (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n353_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n354_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n355_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n356_o <= n354_o & n355_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n357 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n358 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n363_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n364_o <= not n363_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n365_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n366_o <= not n365_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n367_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n368 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n369 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n367_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n374_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n375_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n376 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n377 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n374_o,
    i => n375_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n382_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n383 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n386 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_2 port map (
    i => c_3,
    o => alut2_o);
  n389_o <= n353_o & addsub_n303 & cnotr7_n376;
  n390_o <= cnotr7_n377 & n382_o;
  n391_o <= gen0_cnotr5_n347 & gen0_cnotr5_n346 & n352_o;
  n392_o <= gen0_cnotr3_n328 & gen0_cnotr3_n327 & n333_o;
  n393_o <= gen0_cnotr4_n336 & n344_o;
  n394_o <= n366_o & addsub_n302 & cnotr6_n368 & cnotr2_n319 & cnotr1_n312 & n364_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_1 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_1;

architecture rtl of cordich_stage_8_1 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n181_o : std_logic_vector (9 downto 0);
  signal add1_n182 : std_logic_vector (9 downto 0);
  signal add1_n183 : std_logic_vector (9 downto 0);
  signal add1_n184 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n191_o : std_logic;
  signal addsub_n192 : std_logic;
  signal addsub_n193 : std_logic_vector (9 downto 0);
  signal addsub_n194 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n201_o : std_logic;
  signal cnotr1_n202 : std_logic;
  signal cnotr1_n203 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n208_o : std_logic;
  signal cnotr2_n209 : std_logic;
  signal cnotr2_n210 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal gen0_cnotr3_n217 : std_logic;
  signal gen0_cnotr3_n218 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n223_o : std_logic_vector (7 downto 0);
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal gen0_cnotr4_n226 : std_logic;
  signal gen0_cnotr4_n227 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n232_o : std_logic_vector (7 downto 0);
  signal n233_o : std_logic;
  signal n234_o : std_logic_vector (8 downto 0);
  signal n235_o : std_logic;
  signal gen0_cnotr5_n236 : std_logic;
  signal gen0_cnotr5_n237 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n242_o : std_logic_vector (7 downto 0);
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic_vector (7 downto 0);
  signal n246_o : std_logic_vector (8 downto 0);
  signal add2_n247 : std_logic_vector (8 downto 0);
  signal add2_n248 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n253_o : std_logic;
  signal n254_o : std_logic;
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic;
  signal cnotr6_n258 : std_logic;
  signal cnotr6_n259 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n264_o : std_logic;
  signal n265_o : std_logic_vector (7 downto 0);
  signal cnotr7_n266 : std_logic;
  signal cnotr7_n267 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n272_o : std_logic;
  signal alut1_n273 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n276 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n279_o : std_logic_vector (11 downto 0);
  signal n280_o : std_logic_vector (8 downto 0);
  signal n281_o : std_logic_vector (9 downto 0);
  signal n282_o : std_logic_vector (9 downto 0);
  signal n283_o : std_logic_vector (9 downto 0);
  signal n284_o : std_logic_vector (5 downto 0);
begin
  g <= n279_o;
  a_out <= add2_n248;
  c_out <= n280_o;
  x_out <= add1_n184;
  y_out <= addsub_n194;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n182; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n281_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n282_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n203; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n183; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n210; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n283_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n284_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n273; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n259; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n247; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n276; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n227; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n246_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n181_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n182 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n183 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n184 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n181_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n191_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n192 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n193 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n194 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n191_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n201_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n202 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n203 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n201_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n208_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n209 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n210 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n208_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n215_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n216_o <= w (11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n217 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n218 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n215_o,
    i => n216_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n223_o <= y (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n224_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n225_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n226 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n227 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n224_o,
    i => n225_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n232_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n233_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n234_o <= n232_o & n233_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n235_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n236 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n237 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n235_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n242_o <= x_1 (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n243_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n244_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n245_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n246_o <= n244_o & n245_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n247 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n248 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n253_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n254_o <= not n253_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n255_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n256_o <= not n255_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n257_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n258 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n259 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n257_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n264_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n265_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n266 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n267 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n264_o,
    i => n265_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n272_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n273 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n276 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_1 port map (
    i => c_3,
    o => alut2_o);
  n279_o <= n243_o & addsub_n193 & cnotr7_n266;
  n280_o <= cnotr7_n267 & n272_o;
  n281_o <= gen0_cnotr5_n237 & gen0_cnotr5_n236 & n242_o;
  n282_o <= gen0_cnotr3_n218 & gen0_cnotr3_n217 & n223_o;
  n283_o <= gen0_cnotr4_n226 & n234_o;
  n284_o <= n256_o & addsub_n192 & cnotr6_n258 & cnotr2_n209 & cnotr1_n202 & n254_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_9_7 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity inith_lookup_9_7;

architecture rtl of inith_lookup_9_7 is
  signal n162_o : std_logic;
  signal n163_o : std_logic;
  signal n164_o : std_logic;
  signal n165_o : std_logic;
  signal n166_o : std_logic;
  signal n167_o : std_logic;
  signal n168_o : std_logic;
  signal n169_o : std_logic;
  signal n170_o : std_logic;
  signal n171_o : std_logic;
  signal n172_o : std_logic;
  signal n173_o : std_logic;
  signal n174_o : std_logic;
  signal n175_o : std_logic_vector (8 downto 0);
begin
  o <= n175_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n162_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n163_o <= not n162_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n164_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n165_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n166_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n167_o <= not n166_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n168_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n169_o <= not n168_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n170_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n171_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n172_o <= not n171_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n173_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n174_o <= i (0);
  n175_o <= n163_o & n164_o & n165_o & n167_o & n169_o & n170_o & n172_o & n173_o & n174_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (116 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (8 downto 0);
  signal wrap_X: std_logic_vector (9 downto 0);
  signal wrap_Y: std_logic_vector (9 downto 0);
  signal wrap_G: std_logic_vector (116 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (8 downto 0);
  signal wrap_X_OUT: std_logic_vector (9 downto 0);
  signal wrap_Y_OUT: std_logic_vector (9 downto 0);
  signal cs : std_logic_vector (71 downto 0);
  signal as : std_logic_vector (71 downto 0);
  signal xs : std_logic_vector (79 downto 0);
  signal ys : std_logic_vector (79 downto 0);
  signal n5_o : std_logic_vector (8 downto 0);
  signal initx_n6 : std_logic_vector (8 downto 0);
  signal initx_o : std_logic_vector (8 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (8 downto 0);
  signal n11_o : std_logic_vector (8 downto 0);
  signal n12_o : std_logic_vector (8 downto 0);
  signal n13_o : std_logic_vector (9 downto 0);
  signal n14_o : std_logic_vector (9 downto 0);
  signal n15_o : std_logic_vector (11 downto 0);
  signal n16_o : std_logic_vector (8 downto 0);
  signal n17_o : std_logic_vector (8 downto 0);
  signal n18_o : std_logic_vector (9 downto 0);
  signal n19_o : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (9 downto 0);
  signal n35_o : std_logic_vector (12 downto 0);
  signal n36_o : std_logic_vector (8 downto 0);
  signal n37_o : std_logic_vector (8 downto 0);
  signal n38_o : std_logic_vector (9 downto 0);
  signal n39_o : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (9 downto 0);
  signal n55_o : std_logic_vector (13 downto 0);
  signal n56_o : std_logic_vector (8 downto 0);
  signal n57_o : std_logic_vector (8 downto 0);
  signal n58_o : std_logic_vector (9 downto 0);
  signal n59_o : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (9 downto 0);
  signal n75_o : std_logic_vector (14 downto 0);
  signal n76_o : std_logic_vector (8 downto 0);
  signal n77_o : std_logic_vector (8 downto 0);
  signal n78_o : std_logic_vector (9 downto 0);
  signal n79_o : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (9 downto 0);
  signal n95_o : std_logic_vector (14 downto 0);
  signal n96_o : std_logic_vector (8 downto 0);
  signal n97_o : std_logic_vector (8 downto 0);
  signal n98_o : std_logic_vector (9 downto 0);
  signal n99_o : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (9 downto 0);
  signal n115_o : std_logic_vector (15 downto 0);
  signal n116_o : std_logic_vector (8 downto 0);
  signal n117_o : std_logic_vector (8 downto 0);
  signal n118_o : std_logic_vector (9 downto 0);
  signal n119_o : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (15 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (15 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (9 downto 0);
  signal n135_o : std_logic_vector (16 downto 0);
  signal n136_o : std_logic_vector (8 downto 0);
  signal n137_o : std_logic_vector (8 downto 0);
  signal n138_o : std_logic_vector (9 downto 0);
  signal n139_o : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (9 downto 0);
  signal n156_o : std_logic_vector (116 downto 0);
  signal n157_o : std_logic_vector (71 downto 0);
  signal n158_o : std_logic_vector (71 downto 0);
  signal n159_o : std_logic_vector (79 downto 0);
  signal n160_o : std_logic_vector (79 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n156_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n157_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n158_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n159_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n160_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (8 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_9_7 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (9);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (71 downto 63);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (71 downto 63);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (79 downto 70);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (79 downto 70);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (11 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (8 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (8 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (9 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (9 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_8_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (24 downto 12);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (17 downto 9);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (17 downto 9);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (19 downto 10);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (19 downto 10);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_8_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (38 downto 25);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (26 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (26 downto 18);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (29 downto 20);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (29 downto 20);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_8_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (53 downto 39);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (35 downto 27);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (35 downto 27);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (39 downto 30);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (39 downto 30);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_8_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (68 downto 54);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (44 downto 36);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (44 downto 36);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (49 downto 40);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (49 downto 40);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_8_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (84 downto 69);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (53 downto 45);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (53 downto 45);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (59 downto 50);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (59 downto 50);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_8_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (62 downto 54);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (62 downto 54);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (69 downto 60);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (69 downto 60);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_8_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  n156_o <= (14 downto 0 => 'Z') & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n157_o <= gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n158_o <= gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n159_o <= gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n160_o <= gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
