Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Apr  7 12:27:45 2021
| Host         : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/state_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 12 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.199        0.000                      0                  956        0.122        0.000                      0                  956        3.000        0.000                       0                   485  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk                        {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_generator  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_generator   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_generator   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk100MHz_clk_generator        4.104        0.000                      0                  433        0.122        0.000                      0                  433        4.500        0.000                       0                   234  
  clk40MHz_clk_generator         7.699        0.000                      0                  458        0.122        0.000                      0                  458       11.520        0.000                       0                   247  
  clkfbout_clk_generator                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40MHz_clk_generator   clk100MHz_clk_generator        0.199        0.000                      0                   19        2.426        0.000                      0                   19  
clk100MHz_clk_generator  clk40MHz_clk_generator         2.048        0.000                      0                   24        0.126        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk40MHz_clk_generator   clk100MHz_clk_generator        0.271        0.000                      0                   37        2.493        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 2.707ns (46.579%)  route 3.105ns (53.421%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.727    -0.785    my_MouseCtl/clk100MHz
    SLICE_X10Y128        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.267 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.550     1.284    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.124     1.408 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.408    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.941 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.950    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.067 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.067    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.390 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.859     3.248    my_MouseCtl/plusOp6[9]
    SLICE_X16Y125        LUT2 (Prop_lut2_I1_O)        0.306     3.554 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.554    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.011 f  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.687     4.698    my_MouseCtl/gtOp
    SLICE_X15Y125        LUT3 (Prop_lut3_I0_O)        0.329     5.027 r  my_MouseCtl/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000     5.027    my_MouseCtl/x_pos[11]_i_1_n_0
    SLICE_X15Y125        FDRE                                         r  my_MouseCtl/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.598     8.603    my_MouseCtl/clk100MHz
    SLICE_X15Y125        FDRE                                         r  my_MouseCtl/x_pos_reg[11]/C
                         clock pessimism              0.571     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X15Y125        FDRE (Setup_fdre_C_D)        0.032     9.131    my_MouseCtl/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 my_MouseCtl/periodic_check_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.482ns (25.858%)  route 4.249ns (74.142%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X0Y121         FDRE                                         r  my_MouseCtl/periodic_check_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.419    -0.298 f  my_MouseCtl/periodic_check_cnt_reg[25]/Q
                         net (fo=2, routed)           1.105     0.807    my_MouseCtl/periodic_check_cnt_reg_n_0_[25]
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.299     1.106 r  my_MouseCtl/periodic_check_cnt[25]_i_8/O
                         net (fo=1, routed)           0.563     1.669    my_MouseCtl/periodic_check_cnt[25]_i_8_n_0
    SLICE_X0Y120         LUT6 (Prop_lut6_I5_O)        0.124     1.793 r  my_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=36, routed)          1.252     3.045    my_MouseCtl/Inst_Ps2Interface/periodic_check_cnt_reg[15]
    SLICE_X7Y133         LUT6 (Prop_lut6_I0_O)        0.124     3.169 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000     3.169    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_11_n_0
    SLICE_X7Y133         MUXF7 (Prop_muxf7_I1_O)      0.217     3.386 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_i_5/O
                         net (fo=1, routed)           1.329     4.716    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.299     5.015 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.015    my_MouseCtl/Inst_Ps2Interface_n_23
    SLICE_X8Y130         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604     8.609    my_MouseCtl/clk100MHz
    SLICE_X8Y130         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.571     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X8Y130         FDCE (Setup_fdce_C_D)        0.081     9.186    my_MouseCtl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 2.707ns (47.487%)  route 2.994ns (52.513%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.727    -0.785    my_MouseCtl/clk100MHz
    SLICE_X10Y128        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.267 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.550     1.284    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.124     1.408 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.408    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.941 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.950    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.067 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.067    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.390 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.859     3.248    my_MouseCtl/plusOp6[9]
    SLICE_X16Y125        LUT2 (Prop_lut2_I1_O)        0.306     3.554 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.554    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.011 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.576     4.587    my_MouseCtl/gtOp
    SLICE_X15Y124        LUT5 (Prop_lut5_I3_O)        0.329     4.916 r  my_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     4.916    my_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  my_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.598     8.603    my_MouseCtl/clk100MHz
    SLICE_X15Y124        FDRE                                         r  my_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.571     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X15Y124        FDRE (Setup_fdre_C_D)        0.031     9.130    my_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 2.707ns (47.495%)  route 2.993ns (52.505%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.727    -0.785    my_MouseCtl/clk100MHz
    SLICE_X10Y128        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.267 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.550     1.284    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.124     1.408 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.408    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.941 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.950    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.067 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.067    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.390 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.859     3.248    my_MouseCtl/plusOp6[9]
    SLICE_X16Y125        LUT2 (Prop_lut2_I1_O)        0.306     3.554 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.554    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.011 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.575     4.586    my_MouseCtl/gtOp
    SLICE_X15Y124        LUT5 (Prop_lut5_I3_O)        0.329     4.915 r  my_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     4.915    my_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  my_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.598     8.603    my_MouseCtl/clk100MHz
    SLICE_X15Y124        FDRE                                         r  my_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.571     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X15Y124        FDRE (Setup_fdre_C_D)        0.032     9.131    my_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 2.707ns (47.652%)  route 2.974ns (52.348%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.727    -0.785    my_MouseCtl/clk100MHz
    SLICE_X10Y128        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.267 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.550     1.284    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.124     1.408 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.408    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.941 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.950    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.067 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.067    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.390 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.859     3.248    my_MouseCtl/plusOp6[9]
    SLICE_X16Y125        LUT2 (Prop_lut2_I1_O)        0.306     3.554 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.554    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.011 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.556     4.567    my_MouseCtl/gtOp
    SLICE_X15Y124        LUT5 (Prop_lut5_I3_O)        0.329     4.896 r  my_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.896    my_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.598     8.603    my_MouseCtl/clk100MHz
    SLICE_X15Y124        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.571     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X15Y124        FDRE (Setup_fdre_C_D)        0.029     9.128    my_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 2.707ns (47.678%)  route 2.971ns (52.322%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.727    -0.785    my_MouseCtl/clk100MHz
    SLICE_X10Y128        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.267 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.550     1.284    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.124     1.408 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.408    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.941 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.950    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.067 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.067    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.390 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.859     3.248    my_MouseCtl/plusOp6[9]
    SLICE_X16Y125        LUT2 (Prop_lut2_I1_O)        0.306     3.554 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.554    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.011 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.553     4.564    my_MouseCtl/gtOp
    SLICE_X15Y124        LUT5 (Prop_lut5_I3_O)        0.329     4.893 r  my_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.893    my_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  my_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.598     8.603    my_MouseCtl/clk100MHz
    SLICE_X15Y124        FDRE                                         r  my_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.571     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X15Y124        FDRE (Setup_fdre_C_D)        0.031     9.130    my_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 2.707ns (48.000%)  route 2.933ns (52.000%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.727    -0.785    my_MouseCtl/clk100MHz
    SLICE_X10Y128        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.267 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.550     1.284    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.124     1.408 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.408    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.941 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.950    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.067 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.067    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.390 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.859     3.248    my_MouseCtl/plusOp6[9]
    SLICE_X16Y125        LUT2 (Prop_lut2_I1_O)        0.306     3.554 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.554    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.011 f  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.515     4.526    my_MouseCtl/gtOp
    SLICE_X15Y125        LUT5 (Prop_lut5_I4_O)        0.329     4.855 r  my_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     4.855    my_MouseCtl/x_pos[8]_i_1_n_0
    SLICE_X15Y125        FDRE                                         r  my_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.598     8.603    my_MouseCtl/clk100MHz
    SLICE_X15Y125        FDRE                                         r  my_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.571     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X15Y125        FDRE (Setup_fdre_C_D)        0.031     9.130    my_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 2.707ns (47.619%)  route 2.978ns (52.381%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.727    -0.785    my_MouseCtl/clk100MHz
    SLICE_X10Y128        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.267 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.550     1.284    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.124     1.408 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.408    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.941 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.950    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.067 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.067    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.390 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.859     3.248    my_MouseCtl/plusOp6[9]
    SLICE_X16Y125        LUT2 (Prop_lut2_I1_O)        0.306     3.554 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.554    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.011 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.560     4.571    my_MouseCtl/gtOp
    SLICE_X12Y125        LUT5 (Prop_lut5_I3_O)        0.329     4.900 r  my_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     4.900    my_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  my_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.598     8.603    my_MouseCtl/clk100MHz
    SLICE_X12Y125        FDRE                                         r  my_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.571     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)        0.077     9.176    my_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 2.707ns (47.644%)  route 2.975ns (52.356%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.727    -0.785    my_MouseCtl/clk100MHz
    SLICE_X10Y128        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.267 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.550     1.284    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.124     1.408 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.408    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.941 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.950    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.067 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.067    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.390 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.859     3.248    my_MouseCtl/plusOp6[9]
    SLICE_X16Y125        LUT2 (Prop_lut2_I1_O)        0.306     3.554 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.554    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.011 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.557     4.568    my_MouseCtl/gtOp
    SLICE_X12Y125        LUT5 (Prop_lut5_I3_O)        0.329     4.897 r  my_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.897    my_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  my_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.598     8.603    my_MouseCtl/clk100MHz
    SLICE_X12Y125        FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.571     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)        0.081     9.180    my_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.707ns (47.940%)  route 2.940ns (52.060%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.727    -0.785    my_MouseCtl/clk100MHz
    SLICE_X10Y128        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.267 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.550     1.284    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.124     1.408 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.408    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.941 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.950    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.067 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.067    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.390 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.859     3.248    my_MouseCtl/plusOp6[9]
    SLICE_X16Y125        LUT2 (Prop_lut2_I1_O)        0.306     3.554 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.554    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.011 f  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.522     4.533    my_MouseCtl/gtOp
    SLICE_X12Y125        LUT5 (Prop_lut5_I4_O)        0.329     4.862 r  my_MouseCtl/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000     4.862    my_MouseCtl/x_pos[9]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  my_MouseCtl/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.598     8.603    my_MouseCtl/clk100MHz
    SLICE_X12Y125        FDRE                                         r  my_MouseCtl/x_pos_reg[9]/C
                         clock pessimism              0.571     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)        0.079     9.178    my_MouseCtl/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -4.862    
  -------------------------------------------------------------------
                         slack                                  4.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  my_clk_generator/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clk_generator/seq_reg1[0]
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.075    -0.960    my_clk_generator/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.641    -0.540    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y133        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.301    my_MouseCtl/Inst_Ps2Interface/frame_reg_n_0_[10]
    SLICE_X10Y133        LUT3 (Prop_lut3_I2_O)        0.048    -0.253 r  my_MouseCtl/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.253    my_MouseCtl/Inst_Ps2Interface/p_1_in[9]
    SLICE_X10Y133        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.914    -0.775    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y133        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X10Y133        FDRE (Hold_fdre_C_D)         0.131    -0.396    my_MouseCtl/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.206%)  route 0.114ns (44.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.639    -0.542    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y131        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.114    -0.286    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X10Y131        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.912    -0.777    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y131        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X10Y131        FDRE (Hold_fdre_C_D)         0.085    -0.444    my_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y127         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.127    -0.248    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X5Y127         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.935    -0.754    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y127         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism              0.270    -0.484    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.070    -0.414    my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.642    -0.539    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X15Y113        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/Q
                         net (fo=7, routed)           0.125    -0.272    my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg__0[2]
    SLICE_X14Y113        LUT5 (Prop_lut5_I0_O)        0.048    -0.224 r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    my_MouseCtl/Inst_Ps2Interface/plusOp__1[4]
    SLICE_X14Y113        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.915    -0.774    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X14Y113        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X14Y113        FDRE (Hold_fdre_C_D)         0.131    -0.395    my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.642    -0.539    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X15Y113        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/Q
                         net (fo=7, routed)           0.125    -0.272    my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg__0[2]
    SLICE_X14Y113        LUT4 (Prop_lut4_I2_O)        0.045    -0.227 r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    my_MouseCtl/Inst_Ps2Interface/plusOp__1[3]
    SLICE_X14Y113        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.915    -0.774    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X14Y113        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[3]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X14Y113        FDRE (Hold_fdre_C_D)         0.121    -0.405    my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.428%)  route 0.103ns (35.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.640    -0.541    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y132        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.103    -0.297    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X16Y132        LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    my_MouseCtl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X16Y132        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.911    -0.778    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X16Y132        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.250    -0.528    
    SLICE_X16Y132        FDRE (Hold_fdre_C_D)         0.091    -0.437    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_MouseCtl/x_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/xpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.633    -0.548    my_MouseCtl/clk100MHz
    SLICE_X12Y125        FDRE                                         r  my_MouseCtl/x_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  my_MouseCtl/x_pos_reg[10]/Q
                         net (fo=4, routed)           0.094    -0.290    my_MouseCtl/x_pos[10]
    SLICE_X13Y125        FDRE                                         r  my_MouseCtl/xpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.904    -0.785    my_MouseCtl/clk100MHz
    SLICE_X13Y125        FDRE                                         r  my_MouseCtl/xpos_reg[10]/C
                         clock pessimism              0.250    -0.535    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.057    -0.478    my_MouseCtl/xpos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  my_clk_generator/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    my_clk_generator/seq_reg1[6]
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)        -0.006    -1.041    my_clk_generator/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.234ns (77.475%)  route 0.068ns (22.525%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.642    -0.539    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y134        FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/Q
                         net (fo=17, routed)          0.068    -0.330    my_MouseCtl/Inst_Ps2Interface/state[4]
    SLICE_X11Y134        MUXF7 (Prop_muxf7_S_O)       0.093    -0.237 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X11Y134        FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.915    -0.774    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y134        FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X11Y134        FDCE (Hold_fdce_C_D)         0.105    -0.434    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_clk_generator/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      my_clk_generator/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y128    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y128    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y128    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y129    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y129    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y131    my_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y130    my_MouseCtl/left_down_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y128    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y128    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y128    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y129    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y129    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y130    my_MouseCtl/left_down_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y127     my_MouseCtl/left_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y128    my_MouseCtl/x_sign_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y123    my_MouseCtl/xpos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y120    my_MouseCtl/xpos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y128    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y128    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y128    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y127     my_MouseCtl/left_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X10Y132    my_MouseCtl/reset_periodic_check_cnt_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X10Y132    my_MouseCtl/reset_timeout_cnt_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y125    my_MouseCtl/x_pos_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y125    my_MouseCtl/x_pos_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y125    my_MouseCtl/x_pos_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y125    my_MouseCtl/x_pos_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        17.284ns  (logic 8.314ns (48.102%)  route 8.970ns (51.898%))
  Logic Levels:           23  (CARRY4=11 LUT1=1 LUT4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 23.682 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.723    -0.789    my_draw_rect_ctl/pclk
    SLICE_X9Y122         FDSE                                         r  my_draw_rect_ctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDSE (Prop_fdse_C_Q)         0.456    -0.333 r  my_draw_rect_ctl/state_reg[0]/Q
                         net (fo=111, routed)         0.938     0.606    my_draw_rect_ctl/Q[0]
    SLICE_X16Y121        LUT4 (Prop_lut4_I1_O)        0.124     0.730 f  my_draw_rect_ctl/xpos_tmp_reg[0]_i_1/O
                         net (fo=15, routed)          0.355     1.085    my_draw_rect_ctl/mousepixel_reg[0]
    SLICE_X17Y121        LUT1 (Prop_lut1_I0_O)        0.124     1.209 r  my_draw_rect_ctl/xpos_tmp0_carry_i_1/O
                         net (fo=3, routed)           0.496     1.705    my_draw_rect_ctl/xpos_ctl[0]
    SLICE_X18Y121        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.491     2.196 r  my_draw_rect_ctl/xpos_tmp0_carry/O[0]
                         net (fo=9, routed)           0.880     3.076    my_draw_rect_ctl/xpos_tmp0_carry_n_7
    SLICE_X18Y121        LUT4 (Prop_lut4_I0_O)        0.327     3.403 r  my_draw_rect_ctl/xpos_tmp0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.403    my_draw_rect_ctl/xpos_tmp0_carry_i_5_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     3.767 r  my_draw_rect_ctl/xpos_tmp0_carry/O[1]
                         net (fo=8, routed)           0.691     4.458    my_draw_rect_ctl/xpos_tmp0_carry_n_6
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     4.789 r  my_draw_rect_ctl/xpos_tmp0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.789    my_draw_rect_ctl/xpos_tmp0_carry_i_4_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     5.287 r  my_draw_rect_ctl/xpos_tmp0_carry/O[2]
                         net (fo=8, routed)           0.645     5.933    my_draw_rect_ctl/xpos_tmp0_carry_n_5
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     6.264 r  my_draw_rect_ctl/xpos_tmp0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.264    my_draw_rect_ctl/xpos_tmp0_carry_i_3_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.617 r  my_draw_rect_ctl/xpos_tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.617    my_draw_rect_ctl/xpos_tmp0_carry_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.852 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[0]
                         net (fo=7, routed)           0.461     7.313    my_draw_rect_ctl/xpos_tmp0_carry__0_n_7
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.293     7.606 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.606    my_draw_rect_ctl/xpos_tmp0_carry__0_i_4_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     8.119 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[2]
                         net (fo=6, routed)           0.688     8.807    my_draw_rect_ctl/xpos_tmp0_carry__0_n_5
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.139    my_draw_rect_ctl/xpos_tmp0_carry__0_i_2_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     9.492 r  my_draw_rect_ctl/xpos_tmp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.492    my_draw_rect_ctl/xpos_tmp0_carry__0_n_0
    SLICE_X18Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.840 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[1]
                         net (fo=4, routed)           0.464    10.304    my_draw_rect_ctl/xpos_tmp0_carry__1_n_6
    SLICE_X15Y123        LUT4 (Prop_lut4_I1_O)        0.303    10.607 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_2/O
                         net (fo=6, routed)           0.634    11.241    my_draw_rect_ctl/xpos_ctl[10]
    SLICE_X18Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    11.795 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[2]
                         net (fo=2, routed)           0.296    12.090    my_draw_rect_ctl/xpos_tmp0_carry__1_n_5
    SLICE_X19Y123        LUT4 (Prop_lut4_I3_O)        0.302    12.392 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_8/O
                         net (fo=8, routed)           0.376    12.768    my_draw_rect/state_reg[1][2]
    SLICE_X14Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.374    13.142 r  my_draw_rect/rgb_nxt6_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.410    13.552    my_draw_rect/rgb_nxt6[11]
    SLICE_X15Y122        LUT4 (Prop_lut4_I0_O)        0.301    13.853 r  my_draw_rect/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.853    my_draw_rect/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    14.423 f  my_draw_rect/rgb_nxt5_carry__0/CO[2]
                         net (fo=1, routed)           0.585    15.008    my_draw_rect/my2_signal_synchronizer/CO[0]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.313    15.321 r  my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3/O
                         net (fo=12, routed)          1.051    16.372    my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I2_O)        0.124    16.496 r  my_draw_rect/my2_signal_synchronizer/rgb_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000    16.496    my_draw_rect/rgb_nxt[10]
    SLICE_X4Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.677    23.682    my_draw_rect/pclk
    SLICE_X4Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[10]/C
                         clock pessimism              0.571    24.252    
                         clock uncertainty           -0.087    24.165    
    SLICE_X4Y114         FDRE (Setup_fdre_C_D)        0.029    24.194    my_draw_rect/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         24.194    
                         arrival time                         -16.496    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        17.281ns  (logic 8.314ns (48.110%)  route 8.967ns (51.890%))
  Logic Levels:           23  (CARRY4=11 LUT1=1 LUT4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 23.682 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.723    -0.789    my_draw_rect_ctl/pclk
    SLICE_X9Y122         FDSE                                         r  my_draw_rect_ctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDSE (Prop_fdse_C_Q)         0.456    -0.333 r  my_draw_rect_ctl/state_reg[0]/Q
                         net (fo=111, routed)         0.938     0.606    my_draw_rect_ctl/Q[0]
    SLICE_X16Y121        LUT4 (Prop_lut4_I1_O)        0.124     0.730 f  my_draw_rect_ctl/xpos_tmp_reg[0]_i_1/O
                         net (fo=15, routed)          0.355     1.085    my_draw_rect_ctl/mousepixel_reg[0]
    SLICE_X17Y121        LUT1 (Prop_lut1_I0_O)        0.124     1.209 r  my_draw_rect_ctl/xpos_tmp0_carry_i_1/O
                         net (fo=3, routed)           0.496     1.705    my_draw_rect_ctl/xpos_ctl[0]
    SLICE_X18Y121        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.491     2.196 r  my_draw_rect_ctl/xpos_tmp0_carry/O[0]
                         net (fo=9, routed)           0.880     3.076    my_draw_rect_ctl/xpos_tmp0_carry_n_7
    SLICE_X18Y121        LUT4 (Prop_lut4_I0_O)        0.327     3.403 r  my_draw_rect_ctl/xpos_tmp0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.403    my_draw_rect_ctl/xpos_tmp0_carry_i_5_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     3.767 r  my_draw_rect_ctl/xpos_tmp0_carry/O[1]
                         net (fo=8, routed)           0.691     4.458    my_draw_rect_ctl/xpos_tmp0_carry_n_6
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     4.789 r  my_draw_rect_ctl/xpos_tmp0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.789    my_draw_rect_ctl/xpos_tmp0_carry_i_4_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     5.287 r  my_draw_rect_ctl/xpos_tmp0_carry/O[2]
                         net (fo=8, routed)           0.645     5.933    my_draw_rect_ctl/xpos_tmp0_carry_n_5
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     6.264 r  my_draw_rect_ctl/xpos_tmp0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.264    my_draw_rect_ctl/xpos_tmp0_carry_i_3_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.617 r  my_draw_rect_ctl/xpos_tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.617    my_draw_rect_ctl/xpos_tmp0_carry_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.852 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[0]
                         net (fo=7, routed)           0.461     7.313    my_draw_rect_ctl/xpos_tmp0_carry__0_n_7
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.293     7.606 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.606    my_draw_rect_ctl/xpos_tmp0_carry__0_i_4_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     8.119 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[2]
                         net (fo=6, routed)           0.688     8.807    my_draw_rect_ctl/xpos_tmp0_carry__0_n_5
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.139    my_draw_rect_ctl/xpos_tmp0_carry__0_i_2_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     9.492 r  my_draw_rect_ctl/xpos_tmp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.492    my_draw_rect_ctl/xpos_tmp0_carry__0_n_0
    SLICE_X18Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.840 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[1]
                         net (fo=4, routed)           0.464    10.304    my_draw_rect_ctl/xpos_tmp0_carry__1_n_6
    SLICE_X15Y123        LUT4 (Prop_lut4_I1_O)        0.303    10.607 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_2/O
                         net (fo=6, routed)           0.634    11.241    my_draw_rect_ctl/xpos_ctl[10]
    SLICE_X18Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    11.795 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[2]
                         net (fo=2, routed)           0.296    12.090    my_draw_rect_ctl/xpos_tmp0_carry__1_n_5
    SLICE_X19Y123        LUT4 (Prop_lut4_I3_O)        0.302    12.392 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_8/O
                         net (fo=8, routed)           0.376    12.768    my_draw_rect/state_reg[1][2]
    SLICE_X14Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.374    13.142 r  my_draw_rect/rgb_nxt6_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.410    13.552    my_draw_rect/rgb_nxt6[11]
    SLICE_X15Y122        LUT4 (Prop_lut4_I0_O)        0.301    13.853 r  my_draw_rect/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.853    my_draw_rect/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    14.423 f  my_draw_rect/rgb_nxt5_carry__0/CO[2]
                         net (fo=1, routed)           0.585    15.008    my_draw_rect/my2_signal_synchronizer/CO[0]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.313    15.321 r  my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3/O
                         net (fo=12, routed)          1.048    16.369    my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I2_O)        0.124    16.493 r  my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_1__0/O
                         net (fo=1, routed)           0.000    16.493    my_draw_rect/rgb_nxt[11]
    SLICE_X4Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.677    23.682    my_draw_rect/pclk
    SLICE_X4Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[11]/C
                         clock pessimism              0.571    24.252    
                         clock uncertainty           -0.087    24.165    
    SLICE_X4Y114         FDRE (Setup_fdre_C_D)        0.031    24.196    my_draw_rect/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         24.196    
                         arrival time                         -16.493    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/hcount_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.265ns  (logic 0.524ns (12.286%)  route 3.741ns (87.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 23.680 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    11.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    12.241 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         3.741    15.983    my_draw_background/reset_out_reg
    SLICE_X5Y116         FDRE                                         r  my_draw_background/hcount_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.675    23.680    my_draw_background/pclk
    SLICE_X5Y116         FDRE                                         r  my_draw_background/hcount_out_reg[4]/C
                         clock pessimism              0.571    24.250    
                         clock uncertainty           -0.087    24.163    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.429    23.734    my_draw_background/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.734    
                         arrival time                         -15.983    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/hcount_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.265ns  (logic 0.524ns (12.286%)  route 3.741ns (87.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 23.680 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    11.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    12.241 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         3.741    15.983    my_draw_rect/my_signal_synchronizer/reset_out_reg
    SLICE_X5Y116         FDRE                                         r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.675    23.680    my_draw_rect/my_signal_synchronizer/pclk
    SLICE_X5Y116         FDRE                                         r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[4]/C
                         clock pessimism              0.571    24.250    
                         clock uncertainty           -0.087    24.163    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.429    23.734    my_draw_rect/my_signal_synchronizer/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.734    
                         arrival time                         -15.983    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        17.207ns  (logic 8.314ns (48.317%)  route 8.893ns (51.683%))
  Logic Levels:           23  (CARRY4=11 LUT1=1 LUT4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 23.682 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.723    -0.789    my_draw_rect_ctl/pclk
    SLICE_X9Y122         FDSE                                         r  my_draw_rect_ctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDSE (Prop_fdse_C_Q)         0.456    -0.333 r  my_draw_rect_ctl/state_reg[0]/Q
                         net (fo=111, routed)         0.938     0.606    my_draw_rect_ctl/Q[0]
    SLICE_X16Y121        LUT4 (Prop_lut4_I1_O)        0.124     0.730 f  my_draw_rect_ctl/xpos_tmp_reg[0]_i_1/O
                         net (fo=15, routed)          0.355     1.085    my_draw_rect_ctl/mousepixel_reg[0]
    SLICE_X17Y121        LUT1 (Prop_lut1_I0_O)        0.124     1.209 r  my_draw_rect_ctl/xpos_tmp0_carry_i_1/O
                         net (fo=3, routed)           0.496     1.705    my_draw_rect_ctl/xpos_ctl[0]
    SLICE_X18Y121        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.491     2.196 r  my_draw_rect_ctl/xpos_tmp0_carry/O[0]
                         net (fo=9, routed)           0.880     3.076    my_draw_rect_ctl/xpos_tmp0_carry_n_7
    SLICE_X18Y121        LUT4 (Prop_lut4_I0_O)        0.327     3.403 r  my_draw_rect_ctl/xpos_tmp0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.403    my_draw_rect_ctl/xpos_tmp0_carry_i_5_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     3.767 r  my_draw_rect_ctl/xpos_tmp0_carry/O[1]
                         net (fo=8, routed)           0.691     4.458    my_draw_rect_ctl/xpos_tmp0_carry_n_6
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     4.789 r  my_draw_rect_ctl/xpos_tmp0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.789    my_draw_rect_ctl/xpos_tmp0_carry_i_4_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     5.287 r  my_draw_rect_ctl/xpos_tmp0_carry/O[2]
                         net (fo=8, routed)           0.645     5.933    my_draw_rect_ctl/xpos_tmp0_carry_n_5
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     6.264 r  my_draw_rect_ctl/xpos_tmp0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.264    my_draw_rect_ctl/xpos_tmp0_carry_i_3_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.617 r  my_draw_rect_ctl/xpos_tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.617    my_draw_rect_ctl/xpos_tmp0_carry_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.852 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[0]
                         net (fo=7, routed)           0.461     7.313    my_draw_rect_ctl/xpos_tmp0_carry__0_n_7
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.293     7.606 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.606    my_draw_rect_ctl/xpos_tmp0_carry__0_i_4_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     8.119 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[2]
                         net (fo=6, routed)           0.688     8.807    my_draw_rect_ctl/xpos_tmp0_carry__0_n_5
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.139    my_draw_rect_ctl/xpos_tmp0_carry__0_i_2_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     9.492 r  my_draw_rect_ctl/xpos_tmp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.492    my_draw_rect_ctl/xpos_tmp0_carry__0_n_0
    SLICE_X18Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.840 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[1]
                         net (fo=4, routed)           0.464    10.304    my_draw_rect_ctl/xpos_tmp0_carry__1_n_6
    SLICE_X15Y123        LUT4 (Prop_lut4_I1_O)        0.303    10.607 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_2/O
                         net (fo=6, routed)           0.634    11.241    my_draw_rect_ctl/xpos_ctl[10]
    SLICE_X18Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    11.795 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[2]
                         net (fo=2, routed)           0.296    12.090    my_draw_rect_ctl/xpos_tmp0_carry__1_n_5
    SLICE_X19Y123        LUT4 (Prop_lut4_I3_O)        0.302    12.392 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_8/O
                         net (fo=8, routed)           0.376    12.768    my_draw_rect/state_reg[1][2]
    SLICE_X14Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.374    13.142 r  my_draw_rect/rgb_nxt6_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.410    13.552    my_draw_rect/rgb_nxt6[11]
    SLICE_X15Y122        LUT4 (Prop_lut4_I0_O)        0.301    13.853 r  my_draw_rect/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.853    my_draw_rect/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    14.423 f  my_draw_rect/rgb_nxt5_carry__0/CO[2]
                         net (fo=1, routed)           0.585    15.008    my_draw_rect/my2_signal_synchronizer/CO[0]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.313    15.321 r  my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3/O
                         net (fo=12, routed)          0.974    16.295    my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I2_O)        0.124    16.419 r  my_draw_rect/my2_signal_synchronizer/rgb_out[1]_i_1/O
                         net (fo=1, routed)           0.000    16.419    my_draw_rect/rgb_nxt[1]
    SLICE_X7Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.677    23.682    my_draw_rect/pclk
    SLICE_X7Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[1]/C
                         clock pessimism              0.571    24.252    
                         clock uncertainty           -0.087    24.165    
    SLICE_X7Y114         FDRE (Setup_fdre_C_D)        0.029    24.194    my_draw_rect/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         24.194    
                         arrival time                         -16.419    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        17.204ns  (logic 8.314ns (48.326%)  route 8.890ns (51.674%))
  Logic Levels:           23  (CARRY4=11 LUT1=1 LUT4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 23.682 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.723    -0.789    my_draw_rect_ctl/pclk
    SLICE_X9Y122         FDSE                                         r  my_draw_rect_ctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDSE (Prop_fdse_C_Q)         0.456    -0.333 r  my_draw_rect_ctl/state_reg[0]/Q
                         net (fo=111, routed)         0.938     0.606    my_draw_rect_ctl/Q[0]
    SLICE_X16Y121        LUT4 (Prop_lut4_I1_O)        0.124     0.730 f  my_draw_rect_ctl/xpos_tmp_reg[0]_i_1/O
                         net (fo=15, routed)          0.355     1.085    my_draw_rect_ctl/mousepixel_reg[0]
    SLICE_X17Y121        LUT1 (Prop_lut1_I0_O)        0.124     1.209 r  my_draw_rect_ctl/xpos_tmp0_carry_i_1/O
                         net (fo=3, routed)           0.496     1.705    my_draw_rect_ctl/xpos_ctl[0]
    SLICE_X18Y121        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.491     2.196 r  my_draw_rect_ctl/xpos_tmp0_carry/O[0]
                         net (fo=9, routed)           0.880     3.076    my_draw_rect_ctl/xpos_tmp0_carry_n_7
    SLICE_X18Y121        LUT4 (Prop_lut4_I0_O)        0.327     3.403 r  my_draw_rect_ctl/xpos_tmp0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.403    my_draw_rect_ctl/xpos_tmp0_carry_i_5_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     3.767 r  my_draw_rect_ctl/xpos_tmp0_carry/O[1]
                         net (fo=8, routed)           0.691     4.458    my_draw_rect_ctl/xpos_tmp0_carry_n_6
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     4.789 r  my_draw_rect_ctl/xpos_tmp0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.789    my_draw_rect_ctl/xpos_tmp0_carry_i_4_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     5.287 r  my_draw_rect_ctl/xpos_tmp0_carry/O[2]
                         net (fo=8, routed)           0.645     5.933    my_draw_rect_ctl/xpos_tmp0_carry_n_5
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     6.264 r  my_draw_rect_ctl/xpos_tmp0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.264    my_draw_rect_ctl/xpos_tmp0_carry_i_3_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.617 r  my_draw_rect_ctl/xpos_tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.617    my_draw_rect_ctl/xpos_tmp0_carry_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.852 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[0]
                         net (fo=7, routed)           0.461     7.313    my_draw_rect_ctl/xpos_tmp0_carry__0_n_7
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.293     7.606 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.606    my_draw_rect_ctl/xpos_tmp0_carry__0_i_4_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     8.119 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[2]
                         net (fo=6, routed)           0.688     8.807    my_draw_rect_ctl/xpos_tmp0_carry__0_n_5
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.139    my_draw_rect_ctl/xpos_tmp0_carry__0_i_2_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     9.492 r  my_draw_rect_ctl/xpos_tmp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.492    my_draw_rect_ctl/xpos_tmp0_carry__0_n_0
    SLICE_X18Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.840 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[1]
                         net (fo=4, routed)           0.464    10.304    my_draw_rect_ctl/xpos_tmp0_carry__1_n_6
    SLICE_X15Y123        LUT4 (Prop_lut4_I1_O)        0.303    10.607 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_2/O
                         net (fo=6, routed)           0.634    11.241    my_draw_rect_ctl/xpos_ctl[10]
    SLICE_X18Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    11.795 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[2]
                         net (fo=2, routed)           0.296    12.090    my_draw_rect_ctl/xpos_tmp0_carry__1_n_5
    SLICE_X19Y123        LUT4 (Prop_lut4_I3_O)        0.302    12.392 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_8/O
                         net (fo=8, routed)           0.376    12.768    my_draw_rect/state_reg[1][2]
    SLICE_X14Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.374    13.142 r  my_draw_rect/rgb_nxt6_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.410    13.552    my_draw_rect/rgb_nxt6[11]
    SLICE_X15Y122        LUT4 (Prop_lut4_I0_O)        0.301    13.853 r  my_draw_rect/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.853    my_draw_rect/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    14.423 f  my_draw_rect/rgb_nxt5_carry__0/CO[2]
                         net (fo=1, routed)           0.585    15.008    my_draw_rect/my2_signal_synchronizer/CO[0]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.313    15.321 r  my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3/O
                         net (fo=12, routed)          0.971    16.292    my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I2_O)        0.124    16.416 r  my_draw_rect/my2_signal_synchronizer/rgb_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.416    my_draw_rect/rgb_nxt[2]
    SLICE_X7Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.677    23.682    my_draw_rect/pclk
    SLICE_X7Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[2]/C
                         clock pessimism              0.571    24.252    
                         clock uncertainty           -0.087    24.165    
    SLICE_X7Y114         FDRE (Setup_fdre_C_D)        0.031    24.196    my_draw_rect/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         24.196    
                         arrival time                         -16.416    
  -------------------------------------------------------------------
                         slack                                  7.781    

Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/hcount_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.076ns  (logic 0.524ns (12.857%)  route 3.552ns (87.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    11.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    12.241 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         3.552    15.793    my_draw_background/reset_out_reg
    SLICE_X6Y117         FDRE                                         r  my_draw_background/hcount_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.674    23.679    my_draw_background/pclk
    SLICE_X6Y117         FDRE                                         r  my_draw_background/hcount_out_reg[1]/C
                         clock pessimism              0.571    24.249    
                         clock uncertainty           -0.087    24.162    
    SLICE_X6Y117         FDRE (Setup_fdre_C_R)       -0.524    23.638    my_draw_background/hcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.638    
                         arrival time                         -15.793    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/pixel_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.076ns  (logic 0.524ns (12.857%)  route 3.552ns (87.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 11.717 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    11.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    12.241 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         3.552    15.793    my_draw_rect/reset_out_reg
    SLICE_X6Y117         FDRE                                         r  my_draw_rect/pixel_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.674    23.679    my_draw_rect/pclk
    SLICE_X6Y117         FDRE                                         r  my_draw_rect/pixel_addr_reg[1]/C
                         clock pessimism              0.571    24.249    
                         clock uncertainty           -0.087    24.162    
    SLICE_X6Y117         FDRE (Setup_fdre_C_R)       -0.524    23.638    my_draw_rect/pixel_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.638    
                         arrival time                         -15.793    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        17.083ns  (logic 8.314ns (48.668%)  route 8.769ns (51.332%))
  Logic Levels:           23  (CARRY4=11 LUT1=1 LUT4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 23.682 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.723    -0.789    my_draw_rect_ctl/pclk
    SLICE_X9Y122         FDSE                                         r  my_draw_rect_ctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDSE (Prop_fdse_C_Q)         0.456    -0.333 r  my_draw_rect_ctl/state_reg[0]/Q
                         net (fo=111, routed)         0.938     0.606    my_draw_rect_ctl/Q[0]
    SLICE_X16Y121        LUT4 (Prop_lut4_I1_O)        0.124     0.730 f  my_draw_rect_ctl/xpos_tmp_reg[0]_i_1/O
                         net (fo=15, routed)          0.355     1.085    my_draw_rect_ctl/mousepixel_reg[0]
    SLICE_X17Y121        LUT1 (Prop_lut1_I0_O)        0.124     1.209 r  my_draw_rect_ctl/xpos_tmp0_carry_i_1/O
                         net (fo=3, routed)           0.496     1.705    my_draw_rect_ctl/xpos_ctl[0]
    SLICE_X18Y121        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.491     2.196 r  my_draw_rect_ctl/xpos_tmp0_carry/O[0]
                         net (fo=9, routed)           0.880     3.076    my_draw_rect_ctl/xpos_tmp0_carry_n_7
    SLICE_X18Y121        LUT4 (Prop_lut4_I0_O)        0.327     3.403 r  my_draw_rect_ctl/xpos_tmp0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.403    my_draw_rect_ctl/xpos_tmp0_carry_i_5_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     3.767 r  my_draw_rect_ctl/xpos_tmp0_carry/O[1]
                         net (fo=8, routed)           0.691     4.458    my_draw_rect_ctl/xpos_tmp0_carry_n_6
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     4.789 r  my_draw_rect_ctl/xpos_tmp0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.789    my_draw_rect_ctl/xpos_tmp0_carry_i_4_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     5.287 r  my_draw_rect_ctl/xpos_tmp0_carry/O[2]
                         net (fo=8, routed)           0.645     5.933    my_draw_rect_ctl/xpos_tmp0_carry_n_5
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     6.264 r  my_draw_rect_ctl/xpos_tmp0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.264    my_draw_rect_ctl/xpos_tmp0_carry_i_3_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.617 r  my_draw_rect_ctl/xpos_tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.617    my_draw_rect_ctl/xpos_tmp0_carry_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.852 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[0]
                         net (fo=7, routed)           0.461     7.313    my_draw_rect_ctl/xpos_tmp0_carry__0_n_7
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.293     7.606 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.606    my_draw_rect_ctl/xpos_tmp0_carry__0_i_4_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     8.119 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[2]
                         net (fo=6, routed)           0.688     8.807    my_draw_rect_ctl/xpos_tmp0_carry__0_n_5
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.139    my_draw_rect_ctl/xpos_tmp0_carry__0_i_2_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     9.492 r  my_draw_rect_ctl/xpos_tmp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.492    my_draw_rect_ctl/xpos_tmp0_carry__0_n_0
    SLICE_X18Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.840 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[1]
                         net (fo=4, routed)           0.464    10.304    my_draw_rect_ctl/xpos_tmp0_carry__1_n_6
    SLICE_X15Y123        LUT4 (Prop_lut4_I1_O)        0.303    10.607 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_2/O
                         net (fo=6, routed)           0.634    11.241    my_draw_rect_ctl/xpos_ctl[10]
    SLICE_X18Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    11.795 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[2]
                         net (fo=2, routed)           0.296    12.090    my_draw_rect_ctl/xpos_tmp0_carry__1_n_5
    SLICE_X19Y123        LUT4 (Prop_lut4_I3_O)        0.302    12.392 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_8/O
                         net (fo=8, routed)           0.376    12.768    my_draw_rect/state_reg[1][2]
    SLICE_X14Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.374    13.142 r  my_draw_rect/rgb_nxt6_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.410    13.552    my_draw_rect/rgb_nxt6[11]
    SLICE_X15Y122        LUT4 (Prop_lut4_I0_O)        0.301    13.853 r  my_draw_rect/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.853    my_draw_rect/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    14.423 f  my_draw_rect/rgb_nxt5_carry__0/CO[2]
                         net (fo=1, routed)           0.585    15.008    my_draw_rect/my2_signal_synchronizer/CO[0]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.313    15.321 r  my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3/O
                         net (fo=12, routed)          0.850    16.171    my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I2_O)        0.124    16.295 r  my_draw_rect/my2_signal_synchronizer/rgb_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    16.295    my_draw_rect/rgb_nxt[5]
    SLICE_X4Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.677    23.682    my_draw_rect/pclk
    SLICE_X4Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[5]/C
                         clock pessimism              0.571    24.252    
                         clock uncertainty           -0.087    24.165    
    SLICE_X4Y114         FDRE (Setup_fdre_C_D)        0.032    24.197    my_draw_rect/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         24.197    
                         arrival time                         -16.295    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.905ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        17.080ns  (logic 8.314ns (48.677%)  route 8.766ns (51.323%))
  Logic Levels:           23  (CARRY4=11 LUT1=1 LUT4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 23.682 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.723    -0.789    my_draw_rect_ctl/pclk
    SLICE_X9Y122         FDSE                                         r  my_draw_rect_ctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDSE (Prop_fdse_C_Q)         0.456    -0.333 r  my_draw_rect_ctl/state_reg[0]/Q
                         net (fo=111, routed)         0.938     0.606    my_draw_rect_ctl/Q[0]
    SLICE_X16Y121        LUT4 (Prop_lut4_I1_O)        0.124     0.730 f  my_draw_rect_ctl/xpos_tmp_reg[0]_i_1/O
                         net (fo=15, routed)          0.355     1.085    my_draw_rect_ctl/mousepixel_reg[0]
    SLICE_X17Y121        LUT1 (Prop_lut1_I0_O)        0.124     1.209 r  my_draw_rect_ctl/xpos_tmp0_carry_i_1/O
                         net (fo=3, routed)           0.496     1.705    my_draw_rect_ctl/xpos_ctl[0]
    SLICE_X18Y121        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.491     2.196 r  my_draw_rect_ctl/xpos_tmp0_carry/O[0]
                         net (fo=9, routed)           0.880     3.076    my_draw_rect_ctl/xpos_tmp0_carry_n_7
    SLICE_X18Y121        LUT4 (Prop_lut4_I0_O)        0.327     3.403 r  my_draw_rect_ctl/xpos_tmp0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.403    my_draw_rect_ctl/xpos_tmp0_carry_i_5_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     3.767 r  my_draw_rect_ctl/xpos_tmp0_carry/O[1]
                         net (fo=8, routed)           0.691     4.458    my_draw_rect_ctl/xpos_tmp0_carry_n_6
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     4.789 r  my_draw_rect_ctl/xpos_tmp0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.789    my_draw_rect_ctl/xpos_tmp0_carry_i_4_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     5.287 r  my_draw_rect_ctl/xpos_tmp0_carry/O[2]
                         net (fo=8, routed)           0.645     5.933    my_draw_rect_ctl/xpos_tmp0_carry_n_5
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.331     6.264 r  my_draw_rect_ctl/xpos_tmp0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.264    my_draw_rect_ctl/xpos_tmp0_carry_i_3_n_0
    SLICE_X18Y121        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.617 r  my_draw_rect_ctl/xpos_tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.617    my_draw_rect_ctl/xpos_tmp0_carry_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.852 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[0]
                         net (fo=7, routed)           0.461     7.313    my_draw_rect_ctl/xpos_tmp0_carry__0_n_7
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.293     7.606 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.606    my_draw_rect_ctl/xpos_tmp0_carry__0_i_4_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     8.119 r  my_draw_rect_ctl/xpos_tmp0_carry__0/O[2]
                         net (fo=6, routed)           0.688     8.807    my_draw_rect_ctl/xpos_tmp0_carry__0_n_5
    SLICE_X18Y122        LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  my_draw_rect_ctl/xpos_tmp0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.139    my_draw_rect_ctl/xpos_tmp0_carry__0_i_2_n_0
    SLICE_X18Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     9.492 r  my_draw_rect_ctl/xpos_tmp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.492    my_draw_rect_ctl/xpos_tmp0_carry__0_n_0
    SLICE_X18Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.840 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[1]
                         net (fo=4, routed)           0.464    10.304    my_draw_rect_ctl/xpos_tmp0_carry__1_n_6
    SLICE_X15Y123        LUT4 (Prop_lut4_I1_O)        0.303    10.607 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_2/O
                         net (fo=6, routed)           0.634    11.241    my_draw_rect_ctl/xpos_ctl[10]
    SLICE_X18Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    11.795 r  my_draw_rect_ctl/xpos_tmp0_carry__1/O[2]
                         net (fo=2, routed)           0.296    12.090    my_draw_rect_ctl/xpos_tmp0_carry__1_n_5
    SLICE_X19Y123        LUT4 (Prop_lut4_I3_O)        0.302    12.392 r  my_draw_rect_ctl/xpos_tmp0_carry__1_i_8/O
                         net (fo=8, routed)           0.376    12.768    my_draw_rect/state_reg[1][2]
    SLICE_X14Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.374    13.142 r  my_draw_rect/rgb_nxt6_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.410    13.552    my_draw_rect/rgb_nxt6[11]
    SLICE_X15Y122        LUT4 (Prop_lut4_I0_O)        0.301    13.853 r  my_draw_rect/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.853    my_draw_rect/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    14.423 f  my_draw_rect/rgb_nxt5_carry__0/CO[2]
                         net (fo=1, routed)           0.585    15.008    my_draw_rect/my2_signal_synchronizer/CO[0]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.313    15.321 r  my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3/O
                         net (fo=12, routed)          0.847    16.168    my_draw_rect/my2_signal_synchronizer/rgb_out[11]_i_3_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I2_O)        0.124    16.292 r  my_draw_rect/my2_signal_synchronizer/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    16.292    my_draw_rect/rgb_nxt[4]
    SLICE_X4Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.677    23.682    my_draw_rect/pclk
    SLICE_X4Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[4]/C
                         clock pessimism              0.571    24.252    
                         clock uncertainty           -0.087    24.165    
    SLICE_X4Y114         FDRE (Setup_fdre_C_D)        0.031    24.196    my_draw_rect/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         24.196    
                         arrival time                         -16.292    
  -------------------------------------------------------------------
                         slack                                  7.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_generator/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  my_clk_generator/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clk_generator/seq_reg2[0]
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    my_clk_generator/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 my_draw_rect/my_signal_synchronizer/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.796%)  route 0.228ns (58.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.642    -0.539    my_draw_rect/my_signal_synchronizer/pclk
    SLICE_X8Y115         FDRE                                         r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[2]/Q
                         net (fo=3, routed)           0.228    -0.146    my_image_rom/sel[2]
    RAMB36_X0Y23         RAMB36E1                                     r  my_image_rom/rgb_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.955    -0.735    my_image_rom/pclk
    RAMB36_X0Y23         RAMB36E1                                     r  my_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.249    -0.485    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.302    my_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_draw_rect/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseDisplay/red_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.330%)  route 0.112ns (37.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.670    -0.511    my_draw_rect/pclk
    SLICE_X7Y115         FDRE                                         r  my_draw_rect/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  my_draw_rect/rgb_out_reg[9]/Q
                         net (fo=1, routed)           0.112    -0.257    my_draw_rect/rgb_out[9]
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.045    -0.212 r  my_draw_rect/red_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    my_MouseDisplay/rgb_out_reg[9]
    SLICE_X6Y113         FDSE                                         r  my_MouseDisplay/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.943    -0.746    my_MouseDisplay/pclk
    SLICE_X6Y113         FDSE                                         r  my_MouseDisplay/red_out_reg[1]/C
                         clock pessimism              0.250    -0.496    
    SLICE_X6Y113         FDSE (Hold_fdse_C_D)         0.121    -0.375    my_MouseDisplay/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_draw_rect/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync_out_M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.672    -0.509    my_draw_rect/pclk
    SLICE_X3Y112         FDRE                                         r  my_draw_rect/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  my_draw_rect/hsync_out_reg/Q
                         net (fo=1, routed)           0.116    -0.252    hsync_out
    SLICE_X3Y111         FDRE                                         r  hsync_out_M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.948    -0.741    pclk
    SLICE_X3Y111         FDRE                                         r  hsync_out_M_reg/C
                         clock pessimism              0.249    -0.492    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.072    -0.420    hsync_out_M_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.671    -0.510    my_draw_background/pclk
    SLICE_X2Y115         FDRE                                         r  my_draw_background/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  my_draw_background/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.230    my_draw_rect/my_signal_synchronizer/D[1]
    SLICE_X7Y115         FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.942    -0.747    my_draw_rect/my_signal_synchronizer/pclk
    SLICE_X7Y115         FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[3]/C
                         clock pessimism              0.270    -0.477    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.075    -0.402    my_draw_rect/my_signal_synchronizer/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.670    -0.511    my_draw_background/pclk
    SLICE_X2Y116         FDRE                                         r  my_draw_background/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  my_draw_background/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.113    -0.234    my_draw_rect/my_signal_synchronizer/D[3]
    SLICE_X4Y115         FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.942    -0.747    my_draw_rect/my_signal_synchronizer/pclk
    SLICE_X4Y115         FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[6]/C
                         clock pessimism              0.270    -0.477    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.070    -0.407    my_draw_rect/my_signal_synchronizer/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_draw_rect/my_signal_synchronizer/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my2_signal_synchronizer/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.670    -0.511    my_draw_rect/my_signal_synchronizer/pclk
    SLICE_X4Y115         FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.252    my_draw_rect/my2_signal_synchronizer/rgb_out_reg[11]_0[2]
    SLICE_X5Y115         FDRE                                         r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.942    -0.747    my_draw_rect/my2_signal_synchronizer/pclk
    SLICE_X5Y115         FDRE                                         r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[5]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.070    -0.428    my_draw_rect/my2_signal_synchronizer/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_draw_rect/my2_signal_synchronizer/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.670    -0.511    my_draw_rect/my2_signal_synchronizer/pclk
    SLICE_X5Y114         FDRE                                         r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.097    -0.273    my_draw_rect/my2_signal_synchronizer/rgb_out_reg_n_0_[10]
    SLICE_X4Y114         LUT5 (Prop_lut5_I3_O)        0.045    -0.228 r  my_draw_rect/my2_signal_synchronizer/rgb_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    my_draw_rect/rgb_nxt[10]
    SLICE_X4Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.943    -0.746    my_draw_rect/pclk
    SLICE_X4Y114         FDRE                                         r  my_draw_rect/rgb_out_reg[10]/C
                         clock pessimism              0.248    -0.498    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.091    -0.407    my_draw_rect/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_draw_background/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/vcount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.664    -0.517    my_draw_background/pclk
    SLICE_X7Y122         FDRE                                         r  my_draw_background/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  my_draw_background/vcount_out_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.266    my_draw_rect/my_signal_synchronizer/vcount_out_reg[11]_1[4]
    SLICE_X7Y122         FDRE                                         r  my_draw_rect/my_signal_synchronizer/vcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.935    -0.754    my_draw_rect/my_signal_synchronizer/pclk
    SLICE_X7Y122         FDRE                                         r  my_draw_rect/my_signal_synchronizer/vcount_out_reg[6]/C
                         clock pessimism              0.237    -0.517    
    SLICE_X7Y122         FDRE (Hold_fdre_C_D)         0.072    -0.445    my_draw_rect/my_signal_synchronizer/vcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_draw_rect/my2_signal_synchronizer/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/hcount_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.544    my_draw_rect/my2_signal_synchronizer/pclk
    SLICE_X11Y120        FDRE                                         r  my_draw_rect/my2_signal_synchronizer/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  my_draw_rect/my2_signal_synchronizer/hcount_out_reg[0]/Q
                         net (fo=5, routed)           0.122    -0.281    my_draw_rect/hcount_out_s2[0]
    SLICE_X11Y121        FDRE                                         r  my_draw_rect/hcount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.909    -0.780    my_draw_rect/pclk
    SLICE_X11Y121        FDRE                                         r  my_draw_rect/hcount_out_reg[0]/C
                         clock pessimism              0.249    -0.531    
    SLICE_X11Y121        FDRE (Hold_fdre_C_D)         0.070    -0.461    my_draw_rect/hcount_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_generator
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y48     my_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y23     my_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    my_clk_generator/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      my_clk_generator/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y108     b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y108     b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y108     b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y108     b_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X17Y118    my_timing/horizontal_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X17Y118    my_timing/horizontal_counter_reg[6]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y112     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y108     b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y108     b_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk_generator/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.455ns  (logic 0.648ns (44.548%)  route 0.807ns (55.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.460    37.701    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y130        LUT2 (Prop_lut2_I1_O)        0.124    37.825 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.347    38.172    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X9Y130         FDRE (Setup_fdre_C_R)       -0.429    38.371    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                         -38.172    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.455ns  (logic 0.648ns (44.548%)  route 0.807ns (55.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.460    37.701    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y130        LUT2 (Prop_lut2_I1_O)        0.124    37.825 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.347    38.172    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X9Y130         FDRE (Setup_fdre_C_R)       -0.429    38.371    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                         -38.172    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.455ns  (logic 0.648ns (44.548%)  route 0.807ns (55.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.460    37.701    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y130        LUT2 (Prop_lut2_I1_O)        0.124    37.825 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.347    38.172    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X9Y130         FDRE (Setup_fdre_C_R)       -0.429    38.371    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                         -38.172    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.455ns  (logic 0.648ns (44.548%)  route 0.807ns (55.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.460    37.701    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y130        LUT2 (Prop_lut2_I1_O)        0.124    37.825 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.347    38.172    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X9Y130         FDRE (Setup_fdre_C_R)       -0.429    38.371    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                         -38.172    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.559ns  (logic 0.648ns (41.566%)  route 0.911ns (58.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 38.610 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.370    37.612    my_MouseCtl/Q
    SLICE_X11Y130        LUT2 (Prop_lut2_I1_O)        0.124    37.736 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.541    38.276    my_MouseCtl/tx_data0
    SLICE_X8Y131         FDRE                                         r  my_MouseCtl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.605    38.610    my_MouseCtl/clk100MHz
    SLICE_X8Y131         FDRE                                         r  my_MouseCtl/tx_data_reg[0]/C
                         clock pessimism              0.398    39.008    
                         clock uncertainty           -0.207    38.801    
    SLICE_X8Y131         FDRE (Setup_fdre_C_CE)      -0.169    38.632    my_MouseCtl/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                         -38.276    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.559ns  (logic 0.648ns (41.566%)  route 0.911ns (58.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 38.610 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.370    37.612    my_MouseCtl/Q
    SLICE_X11Y130        LUT2 (Prop_lut2_I1_O)        0.124    37.736 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.541    38.276    my_MouseCtl/tx_data0
    SLICE_X8Y131         FDRE                                         r  my_MouseCtl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.605    38.610    my_MouseCtl/clk100MHz
    SLICE_X8Y131         FDRE                                         r  my_MouseCtl/tx_data_reg[1]/C
                         clock pessimism              0.398    39.008    
                         clock uncertainty           -0.207    38.801    
    SLICE_X8Y131         FDRE (Setup_fdre_C_CE)      -0.169    38.632    my_MouseCtl/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                         -38.276    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.559ns  (logic 0.648ns (41.566%)  route 0.911ns (58.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 38.610 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.370    37.612    my_MouseCtl/Q
    SLICE_X11Y130        LUT2 (Prop_lut2_I1_O)        0.124    37.736 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.541    38.276    my_MouseCtl/tx_data0
    SLICE_X8Y131         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.605    38.610    my_MouseCtl/clk100MHz
    SLICE_X8Y131         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/C
                         clock pessimism              0.398    39.008    
                         clock uncertainty           -0.207    38.801    
    SLICE_X8Y131         FDRE (Setup_fdre_C_CE)      -0.169    38.632    my_MouseCtl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                         -38.276    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.559ns  (logic 0.648ns (41.566%)  route 0.911ns (58.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 38.610 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.370    37.612    my_MouseCtl/Q
    SLICE_X11Y130        LUT2 (Prop_lut2_I1_O)        0.124    37.736 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.541    38.276    my_MouseCtl/tx_data0
    SLICE_X8Y131         FDRE                                         r  my_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.605    38.610    my_MouseCtl/clk100MHz
    SLICE_X8Y131         FDRE                                         r  my_MouseCtl/tx_data_reg[3]/C
                         clock pessimism              0.398    39.008    
                         clock uncertainty           -0.207    38.801    
    SLICE_X8Y131         FDRE (Setup_fdre_C_CE)      -0.169    38.632    my_MouseCtl/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                         -38.276    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.559ns  (logic 0.648ns (41.566%)  route 0.911ns (58.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 38.610 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.370    37.612    my_MouseCtl/Q
    SLICE_X11Y130        LUT2 (Prop_lut2_I1_O)        0.124    37.736 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.541    38.276    my_MouseCtl/tx_data0
    SLICE_X8Y131         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.605    38.610    my_MouseCtl/clk100MHz
    SLICE_X8Y131         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/C
                         clock pessimism              0.398    39.008    
                         clock uncertainty           -0.207    38.801    
    SLICE_X8Y131         FDRE (Setup_fdre_C_CE)      -0.169    38.632    my_MouseCtl/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                         -38.276    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.527ns  (logic 0.648ns (42.430%)  route 0.879ns (57.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.612 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.370    37.612    my_MouseCtl/Q
    SLICE_X11Y130        LUT2 (Prop_lut2_I1_O)        0.124    37.736 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.509    38.245    my_MouseCtl/tx_data0
    SLICE_X8Y132         FDRE                                         r  my_MouseCtl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607    38.612    my_MouseCtl/clk100MHz
    SLICE_X8Y132         FDRE                                         r  my_MouseCtl/tx_data_reg[4]/C
                         clock pessimism              0.398    39.010    
                         clock uncertainty           -0.207    38.803    
    SLICE_X8Y132         FDRE (Setup_fdre_C_CE)      -0.169    38.634    my_MouseCtl/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                         -38.245    
  -------------------------------------------------------------------
                         slack                                  0.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.426ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.544ns  (logic 0.212ns (38.944%)  route 0.332ns (61.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.332    12.456    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X11Y130        LUT6 (Prop_lut6_I4_O)        0.045    12.501 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1/O
                         net (fo=1, routed)           0.000    12.501    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1_n_0
    SLICE_X11Y130        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.911     9.222    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y130        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/C
                         clock pessimism              0.555     9.777    
                         clock uncertainty            0.207     9.984    
    SLICE_X11Y130        FDRE (Hold_fdre_C_D)         0.091    10.075    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg
  -------------------------------------------------------------------
                         required time                        -10.075    
                         arrival time                          12.501    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.438ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/write_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.583ns  (logic 0.212ns (36.374%)  route 0.371ns (63.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.371    12.495    my_MouseCtl/Q
    SLICE_X7Y130         LUT3 (Prop_lut3_I1_O)        0.045    12.540 r  my_MouseCtl/write_data_i_1/O
                         net (fo=1, routed)           0.000    12.540    my_MouseCtl/write_data_i_1_n_0
    SLICE_X7Y130         FDRE                                         r  my_MouseCtl/write_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.938     9.249    my_MouseCtl/clk100MHz
    SLICE_X7Y130         FDRE                                         r  my_MouseCtl/write_data_reg/C
                         clock pessimism              0.555     9.804    
                         clock uncertainty            0.207    10.011    
    SLICE_X7Y130         FDRE (Hold_fdre_C_D)         0.091    10.102    my_MouseCtl/write_data_reg
  -------------------------------------------------------------------
                         required time                        -10.102    
                         arrival time                          12.540    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.512ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.634ns  (logic 0.212ns (33.421%)  route 0.422ns (66.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 9.225 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.422    12.546    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X11Y133        LUT5 (Prop_lut5_I3_O)        0.045    12.591 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1/O
                         net (fo=1, routed)           0.000    12.591    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1_n_0
    SLICE_X11Y133        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.914     9.225    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y133        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/C
                         clock pessimism              0.555     9.780    
                         clock uncertainty            0.207     9.987    
    SLICE_X11Y133        FDRE (Hold_fdre_C_D)         0.092    10.079    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg
  -------------------------------------------------------------------
                         required time                        -10.079    
                         arrival time                          12.591    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.546ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.555ns  (logic 0.212ns (38.226%)  route 0.343ns (61.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.223    12.347    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y130        LUT2 (Prop_lut2_I1_O)        0.045    12.392 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.120    12.512    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.911     9.222    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.555     9.777    
                         clock uncertainty            0.207     9.984    
    SLICE_X9Y130         FDRE (Hold_fdre_C_R)        -0.018     9.966    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -9.966    
                         arrival time                          12.512    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.555ns  (logic 0.212ns (38.226%)  route 0.343ns (61.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.223    12.347    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y130        LUT2 (Prop_lut2_I1_O)        0.045    12.392 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.120    12.512    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.911     9.222    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.555     9.777    
                         clock uncertainty            0.207     9.984    
    SLICE_X9Y130         FDRE (Hold_fdre_C_R)        -0.018     9.966    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.966    
                         arrival time                          12.512    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.555ns  (logic 0.212ns (38.226%)  route 0.343ns (61.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.223    12.347    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y130        LUT2 (Prop_lut2_I1_O)        0.045    12.392 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.120    12.512    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.911     9.222    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.555     9.777    
                         clock uncertainty            0.207     9.984    
    SLICE_X9Y130         FDRE (Hold_fdre_C_R)        -0.018     9.966    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.966    
                         arrival time                          12.512    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.555ns  (logic 0.212ns (38.226%)  route 0.343ns (61.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.223    12.347    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y130        LUT2 (Prop_lut2_I1_O)        0.045    12.392 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.120    12.512    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.911     9.222    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X9Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.555     9.777    
                         clock uncertainty            0.207     9.984    
    SLICE_X9Y130         FDRE (Hold_fdre_C_R)        -0.018     9.966    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         -9.966    
                         arrival time                          12.512    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.572ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.585ns  (logic 0.212ns (36.225%)  route 0.373ns (63.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.190    12.315    my_MouseCtl/Q
    SLICE_X11Y130        LUT2 (Prop_lut2_I1_O)        0.045    12.360 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.183    12.542    my_MouseCtl/tx_data0
    SLICE_X8Y132         FDRE                                         r  my_MouseCtl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/clk100MHz
    SLICE_X8Y132         FDRE                                         r  my_MouseCtl/tx_data_reg[4]/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X8Y132         FDRE (Hold_fdre_C_CE)       -0.016     9.970    my_MouseCtl/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.970    
                         arrival time                          12.542    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.572ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.585ns  (logic 0.212ns (36.225%)  route 0.373ns (63.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.190    12.315    my_MouseCtl/Q
    SLICE_X11Y130        LUT2 (Prop_lut2_I1_O)        0.045    12.360 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.183    12.542    my_MouseCtl/tx_data0
    SLICE_X8Y132         FDRE                                         r  my_MouseCtl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/clk100MHz
    SLICE_X8Y132         FDRE                                         r  my_MouseCtl/tx_data_reg[6]/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X8Y132         FDRE (Hold_fdre_C_CE)       -0.016     9.970    my_MouseCtl/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.970    
                         arrival time                          12.542    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.572ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.585ns  (logic 0.212ns (36.225%)  route 0.373ns (63.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.190    12.315    my_MouseCtl/Q
    SLICE_X11Y130        LUT2 (Prop_lut2_I1_O)        0.045    12.360 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.183    12.542    my_MouseCtl/tx_data0
    SLICE_X8Y132         FDRE                                         r  my_MouseCtl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/clk100MHz
    SLICE_X8Y132         FDRE                                         r  my_MouseCtl/tx_data_reg[7]/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X8Y132         FDRE (Hold_fdre_C_CE)       -0.016     9.970    my_MouseCtl/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.970    
                         arrival time                          12.542    
  -------------------------------------------------------------------
                         slack                                  2.572    





---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.479ns  (logic 0.456ns (18.396%)  route 2.023ns (81.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 23.603 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.720    19.208    my_MouseCtl/clk100MHz
    SLICE_X9Y125         FDRE                                         r  my_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.456    19.664 r  my_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           2.023    21.687    my_position_memory/ypos_reg[10][0]
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.598    23.603    my_position_memory/pclk
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[0]/C
                         clock pessimism              0.398    24.001    
                         clock uncertainty           -0.207    23.794    
    SLICE_X8Y125         FDRE (Setup_fdre_C_D)       -0.058    23.736    my_position_memory/ypos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         23.736    
                         arrival time                         -21.687    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.349ns  (logic 0.456ns (19.413%)  route 1.893ns (80.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 23.603 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.720    19.208    my_MouseCtl/clk100MHz
    SLICE_X13Y125        FDRE                                         r  my_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.456    19.664 r  my_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           1.893    21.557    my_position_memory/D[10]
    SLICE_X13Y124        FDRE                                         r  my_position_memory/xpos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.598    23.603    my_position_memory/pclk
    SLICE_X13Y124        FDRE                                         r  my_position_memory/xpos_out_reg[10]/C
                         clock pessimism              0.398    24.001    
                         clock uncertainty           -0.207    23.794    
    SLICE_X13Y124        FDRE (Setup_fdre_C_D)       -0.105    23.689    my_position_memory/xpos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.689    
                         arrival time                         -21.557    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.360ns  (logic 0.456ns (19.322%)  route 1.904ns (80.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 23.603 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.720    19.208    my_MouseCtl/clk100MHz
    SLICE_X9Y125         FDRE                                         r  my_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.456    19.664 r  my_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           1.904    21.569    my_position_memory/ypos_reg[10][3]
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.598    23.603    my_position_memory/pclk
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[3]/C
                         clock pessimism              0.398    24.001    
                         clock uncertainty           -0.207    23.794    
    SLICE_X8Y125         FDRE (Setup_fdre_C_D)       -0.072    23.722    my_position_memory/ypos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.722    
                         arrival time                         -21.569    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.186ns  (logic 0.456ns (20.862%)  route 1.730ns (79.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 23.608 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.727    19.215    my_MouseCtl/clk100MHz
    SLICE_X13Y120        FDRE                                         r  my_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.456    19.671 r  my_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           1.730    21.401    my_position_memory/D[3]
    SLICE_X13Y121        FDRE                                         r  my_position_memory/xpos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.603    23.608    my_position_memory/pclk
    SLICE_X13Y121        FDRE                                         r  my_position_memory/xpos_out_reg[3]/C
                         clock pessimism              0.398    24.006    
                         clock uncertainty           -0.207    23.799    
    SLICE_X13Y121        FDRE (Setup_fdre_C_D)       -0.102    23.697    my_position_memory/xpos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.697    
                         arrival time                         -21.401    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.198ns  (logic 0.456ns (20.751%)  route 1.742ns (79.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 23.602 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.720    19.208    my_MouseCtl/clk100MHz
    SLICE_X16Y125        FDRE                                         r  my_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y125        FDRE (Prop_fdre_C_Q)         0.456    19.664 r  my_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           1.742    21.406    my_position_memory/D[11]
    SLICE_X19Y124        FDRE                                         r  my_position_memory/xpos_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.597    23.602    my_position_memory/pclk
    SLICE_X19Y124        FDRE                                         r  my_position_memory/xpos_out_reg[11]/C
                         clock pessimism              0.398    24.000    
                         clock uncertainty           -0.207    23.793    
    SLICE_X19Y124        FDRE (Setup_fdre_C_D)       -0.067    23.726    my_position_memory/xpos_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.726    
                         arrival time                         -21.406    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.202ns  (logic 0.456ns (20.712%)  route 1.746ns (79.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 23.603 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.720    19.208    my_MouseCtl/clk100MHz
    SLICE_X9Y125         FDRE                                         r  my_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.456    19.664 r  my_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           1.746    21.410    my_position_memory/ypos_reg[10][10]
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.598    23.603    my_position_memory/pclk
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[10]/C
                         clock pessimism              0.398    24.001    
                         clock uncertainty           -0.207    23.794    
    SLICE_X8Y125         FDRE (Setup_fdre_C_D)       -0.059    23.735    my_position_memory/ypos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.735    
                         arrival time                         -21.410    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.175ns  (logic 0.456ns (20.966%)  route 1.719ns (79.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 23.603 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.720    19.208    my_MouseCtl/clk100MHz
    SLICE_X9Y125         FDRE                                         r  my_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.456    19.664 r  my_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           1.719    21.383    my_position_memory/ypos_reg[10][1]
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.598    23.603    my_position_memory/pclk
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[1]/C
                         clock pessimism              0.398    24.001    
                         clock uncertainty           -0.207    23.794    
    SLICE_X8Y125         FDRE (Setup_fdre_C_D)       -0.063    23.731    my_position_memory/ypos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.731    
                         arrival time                         -21.383    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.158ns  (logic 0.518ns (24.005%)  route 1.640ns (75.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 23.605 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 19.209 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.721    19.209    my_MouseCtl/clk100MHz
    SLICE_X10Y124        FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518    19.727 r  my_MouseCtl/ypos_reg[2]/Q
                         net (fo=1, routed)           1.640    21.367    my_position_memory/ypos_reg[10][2]
    SLICE_X10Y123        FDRE                                         r  my_position_memory/ypos_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.600    23.605    my_position_memory/pclk
    SLICE_X10Y123        FDRE                                         r  my_position_memory/ypos_out_reg[2]/C
                         clock pessimism              0.398    24.003    
                         clock uncertainty           -0.207    23.796    
    SLICE_X10Y123        FDRE (Setup_fdre_C_D)       -0.058    23.738    my_position_memory/ypos_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.738    
                         arrival time                         -21.367    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.161ns  (logic 0.518ns (23.976%)  route 1.643ns (76.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 23.605 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.720    19.208    my_MouseCtl/clk100MHz
    SLICE_X14Y125        FDRE                                         r  my_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.518    19.726 r  my_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           1.643    21.369    my_position_memory/D[8]
    SLICE_X14Y123        FDRE                                         r  my_position_memory/xpos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.600    23.605    my_position_memory/pclk
    SLICE_X14Y123        FDRE                                         r  my_position_memory/xpos_out_reg[8]/C
                         clock pessimism              0.398    24.003    
                         clock uncertainty           -0.207    23.796    
    SLICE_X14Y123        FDRE (Setup_fdre_C_D)       -0.056    23.740    my_position_memory/xpos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         23.740    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.150ns  (logic 0.518ns (24.091%)  route 1.632ns (75.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 23.605 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.720    19.208    my_MouseCtl/clk100MHz
    SLICE_X12Y124        FDRE                                         r  my_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDRE (Prop_fdre_C_Q)         0.518    19.726 r  my_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           1.632    21.359    my_position_memory/D[7]
    SLICE_X11Y123        FDRE                                         r  my_position_memory/xpos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.600    23.605    my_position_memory/pclk
    SLICE_X11Y123        FDRE                                         r  my_position_memory/xpos_out_reg[7]/C
                         clock pessimism              0.398    24.003    
                         clock uncertainty           -0.207    23.796    
    SLICE_X11Y123        FDRE (Setup_fdre_C_D)       -0.061    23.735    my_position_memory/xpos_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.735    
                         arrival time                         -21.359    
  -------------------------------------------------------------------
                         slack                                  2.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.979%)  route 0.565ns (80.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.633    -0.548    my_MouseCtl/clk100MHz
    SLICE_X13Y125        FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           0.565     0.158    my_position_memory/D[6]
    SLICE_X13Y124        FDRE                                         r  my_position_memory/xpos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.904    -0.785    my_position_memory/pclk
    SLICE_X13Y124        FDRE                                         r  my_position_memory/xpos_out_reg[6]/C
                         clock pessimism              0.555    -0.230    
                         clock uncertainty            0.207    -0.023    
    SLICE_X13Y124        FDRE (Hold_fdre_C_D)         0.055     0.032    my_position_memory/xpos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.364%)  route 0.587ns (80.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.633    -0.548    my_MouseCtl/clk100MHz
    SLICE_X13Y125        FDRE                                         r  my_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  my_MouseCtl/xpos_reg[2]/Q
                         net (fo=1, routed)           0.587     0.180    my_position_memory/D[2]
    SLICE_X13Y124        FDRE                                         r  my_position_memory/xpos_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.904    -0.785    my_position_memory/pclk
    SLICE_X13Y124        FDRE                                         r  my_position_memory/xpos_out_reg[2]/C
                         clock pessimism              0.555    -0.230    
                         clock uncertainty            0.207    -0.023    
    SLICE_X13Y124        FDRE (Hold_fdre_C_D)         0.061     0.038    my_position_memory/xpos_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.164ns (20.912%)  route 0.620ns (79.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.633    -0.548    my_MouseCtl/clk100MHz
    SLICE_X10Y124        FDRE                                         r  my_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  my_MouseCtl/ypos_reg[5]/Q
                         net (fo=1, routed)           0.620     0.236    my_position_memory/ypos_reg[10][5]
    SLICE_X10Y123        FDRE                                         r  my_position_memory/ypos_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.906    -0.783    my_position_memory/pclk
    SLICE_X10Y123        FDRE                                         r  my_position_memory/ypos_out_reg[5]/C
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.207    -0.021    
    SLICE_X10Y123        FDRE (Hold_fdre_C_D)         0.090     0.069    my_position_memory/ypos_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.490%)  route 0.622ns (81.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.662    -0.519    my_MouseCtl/clk100MHz
    SLICE_X7Y126         FDRE                                         r  my_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  my_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           0.622     0.244    my_position_memory/ypos_reg[10][6]
    SLICE_X7Y125         FDRE                                         r  my_position_memory/ypos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.932    -0.757    my_position_memory/pclk
    SLICE_X7Y125         FDRE                                         r  my_position_memory/ypos_out_reg[6]/C
                         clock pessimism              0.555    -0.202    
                         clock uncertainty            0.207     0.005    
    SLICE_X7Y125         FDRE (Hold_fdre_C_D)         0.070     0.075    my_position_memory/ypos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.487%)  route 0.622ns (81.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.633    -0.548    my_MouseCtl/clk100MHz
    SLICE_X16Y125        FDRE                                         r  my_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  my_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           0.622     0.215    my_position_memory/D[9]
    SLICE_X19Y124        FDRE                                         r  my_position_memory/xpos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.903    -0.786    my_position_memory/pclk
    SLICE_X19Y124        FDRE                                         r  my_position_memory/xpos_out_reg[9]/C
                         clock pessimism              0.555    -0.231    
                         clock uncertainty            0.207    -0.024    
    SLICE_X19Y124        FDRE (Hold_fdre_C_D)         0.066     0.042    my_position_memory/xpos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.141ns (18.226%)  route 0.633ns (81.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.634    -0.547    my_MouseCtl/clk100MHz
    SLICE_X16Y123        FDRE                                         r  my_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  my_MouseCtl/xpos_reg[0]/Q
                         net (fo=1, routed)           0.633     0.227    my_position_memory/D[0]
    SLICE_X16Y122        FDRE                                         r  my_position_memory/xpos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.906    -0.783    my_position_memory/pclk
    SLICE_X16Y122        FDRE                                         r  my_position_memory/xpos_out_reg[0]/C
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.207    -0.021    
    SLICE_X16Y122        FDRE (Hold_fdre_C_D)         0.070     0.049    my_position_memory/xpos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.196%)  route 0.610ns (78.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.661    -0.520    my_MouseCtl/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  my_MouseCtl/ypos_reg[7]/Q
                         net (fo=1, routed)           0.610     0.254    my_position_memory/ypos_reg[10][7]
    SLICE_X5Y125         FDRE                                         r  my_position_memory/ypos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.932    -0.757    my_position_memory/pclk
    SLICE_X5Y125         FDRE                                         r  my_position_memory/ypos_out_reg[7]/C
                         clock pessimism              0.555    -0.202    
                         clock uncertainty            0.207     0.005    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.070     0.075    my_position_memory/ypos_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.164ns (21.086%)  route 0.614ns (78.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.662    -0.519    my_MouseCtl/clk100MHz
    SLICE_X6Y126         FDRE                                         r  my_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  my_MouseCtl/ypos_reg[4]/Q
                         net (fo=1, routed)           0.614     0.259    my_position_memory/ypos_reg[10][4]
    SLICE_X5Y126         FDRE                                         r  my_position_memory/ypos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.933    -0.756    my_position_memory/pclk
    SLICE_X5Y126         FDRE                                         r  my_position_memory/ypos_out_reg[4]/C
                         clock pessimism              0.555    -0.201    
                         clock uncertainty            0.207     0.006    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.070     0.076    my_position_memory/ypos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.671%)  route 0.657ns (82.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.633    -0.548    my_MouseCtl/clk100MHz
    SLICE_X9Y125         FDRE                                         r  my_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  my_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           0.657     0.250    my_position_memory/ypos_reg[10][1]
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.905    -0.784    my_position_memory/pclk
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[1]/C
                         clock pessimism              0.555    -0.229    
                         clock uncertainty            0.207    -0.022    
    SLICE_X8Y125         FDRE (Hold_fdre_C_D)         0.087     0.065    my_position_memory/ypos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.503%)  route 0.665ns (82.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.633    -0.548    my_MouseCtl/clk100MHz
    SLICE_X9Y125         FDRE                                         r  my_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  my_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           0.665     0.258    my_position_memory/ypos_reg[10][10]
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.905    -0.784    my_position_memory/pclk
    SLICE_X8Y125         FDRE                                         r  my_position_memory/ypos_out_reg[10]/C
                         clock pessimism              0.555    -0.229    
                         clock uncertainty            0.207    -0.022    
    SLICE_X8Y125         FDRE (Hold_fdre_C_D)         0.090     0.068    my_position_memory/ypos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.411ns  (logic 0.524ns (37.140%)  route 0.887ns (62.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.887    38.128    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X11Y134        FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.609    38.614    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y134        FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.398    39.012    
                         clock uncertainty           -0.207    38.805    
    SLICE_X11Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.400    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                         -38.128    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_new_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.411ns  (logic 0.524ns (37.140%)  route 0.887ns (62.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.887    38.128    my_MouseCtl/Q
    SLICE_X11Y134        FDCE                                         f  my_MouseCtl/x_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.609    38.614    my_MouseCtl/clk100MHz
    SLICE_X11Y134        FDCE                                         r  my_MouseCtl/x_new_reg/C
                         clock pessimism              0.398    39.012    
                         clock uncertainty           -0.207    38.805    
    SLICE_X11Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.400    my_MouseCtl/x_new_reg
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                         -38.128    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[3]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.347ns  (logic 0.524ns (38.888%)  route 0.823ns (61.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.823    38.065    my_MouseCtl/Q
    SLICE_X11Y128        FDCE                                         f  my_MouseCtl/x_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.603    38.608    my_MouseCtl/clk100MHz
    SLICE_X11Y128        FDCE                                         r  my_MouseCtl/x_inc_reg[3]/C
                         clock pessimism              0.398    39.006    
                         clock uncertainty           -0.207    38.799    
    SLICE_X11Y128        FDCE (Recov_fdce_C_CLR)     -0.405    38.394    my_MouseCtl/x_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                         -38.065    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[7]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.347ns  (logic 0.524ns (38.888%)  route 0.823ns (61.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.823    38.065    my_MouseCtl/Q
    SLICE_X11Y128        FDCE                                         f  my_MouseCtl/x_inc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.603    38.608    my_MouseCtl/clk100MHz
    SLICE_X11Y128        FDCE                                         r  my_MouseCtl/x_inc_reg[7]/C
                         clock pessimism              0.398    39.006    
                         clock uncertainty           -0.207    38.799    
    SLICE_X11Y128        FDCE (Recov_fdce_C_CLR)     -0.405    38.394    my_MouseCtl/x_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                         -38.065    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.323ns  (logic 0.524ns (39.613%)  route 0.799ns (60.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.799    38.040    my_MouseCtl/Q
    SLICE_X9Y128         FDCE                                         f  my_MouseCtl/x_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.603    38.608    my_MouseCtl/clk100MHz
    SLICE_X9Y128         FDCE                                         r  my_MouseCtl/x_inc_reg[2]/C
                         clock pessimism              0.398    39.006    
                         clock uncertainty           -0.207    38.799    
    SLICE_X9Y128         FDCE (Recov_fdce_C_CLR)     -0.405    38.394    my_MouseCtl/x_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                         -38.040    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.319ns  (logic 0.524ns (39.718%)  route 0.795ns (60.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.612 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.795    38.037    my_MouseCtl/Q
    SLICE_X11Y132        FDCE                                         f  my_MouseCtl/y_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607    38.612    my_MouseCtl/clk100MHz
    SLICE_X11Y132        FDCE                                         r  my_MouseCtl/y_inc_reg[0]/C
                         clock pessimism              0.398    39.010    
                         clock uncertainty           -0.207    38.803    
    SLICE_X11Y132        FDCE (Recov_fdce_C_CLR)     -0.405    38.398    my_MouseCtl/y_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         38.398    
                         arrival time                         -38.037    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[1]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.319ns  (logic 0.524ns (39.718%)  route 0.795ns (60.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.612 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.795    38.037    my_MouseCtl/Q
    SLICE_X11Y132        FDCE                                         f  my_MouseCtl/y_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607    38.612    my_MouseCtl/clk100MHz
    SLICE_X11Y132        FDCE                                         r  my_MouseCtl/y_inc_reg[1]/C
                         clock pessimism              0.398    39.010    
                         clock uncertainty           -0.207    38.803    
    SLICE_X11Y132        FDCE (Recov_fdce_C_CLR)     -0.405    38.398    my_MouseCtl/y_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.398    
                         arrival time                         -38.037    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/reset_timeout_cnt_reg/PRE
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.319ns  (logic 0.524ns (39.718%)  route 0.795ns (60.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.612 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.795    38.037    my_MouseCtl/Q
    SLICE_X10Y132        FDPE                                         f  my_MouseCtl/reset_timeout_cnt_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607    38.612    my_MouseCtl/clk100MHz
    SLICE_X10Y132        FDPE                                         r  my_MouseCtl/reset_timeout_cnt_reg/C
                         clock pessimism              0.398    39.010    
                         clock uncertainty           -0.207    38.803    
    SLICE_X10Y132        FDPE (Recov_fdpe_C_PRE)     -0.361    38.442    my_MouseCtl/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                         38.442    
                         arrival time                         -38.037    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_overflow_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.347ns  (logic 0.524ns (38.888%)  route 0.823ns (61.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.823    38.065    my_MouseCtl/Q
    SLICE_X10Y128        FDCE                                         f  my_MouseCtl/x_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.603    38.608    my_MouseCtl/clk100MHz
    SLICE_X10Y128        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
                         clock pessimism              0.398    39.006    
                         clock uncertainty           -0.207    38.799    
    SLICE_X10Y128        FDCE (Recov_fdce_C_CLR)     -0.319    38.480    my_MouseCtl/x_overflow_reg
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                         -38.065    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_sign_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.347ns  (logic 0.524ns (38.888%)  route 0.823ns (61.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 36.717 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         1.729    36.717    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.524    37.241 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.823    38.065    my_MouseCtl/Q
    SLICE_X10Y128        FDCE                                         f  my_MouseCtl/x_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.603    38.608    my_MouseCtl/clk100MHz
    SLICE_X10Y128        FDCE                                         r  my_MouseCtl/x_sign_reg/C
                         clock pessimism              0.398    39.006    
                         clock uncertainty           -0.207    38.799    
    SLICE_X10Y128        FDCE (Recov_fdce_C_CLR)     -0.319    38.480    my_MouseCtl/x_sign_reg
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                         -38.065    
  -------------------------------------------------------------------
                         slack                                  0.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.493ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.453ns  (logic 0.167ns (36.849%)  route 0.286ns (63.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.286    12.410    my_MouseCtl/Q
    SLICE_X8Y130         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.911     9.222    my_MouseCtl/clk100MHz
    SLICE_X8Y130         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555     9.777    
                         clock uncertainty            0.207     9.984    
    SLICE_X8Y130         FDCE (Remov_fdce_C_CLR)     -0.067     9.917    my_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.917    
                         arrival time                          12.410    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.493ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.453ns  (logic 0.167ns (36.849%)  route 0.286ns (63.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.286    12.410    my_MouseCtl/Q
    SLICE_X8Y130         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.911     9.222    my_MouseCtl/clk100MHz
    SLICE_X8Y130         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555     9.777    
                         clock uncertainty            0.207     9.984    
    SLICE_X8Y130         FDCE (Remov_fdce_C_CLR)     -0.067     9.917    my_MouseCtl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.917    
                         arrival time                          12.410    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.493ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_new_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.453ns  (logic 0.167ns (36.849%)  route 0.286ns (63.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.286    12.410    my_MouseCtl/Q
    SLICE_X8Y130         FDCE                                         f  my_MouseCtl/y_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.911     9.222    my_MouseCtl/clk100MHz
    SLICE_X8Y130         FDCE                                         r  my_MouseCtl/y_new_reg/C
                         clock pessimism              0.555     9.777    
                         clock uncertainty            0.207     9.984    
    SLICE_X8Y130         FDCE (Remov_fdce_C_CLR)     -0.067     9.917    my_MouseCtl/y_new_reg
  -------------------------------------------------------------------
                         required time                         -9.917    
                         arrival time                          12.410    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.517ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.476ns  (logic 0.167ns (35.062%)  route 0.309ns (64.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.309    12.433    my_MouseCtl/Q
    SLICE_X10Y129        FDCE                                         f  my_MouseCtl/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.910     9.221    my_MouseCtl/clk100MHz
    SLICE_X10Y129        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
                         clock pessimism              0.555     9.776    
                         clock uncertainty            0.207     9.983    
    SLICE_X10Y129        FDCE (Remov_fdce_C_CLR)     -0.067     9.916    my_MouseCtl/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.916    
                         arrival time                          12.433    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.476ns  (logic 0.167ns (35.062%)  route 0.309ns (64.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.309    12.433    my_MouseCtl/Q
    SLICE_X10Y129        FDCE                                         f  my_MouseCtl/x_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.910     9.221    my_MouseCtl/clk100MHz
    SLICE_X10Y129        FDCE                                         r  my_MouseCtl/x_inc_reg[1]/C
                         clock pessimism              0.555     9.776    
                         clock uncertainty            0.207     9.983    
    SLICE_X10Y129        FDCE (Remov_fdce_C_CLR)     -0.067     9.916    my_MouseCtl/x_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.916    
                         arrival time                          12.433    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.476ns  (logic 0.167ns (35.062%)  route 0.309ns (64.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.309    12.433    my_MouseCtl/Q
    SLICE_X10Y129        FDCE                                         f  my_MouseCtl/x_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.910     9.221    my_MouseCtl/clk100MHz
    SLICE_X10Y129        FDCE                                         r  my_MouseCtl/x_inc_reg[4]/C
                         clock pessimism              0.555     9.776    
                         clock uncertainty            0.207     9.983    
    SLICE_X10Y129        FDCE (Remov_fdce_C_CLR)     -0.067     9.916    my_MouseCtl/x_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.916    
                         arrival time                          12.433    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[5]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.476ns  (logic 0.167ns (35.062%)  route 0.309ns (64.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.309    12.433    my_MouseCtl/Q
    SLICE_X10Y129        FDCE                                         f  my_MouseCtl/x_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.910     9.221    my_MouseCtl/clk100MHz
    SLICE_X10Y129        FDCE                                         r  my_MouseCtl/x_inc_reg[5]/C
                         clock pessimism              0.555     9.776    
                         clock uncertainty            0.207     9.983    
    SLICE_X10Y129        FDCE (Remov_fdce_C_CLR)     -0.067     9.916    my_MouseCtl/x_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.916    
                         arrival time                          12.433    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[6]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.476ns  (logic 0.167ns (35.062%)  route 0.309ns (64.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.309    12.433    my_MouseCtl/Q
    SLICE_X10Y129        FDCE                                         f  my_MouseCtl/x_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.910     9.221    my_MouseCtl/clk100MHz
    SLICE_X10Y129        FDCE                                         r  my_MouseCtl/x_inc_reg[6]/C
                         clock pessimism              0.555     9.776    
                         clock uncertainty            0.207     9.983    
    SLICE_X10Y129        FDCE (Remov_fdce_C_CLR)     -0.067     9.916    my_MouseCtl/x_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.916    
                         arrival time                          12.433    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.520ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.479ns  (logic 0.167ns (34.867%)  route 0.312ns (65.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.312    12.436    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X12Y130        FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.910     9.221    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X12Y130        FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555     9.776    
                         clock uncertainty            0.207     9.983    
    SLICE_X12Y130        FDCE (Remov_fdce_C_CLR)     -0.067     9.916    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.916    
                         arrival time                          12.436    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.520ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.479ns  (logic 0.167ns (34.867%)  route 0.312ns (65.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 11.957 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=236, routed)         0.638    11.957    my_internal_reset/pclk
    SLICE_X10Y130        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.167    12.124 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.312    12.436    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X12Y130        FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.910     9.221    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X12Y130        FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555     9.776    
                         clock uncertainty            0.207     9.983    
    SLICE_X12Y130        FDCE (Remov_fdce_C_CLR)     -0.067     9.916    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.916    
                         arrival time                          12.436    
  -------------------------------------------------------------------
                         slack                                  2.520    





