Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 17 19:14:17 2024
| Host         : DESKTOP-QAGDBSL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |              18 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|  o_done_reg_i_2_n_0        |                             |                  |                1 |              1 |         1.00 |
|  o_mem_we_reg_i_2_n_0      |                             |                  |                1 |              1 |         1.00 |
|  sentinel__0               |                             |                  |                1 |              1 |         1.00 |
|  o_mem_en_reg_i_2_n_0      |                             |                  |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG           | FSM_sequential_S[3]_i_1_n_0 | i_rst_IBUF       |                1 |              4 |         4.00 |
| ~i_clk_IBUF_BUFG           | cnt                         | i_rst_IBUF       |                2 |              8 |         4.00 |
| ~i_clk_IBUF_BUFG           | lastNum                     | lastNum0         |                2 |              8 |         4.00 |
|  o_mem_data_reg[7]_i_2_n_0 |                             |                  |                4 |              8 |         2.00 |
|  lastNum0                  |                             |                  |                4 |             10 |         2.50 |
| ~i_clk_IBUF_BUFG           | I[9]_i_1_n_0                | lastNum0         |                2 |             10 |         5.00 |
| ~i_clk_IBUF_BUFG           | stored_value                |                  |                5 |             16 |         3.20 |
+----------------------------+-----------------------------+------------------+------------------+----------------+--------------+


