Return-Path: <devicetree+bounces-289394-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id oETJH9W/6GmEPwIAu9opvQ
	(envelope-from <devicetree+bounces-289394-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Wed, 22 Apr 2026 14:32:21 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id 9CBF6445F8F
	for <lists+devicetree@lfdr.de>; Wed, 22 Apr 2026 14:32:20 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id C5F223053746
	for <lists+devicetree@lfdr.de>; Wed, 22 Apr 2026 12:26:05 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 518FC3D3485;
	Wed, 22 Apr 2026 12:26:02 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=inventec.com header.i=@inventec.com header.b="Mv1nDMFS"
X-Original-To: devicetree@vger.kernel.org
Received: from mail-pf1-f175.google.com (mail-pf1-f175.google.com [209.85.210.175])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9E1243D34A8
	for <devicetree@vger.kernel.org>; Wed, 22 Apr 2026 12:25:59 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.175
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1776860762; cv=none; b=FnSBtPFWZj/ih9O9myi4KHL1tPHcKps8A/KzSZQOTF89JbJWtu1Zm3AEySngqVwSowU1OENmnXsUR+kqcOqL09Sx2iW6M4qfEsCxpFf/CqiYe6XzLyS7CO14CdBbDltncpEY9Tf3JxGUQhXh5d5/Z1WUei0YYKGn4T7f2ZUeTGs=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1776860762; c=relaxed/simple;
	bh=bSgaWb5OdbW1L92xuCZreF74sc/lPPhADT2oO3xOFW0=;
	h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=fdsoi28FZwoSMwRFoloKqXntTLu+67pkGrFVRGeXtww7m0+pPMCykBBxIeF4QXBsTFUlf6pUbm/kR94YRAZ9wCvIZLPIDznY+8mbwJ9vojA5sDW1Lx37e89VVMYKRSiz+KrrIPOgYoDovVVo8fWdX8Ua1lZy9Lq5OcDIQAL7O6U=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=inventec.com; spf=pass smtp.mailfrom=inventec.com; dkim=pass (2048-bit key) header.d=inventec.com header.i=@inventec.com header.b=Mv1nDMFS; arc=none smtp.client-ip=209.85.210.175
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=inventec.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=inventec.com
Received: by mail-pf1-f175.google.com with SMTP id d2e1a72fcca58-82f943870baso1991946b3a.1
        for <devicetree@vger.kernel.org>; Wed, 22 Apr 2026 05:25:59 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=inventec.com; s=google; t=1776860759; x=1777465559; darn=vger.kernel.org;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:from:to:cc:subject:date:message-id:reply-to;
        bh=j09n4K9dKtnS6kt2cbEL0n8jsIRoLd8dUYWhn9YQULU=;
        b=Mv1nDMFSic5AtbyRMkonx2HZ1+2PvLlj1/8mh8eywemTbPZyXxQiKL019Oj+jQS5ff
         x7rvFGPDdRtVeqlNoH/d/Er7GtmyIRsAtAaOv+kQvixAZrb18JLE/QYK6V1SxP1qMJ5A
         lWzI2tUAzvleaW5Gellg+Amw4TpcAJyU5azozLTS8Zglcu6j4oScq45DoSdPSPtqq++2
         NrUo22MyfaRQALuC+hrJazWQ1dX28xEeOVTs3F1uZfNs+Nv8q+mY2STBxw+Xlu2Xa0b9
         /fhS3mq/JGbh8PIRkFWdDh+Xcv/DVN1giRg8Kwr65htO7MWVnA1JpGJzXAh12yNiNTMo
         5y6A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1776860759; x=1777465559;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to;
        bh=j09n4K9dKtnS6kt2cbEL0n8jsIRoLd8dUYWhn9YQULU=;
        b=BJgNEJqdwAaDl9zBxOVrmJG8vDp/VuLWts2H+LO7nvVZZFLjFpKJBV8HdAVPiscd22
         AzHQBC16fDA2amE7rFhk3q26NxgurrhhpmkHdRjCvRmIVNPqQtQIguLx3esjE3RJPohs
         mnNmAOjjh0iszTKwaM9qdj8rO9DBdHOHX8c7I8monRfFTuKOLe6HY4hlPoGuVRZY5STh
         rf/naUjPIpV9TvTCWsba+m7Q4LacSJlaaAmL6gp2OA8topHN7DOUZpZXwA0iVlJle4nZ
         dVaTMFxJENp5NKETIqtALQ+BIVgp+mHfBQU8axGBOvUXANJhDZJAiyuL+7AJVJ5vJE7K
         5LKg==
X-Gm-Message-State: AOJu0Yy3JColV7UFPx6GF+WNx2EEIjFVU0h1ZZg/XTnBrpAfpz0D6OBe
	kmI5YhzBDKDcHSXvI9/miJVa6uJiUOAl0QyJiNiyl7msTbAWNbB94SoZg3lKvG6BBNA=
X-Gm-Gg: AeBDiesv6xMsMSm6I3FOD48WoLpPHlnxZ0Etv8hjJmznTdpel+B9iwfmkb36I5D+9WZ
	EaskZlf5h5lKSih8yjkFwzNrzVjCm/3t23xx5T1WWm8uyHMdkB0hM0OVH6n85Pe7zUhIenwI547
	Hd3+aBiVZXE703fbQ+0V8wyGGJHXdf9d//OVnNWTSxF+WsiwVMM8zBNC8CX+v4s1oWs1iz7YBcS
	GkKP2v8/76eJuTf9W2pH9GkqmnIbxwp3pD1iaclb+V31CS72hyHSLGJP0EtF0v/OjJ7DJzu7UYP
	A3pGCsHjy8abeSivcTCznW282XuHKrkyA/18m1TQzD/PP3/YcEc6UFC23J0/7bZ5hKcEdcWTvwB
	/1GuWUx7pkCYPxmLUKhPmC1iJWPLPzFrYPqR6DPQvu4gVPRRZB/8RXcgQB6DlAue72e3alicuU/
	oiLpDIeMwVthLwUS+9y9tUTy7uEieF04h/HlnLmgIS5JWNcrFFX83cuTPrPYBQn7Lru448XsMO/
	w==
X-Received: by 2002:a05:6a00:10c5:b0:82f:3436:42d7 with SMTP id d2e1a72fcca58-82f8c84db8fmr23899202b3a.2.1776860759080;
        Wed, 22 Apr 2026 05:25:59 -0700 (PDT)
Received: from [127.0.1.1] (60-248-18-139.hinet-ip.hinet.net. [60.248.18.139])
        by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82f8e9819fesm17218079b3a.4.2026.04.22.05.25.56
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Wed, 22 Apr 2026 05:25:58 -0700 (PDT)
From: Brian Chiang <chiang.brian@inventec.com>
Subject: [PATCH v5 0/2] Add support for q50sn12072 and q54sn120a1
Date: Wed, 22 Apr 2026 12:25:48 +0000
Message-Id: <20260422-add-support-for-q50sn12072-and-q54sn120a1-v5-0-b8fb87262868@inventec.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
X-B4-Tracking: v=1; b=H4sIAEy+6GkC/53Ny04EIRCF4VeZsBYDBc3Fle9hXHCpdlgILbREM
 +l3l+nEaMxs2uVfqXznQhrWhI08nC6kYk8tlTxiujuRcHb5BWmKowkwmJhmnLoYaXtfllJXOpd
 K3ybWMgemgbocR8o93fi0AaxFFQ2PZHhLxTl97FtPz6PPqa2lfu7TnV+v/1npnDIahNHezRZM8
 I8pd8wrhvtQXsl1qMM3rpgAdQSHgWvtg9aIMWh1Axc/uGRwBBcDV9pN3Ei0wpsbuPyFc3kElwP
 3hqNDJ22c+R9827YvalKah/wBAAA=
To: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>, Guenter Roeck <linux@roeck-us.net>
Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, 
 linux-hwmon@vger.kernel.org, Jack Cheng <Cheng.JackHY@inventec.com>, 
 Brian Chiang <chiang.brian@inventec.com>, 
 Jack Cheng <cheng.jackhy@inventec.com>
X-Mailer: b4 0.13.0
X-Developer-Signature: v=1; a=ed25519-sha256; t=1776860756; l=3114;
 i=chiang.brian@inventec.com; s=20260316; h=from:subject:message-id;
 bh=bSgaWb5OdbW1L92xuCZreF74sc/lPPhADT2oO3xOFW0=;
 b=jJr5FCiM/WK3CAyxyPWLkZBZ46KIw2inpEIEMWPVyb/0hlLXQdJTSFM6wVAWa+ipAj+4mIHZz
 rSpMyKnPTRuA3GyXF6wPIjy5qcykpeRQkbdvRLk6rTZg6mG2Xjwe+R5
X-Developer-Key: i=chiang.brian@inventec.com; a=ed25519;
 pk=q+NqJYuJbGpA9KS9941D7f+8PVVW+k7DvaGgFykBiUc=
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[inventec.com,reject];
	R_DKIM_ALLOW(-0.20)[inventec.com:s=google];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	DKIM_TRACE(0.00)[inventec.com:+];
	FROM_HAS_DN(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	TAGGED_FROM(0.00)[bounces-289394-lists,devicetree=lfdr.de];
	MIME_TRACE(0.00)[0:+];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TO_DN_SOME(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[chiang.brian@inventec.com,devicetree@vger.kernel.org];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	NEURAL_HAM(-0.00)[-1.000];
	RCPT_COUNT_SEVEN(0.00)[10];
	MID_RHS_MATCH_FROM(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	DBL_BLOCKED_OPENRESOLVER(0.00)[inventec.com:email,inventec.com:dkim,inventec.com:mid,sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns]
X-Rspamd-Queue-Id: 9CBF6445F8F
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

The Q50SN12072 and Q54SN120A1 are high-efficiency, high-density DC-DC power
module from Delta Power Modules.

The Q50SN12072, quarter brick, single output 12V. This product provides up
to 1200 watts of output power at 38~60V. The Q50SN12072 offers peak
efficiency up to 98.3%@54Vin.

The Q54SN120A1, quarter brick, single output 12V. This product provides up
to 1300 watts of output power at 40~60V. The Q54SN120A1 offers peak
efficiency up to 98.1%@54Vin.

Add support for them to q54sj108a2 driver.

Signed-off-by: Jack Cheng <Cheng.JackHY@inventec.com>
Co-developed-by: Brian Chiang <chiang.brian@inventec.com>
Signed-off-by: Brian Chiang <chiang.brian@inventec.com>

Changes in v5:
- Rebase from 6.19 to 7.0-rc7 for review
- Link to v4: https://lore.kernel.org/r/20260414-add-support-for-q50sn12072-and-q54sn120a1-v4-0-b81eaea49df1@inventec.com

Changes in v4:
- Add null terminator to prevent comparison of uninitialized data which
takes place when ret is shorter than strlen(mid->name)
- Link to v3: https://lore.kernel.org/r/20260402-add-support-for-q50sn12072-and-q54sn120a1-v3-0-67a5184e93b8@inventec.com

Changes in v3:
- Fix MFR_MODEL detection by using strncasecmp prefix match, without the strict length equality
- Move blackbox_read_offset debugfs entry inside the q54sj108a2-only guard block
- Sort the debugfs entries by the order of PMBus register addresses 
- Link to v2: https://lore.kernel.org/r/20260326-add-support-for-q50sn12072-and-q54sn120a1-v2-0-77bc77eedc76@inventec.com

Changes in v2:
- Drop Q50SN12072_DEBUGFS_VOUT_COMMAND debugfs entry
- Add .format[PSC_VOLTAGE_OUT] = linear explicitly to all three chip
  entries for consistency
- Replace hardcoded MFR_MODEL check (ret != 14 || strncmp("Q54SJ108A2"))
  with a loop over q54sj108a2_id[] using strncasecmp to support all
  three chip variants dynamically
- Remove of_device_get_match_data()/i2c_match_id() early chip_id path;
  derive chip_id exclusively from MFR_MODEL hardware read
- Remove unused .data fields from of_device_id entries
- Guard store_default, blackbox_erase, blackbox_set_offset, blackbox_read,
  and flash_key debugfs entries under psu->chip == q54sj108a2 check
- Add dev_notice() when configured device name differs from detected model
- Update MODULE_DESCRIPTION to "PMBus driver for Delta Q54SJ108A2 and
  compatibles"
- Fix commit message typo: "Q54SN12072" -> "Q50SN12072"
- Link to v1: https://lore.kernel.org/r/20250701-add-support-for-q50sn12072-and-q54sn120a1-v1-0-c387baf928cb@inventec.com

---
Jack Cheng (2):
      dt-bindings: trivial: Add q50sn12072 and q54sn120a1 support
      hwmon: (pmbus/q54sj108a2) Add support for q50sn12072 and q54sn120a1

 .../devicetree/bindings/trivial-devices.yaml       |   4 +
 drivers/hwmon/pmbus/q54sj108a2.c                   | 105 ++++++++++++++-------
 2 files changed, 76 insertions(+), 33 deletions(-)
---
base-commit: 591cd656a1bf5ea94a222af5ef2ee76df029c1d2
change-id: 20250701-add-support-for-q50sn12072-and-q54sn120a1-a9c299e6d81d

Best regards,
-- 
Brian Chiang <chiang.brian@inventec.com>


