[ General ]
Frequency=[500,1000,1500,2000,2500,3000,3500,4000,4500,5000,5500,6000,6500,7000,7500,8000]
PageSize=[4096,8192,16384,32768]

[ ModuleMainMemory ]
Type=MainMemory
BlockSize=[4096,8192,16384,32768]
Latency=[10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50]
Ports=[1,2,3,4]
HighNetwork=NetworkMainL3

[ ModuleCacheL3 ]
Type=Cache
Geometry=GeoNameL3
LowNetwork=NetworkMainL3
LowModules=MainMemory
HighNetwork=NetworkL3L2

[ CacheGeometryGeoNameL3 ]
Sets=[32,64,128,256,512,1024,2048,4096,8192]
Assoc=[2,4,8,16,32]
BlockSize=[4096,8192,16384,32768]
Latency=[10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25]
Policy=[LRU,FIFO,Random]
WritePolicy=[WriteBack,WriteThrough]
Ports=[1,2]	


[ CacheGeometryGeoNameL2 ]
Sets=[32,64,128,256,512,1024,2048,4096,8192]
Assoc=[2,4,8,16,32]
BlockSize=[4096,8192,16384,32768]
Latency=[8,9,10,11,12,13,14]
Policy=[LRU,FIFO,Random]
WritePolicy=[WriteBack,WriteThrough]
Ports=[1,2]	


[ CacheGeometryGeoNameL1 ]
Sets=[32,64,128,256,512,1024,2048,4096,8192]
Assoc=[2,4,8,16,32]
BlockSize=[4096,8192,16384,32768]
Latency=[2,3,4,5]
Policy=[LRU,FIFO,Random]
WritePolicy=[WriteBack,WriteThrough]
Ports=[1,2]	

[ NetworkNetworkMainL3 ]
DefaultInputBufferSize=[32,64,128,256,512,1024]
DefaultOutputBufferSize=[32,64,128,256,512,1024]
DefaultBandwidth=[32,64,128,256,512,1024]

[ NetworkNetworkL3L2 ]
DefaultInputBufferSize=[32,64,128,256,512,1024]
DefaultOutputBufferSize=[32,64,128,256,512,1024]
DefaultBandwidth=[32,64,128,256,512,1024]

[ NetworkNetworkL2L1-$CORE ]
DefaultInputBufferSize=[32,64,128,256,512,1024]
DefaultOutputBufferSize=[32,64,128,256,512,1024]
DefaultBandwidth=[32,64,128,256,512,1024]

[ ModuleCacheL2-$CORE ]
Type=Cache
Geometry=GeoNameL2
LowNetwork=NetworkL3L2
LowModules=CacheL3
HighNetwork=NetworkL2L1-$CORE

[ ModuleCacheL1-D-$CORE ]
Type=Cache
Geometry=GeoNameL1
LowNetwork=NetworkL2L1-$CORE
LowModules=CacheL2

[ ModuleCacheL1-I-$CORE ]
Type=Cache
Geometry=GeoNameL1
LowNetwork=NetworkL2L1-$CORE
LowModules=CacheL2

[ EntryCore-$CORE ]
Arch=x86
Core=$CORE
Thread=$THREAD
DataModule=CacheL1-D-$CORE
InstModule=CacheL1-I-$CORE





