#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 17 14:22:47 2025
# Process ID         : 28480
# Current directory  : C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent19732 C:\Users\matte\OneDrive\Documents\Cours Enseirb\EN103\projet_ma_LOTO\projet_ma_LOTO.xpr
# Log file           : C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/vivado.log
# Journal file       : C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO\vivado.jou
# Running On         : Asus_de_Matteo
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 4800H with Radeon Graphics         
# CPU Frequency      : 2895 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33737 MB
# Swap memory        : 29553 MB
# Total Virtual      : 63291 MB
# Available Virtual  : 51948 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.xpr}
INFO: [Project 1-313] Project file moved from '/net/netud/e/abromet/Documents/E1/EN103/projet_ma_LOTO' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4.vhd', nor could it be found using path 'C:/net/netud/e/abromet/Documents/E1/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux4.vhd', nor could it be found using path 'C:/net/netud/e/abromet/Documents/E1/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux4.vhd'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'projet_ma_LOTO.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/loto.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/loto.vhd}}
set_property top tb_compteur_mod4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top compteur_mod4 [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux4.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux4.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4.vhd}}
remove_files  {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4.vhd}}
WARNING: [Vivado 12-818] No files matched 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4.vhd'
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.cache/wt' already exists, is a directory, but is not writable.
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project Projet_loto_matteo {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Projet_loto_matteo} -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -scan_for_includes {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/compteur_mod6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_3kHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_25MHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4_7.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/loto.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_1Hz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_CE_25MHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_CE_3kHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_compteur_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux4_4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4_4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_compteur_mod6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/chiffre_7segments.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux4_7.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/increment.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_chiffre_7segments.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/compteur_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/tb_compteur_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_CE_1Hz.vhd}}
import_files -force
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_loto_matteo {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo} -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
file mkdir C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new
file mkdir C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new
file mkdir C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new
file mkdir C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new
file mkdir C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new
file mkdir C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new
file mkdir {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new}
close [ open {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/test.vhd} w ]
add_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/test.vhd}}
update_compile_order -fileset sources_1
remove_files  {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/test.vhd}}
close_project
open_project {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
add_files -norecurse -scan_for_includes {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/increment.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_7.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/compteur_mod6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/loto.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/CE_3kHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/CE_1Hz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/CE_25MHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/chiffre_7segments.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/compteur_mod4.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_compteur_mod6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_CE_25MHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_chiffre_7segments.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_compteur_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_mux4_7.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_CE_3kHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_mux4_4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_CE_1Hz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_mux6.vhd}}
import_files -fileset sim_1 -norecurse {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_compteur_mod6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_CE_25MHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_chiffre_7segments.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_compteur_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_mux4_7.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_CE_3kHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_mux4_4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_CE_1Hz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_mux6.vhd}}
update_compile_order -fileset sim_1
set_property top compteur_mod4 [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_mod4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mod4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mod4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/imports/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mod4'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mod4_behav xil_defaultlib.tb_mod4 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mod4_behav xil_defaultlib.tb_mod4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.tb_mod4
Built simulation snapshot tb_mod4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mod4_behav -key {Behavioral:sim_1:Functional:tb_mod4} -tclbatch {tb_mod4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mod4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mod4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1331.934 ; gain = 15.566
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mod4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mod4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mod4_behav xil_defaultlib.tb_mod4 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mod4_behav xil_defaultlib.tb_mod4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mod4_behav -key {Behavioral:sim_1:Functional:tb_mod4} -tclbatch {tb_mod4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mod4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mod4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.934 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: compteur_mod4
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2290.555 ; gain = 482.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'compteur_mod4' [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/compteur_mod4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'compteur_mod4' (0#1) [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/compteur_mod4.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2378.352 ; gain = 570.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2387.242 ; gain = 579.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2387.242 ; gain = 579.188
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.645 ; gain = 933.590
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 2741.645 ; gain = 1409.711
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mod4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mod4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mod4_behav xil_defaultlib.tb_mod4 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mod4_behav xil_defaultlib.tb_mod4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mod4_behav -key {Behavioral:sim_1:Functional:tb_mod4} -tclbatch {tb_mod4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mod4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mod4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2757.234 ; gain = 0.000
run 10 us
run 10 us
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
INFO: [Wavedata 42-43] There are no traceable objects to add.
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mod4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mod4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mod4_behav xil_defaultlib.tb_mod4 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mod4_behav xil_defaultlib.tb_mod4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mod4_behav -key {Behavioral:sim_1:Functional:tb_mod4} -tclbatch {tb_mod4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mod4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mod4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2770.742 ; gain = 0.000
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
INFO: [Wavedata 42-43] There are no traceable objects to add.
run all
run 100 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mod4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mod4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mod4_behav xil_defaultlib.tb_mod4 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mod4_behav xil_defaultlib.tb_mod4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3846.582 ; gain = 1051.090
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_mod4}} 
INFO: [Wavedata 42-43] There are no traceable objects to add.
close_design
set_property top tb_compteur_mod4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compteur_mod4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_compteur_mod4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/compteur_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_mod4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/imports/new/tb_compteur_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_compteur_mod4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_compteur_mod4_behav xil_defaultlib.tb_compteur_mod4 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_compteur_mod4_behav xil_defaultlib.tb_compteur_mod4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.compteur_mod4 [compteur_mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_compteur_mod4
Built simulation snapshot tb_compteur_mod4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compteur_mod4_behav -key {Behavioral:sim_1:Functional:tb_compteur_mod4} -tclbatch {tb_compteur_mod4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_compteur_mod4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compteur_mod4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3846.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_chiffre_7segments [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top chiffre_7segments [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_chiffre_7segments'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_chiffre_7segments' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_chiffre_7segments_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/chiffre_7segments.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'chiffre_7segments'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/imports/new/tb_chiffre_7segments.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_chiffre_7segments'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_chiffre_7segments_behav xil_defaultlib.tb_chiffre_7segments -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_chiffre_7segments_behav xil_defaultlib.tb_chiffre_7segments -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.chiffre_7segments [chiffre_7segments_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_chiffre_7segments
Built simulation snapshot tb_chiffre_7segments_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_chiffre_7segments_behav -key {Behavioral:sim_1:Functional:tb_chiffre_7segments} -tclbatch {tb_chiffre_7segments.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_chiffre_7segments.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_chiffre_7segments_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3846.582 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_chiffre_7segments'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_chiffre_7segments_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_chiffre_7segments'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_chiffre_7segments_behav xil_defaultlib.tb_chiffre_7segments -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_chiffre_7segments_behav xil_defaultlib.tb_chiffre_7segments -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3846.582 ; gain = 0.000
export_ip_user_files -no_script -force
INFO: [export_ip_user_files-Tcl-2] No IPs found in the project.
export_simulation  -export_source_files -directory "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images" -simulator xsim
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-8] Generating simulation products for BD/IPs (if any)...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/xsim/tb_chiffre_7segments.sh'
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: chiffre_7segments
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3846.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chiffre_7segments' [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/chiffre_7segments.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'chiffre_7segments' (0#1) [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/chiffre_7segments.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3846.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3846.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3846.582 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3846.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3846.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3846.582 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3846.582 ; gain = 0.000
write_schematic -format pdf -orientation portrait {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Transcodeur/schematic_transcodeur.pdf}
C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Transcodeur/schematic_transcodeur.pdf
close_design
set_property top compteur_mod4 [current_fileset]
set_property top tb_compteur_mod4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compteur_mod4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_compteur_mod4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_compteur_mod4_behav xil_defaultlib.tb_compteur_mod4 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_compteur_mod4_behav xil_defaultlib.tb_compteur_mod4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compteur_mod4_behav -key {Behavioral:sim_1:Functional:tb_compteur_mod4} -tclbatch {tb_compteur_mod4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_compteur_mod4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compteur_mod4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3846.582 ; gain = 0.000
run 60 ns
run 60 ns
run 60 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_compteur_mod4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_compteur_mod4_behav xil_defaultlib.tb_compteur_mod4 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_compteur_mod4_behav xil_defaultlib.tb_compteur_mod4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3846.582 ; gain = 0.000
run 60 ns
run 60 ns
run 60 ns
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3846.582 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_compteur_mod4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_mod4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_compteur_mod4_behav xil_defaultlib.tb_compteur_mod4 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_compteur_mod4_behav xil_defaultlib.tb_compteur_mod4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3846.582 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: compteur_mod4
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3864.742 ; gain = 17.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'compteur_mod4' [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/compteur_mod4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'compteur_mod4' (0#1) [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/compteur_mod4.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3873.566 ; gain = 26.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3896.457 ; gain = 49.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3896.457 ; gain = 49.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3896.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3913.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3913.207 ; gain = 66.316
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3913.207 ; gain = 66.316
write_schematic -format pdf -orientation portrait {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Transcodeur/schematic.pdf}
C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Transcodeur/schematic.pdf
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top compteur_mod6 [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_compteur_mod6 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_mod6'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compteur_mod6' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_compteur_mod6_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/compteur_mod6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_mod6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/imports/new/tb_compteur_mod6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_compteur_mod6'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_compteur_mod6_behav xil_defaultlib.tb_compteur_mod6 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_compteur_mod6_behav xil_defaultlib.tb_compteur_mod6 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.compteur_mod6 [compteur_mod6_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_compteur_mod6
Built simulation snapshot tb_compteur_mod6_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compteur_mod6_behav -key {Behavioral:sim_1:Functional:tb_compteur_mod6} -tclbatch {tb_compteur_mod6.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_compteur_mod6.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compteur_mod6_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3913.207 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: compteur_mod6
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3913.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'compteur_mod6' [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/compteur_mod6.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'compteur_mod6' (0#1) [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/compteur_mod6.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3913.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3913.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3913.207 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3913.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3913.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3946.188 ; gain = 32.980
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3946.188 ; gain = 32.980
write_schematic -format pdf -orientation portrait {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Mod6/schematic_mod6.pdf}
C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Mod6/schematic_mod6.pdf
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_mux4_4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top mux4_4 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mux4_4'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mux4_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mux4_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/imports/new/tb_mux4_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mux4_4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux4_4_behav xil_defaultlib.tb_mux4_4 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux4_4_behav xil_defaultlib.tb_mux4_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux4_4 [mux4_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux4_4
Built simulation snapshot tb_mux4_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mux4_4_behav -key {Behavioral:sim_1:Functional:tb_mux4_4} -tclbatch {tb_mux4_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mux4_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mux4_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3973.164 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mux4_4
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux4_4' [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_4.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_4.vhd:49]
WARNING: [Synth 8-614] signal 'E0' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_4.vhd:47]
WARNING: [Synth 8-614] signal 'E1' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_4.vhd:47]
WARNING: [Synth 8-614] signal 'E2' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_4.vhd:47]
WARNING: [Synth 8-614] signal 'E3' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_4.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux4_4' (0#1) [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_4.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3973.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3973.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3973.164 ; gain = 0.000
6 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3973.164 ; gain = 0.000
write_schematic -format pdf -orientation portrait {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Mux4/schematic_mux4_4.pdf}
C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Mux4/schematic_mux4_4.pdf
write_schematic -format pdf -orientation portrait {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Mux4/schematic.pdf}
C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Mux4/schematic.pdf
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top mux4_7 [current_fileset]
set_property top tb_mux4_7 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mux4_7'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mux4_7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mux4_7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4_7'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/imports/new/tb_mux4_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mux4_7'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux4_7_behav xil_defaultlib.tb_mux4_7 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux4_7_behav xil_defaultlib.tb_mux4_7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux4_7 [mux4_7_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux4_7
Built simulation snapshot tb_mux4_7_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mux4_7_behav -key {Behavioral:sim_1:Functional:tb_mux4_7} -tclbatch {tb_mux4_7.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mux4_7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mux4_7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3973.164 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mux4_7
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux4_7' [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_7.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_7.vhd:49]
WARNING: [Synth 8-614] signal 'E0' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_7.vhd:47]
WARNING: [Synth 8-614] signal 'E1' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_7.vhd:47]
WARNING: [Synth 8-614] signal 'E2' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_7.vhd:47]
WARNING: [Synth 8-614] signal 'E3' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_7.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux4_7' (0#1) [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux4_7.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3973.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3973.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3973.164 ; gain = 0.000
6 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3973.164 ; gain = 0.000
write_schematic -format pdf -orientation portrait {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Mux4/schematic_mux4_7.pdf}
C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Mux4/schematic_mux4_7.pdf
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_mux6 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top mux6 [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mux6'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mux6' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mux6_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/imports/new/tb_mux6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mux6'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux6_behav xil_defaultlib.tb_mux6 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux6_behav xil_defaultlib.tb_mux6 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux6 [mux6_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux6
Built simulation snapshot tb_mux6_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mux6_behav -key {Behavioral:sim_1:Functional:tb_mux6} -tclbatch {tb_mux6.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mux6.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mux6_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3973.164 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mux6
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux6' [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux6.vhd:45]
WARNING: [Synth 8-614] signal 'E0' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux6.vhd:48]
WARNING: [Synth 8-614] signal 'E1' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux6.vhd:48]
WARNING: [Synth 8-614] signal 'E2' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux6.vhd:48]
WARNING: [Synth 8-614] signal 'E3' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux6.vhd:48]
WARNING: [Synth 8-614] signal 'E4' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux6.vhd:48]
WARNING: [Synth 8-614] signal 'E5' is read in the process but is not in the sensitivity list [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux6.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux6' (0#1) [C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/mux6.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3973.164 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3973.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3973.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3973.164 ; gain = 0.000
5 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3973.164 ; gain = 0.000
write_schematic -format pdf -orientation portrait {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Mux6/schematic_mux6.pdf}
C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/Images/Module_Architecture/Mux6/schematic_mux6.pdf
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top increment [current_fileset]
update_compile_order -fileset sources_1
set_property top increment [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'increment'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'increment' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj increment_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/new/increment.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'increment'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot increment_behav xil_defaultlib.increment -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot increment_behav xil_defaultlib.increment -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.increment
Built simulation snapshot increment_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "increment_behav -key {Behavioral:sim_1:Functional:increment} -tclbatch {increment.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source increment.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'increment_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3973.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_increment.vhd}}
import_files -fileset sim_1 -norecurse {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_increment.vhd}}
update_compile_order -fileset sim_1
set_property top tb_increment [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.cache/wt' already exists, is a directory, but is not writable.
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/imports/new/tb_increment.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/imports/new/tb_increment.vhd}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_increment.vhd}}
import_files -fileset sim_1 -force -norecurse {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sim_1/new/tb_increment.vhd}}
update_compile_order -fileset sim_1
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.cache/wt' already exists, is a directory, but is not writable.
set_property top tb_compteur_mod4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top compteur_mod4 [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.cache/wt' already exists, is a directory, but is not writable.
close_project
open_project {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
set_property top increment [current_fileset]
update_compile_order -fileset sources_1
set_property top compteur_mod4 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.cache/wt' already exists, is a directory, but is not writable.
close_project
open_project {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.cache/wt' already exists, is a directory, but is not writable.
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_loto_matteo {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo} -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse -scan_for_includes {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/compteur_mod6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_3kHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_25MHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/conv_b2_b10.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4_4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4_7.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/chiffre_7segments.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/loto.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_1Hz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/increment.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/compteur_mod4.vhd}}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/loto.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/chiffre_7segments.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/compteur_mod4.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/compteur_mod6.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/conv_b2_b10.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/increment.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/mux4_4.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/mux4_7.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/mux6.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/loto.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/chiffre_7segments.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/compteur_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/compteur_mod6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/conv_b2_b10.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/increment.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/mux4_4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/mux4_7.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.srcs/sources_1/imports/new/mux6.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_compteur_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux4_4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_compteur_mod6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_conv_b2_b10.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_increment.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux4_7.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_CE_25MHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_CE_3kHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_chiffre_7segments.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_CE_1Hz.vhd}}
import_files -fileset sim_1 -norecurse {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_compteur_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux4_4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_compteur_mod6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_conv_b2_b10.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_increment.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mux4_7.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_CE_25MHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_CE_3kHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_chiffre_7segments.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_mod4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sim_1/new/tb_CE_1Hz.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -norecurse -scan_for_includes {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/compteur_mod6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_3kHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_25MHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/conv_b2_b10.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4_4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4_7.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/chiffre_7segments.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/loto.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_1Hz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/increment.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/compteur_mod4.vhd}}
import_files -force -norecurse {{C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/compteur_mod6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_3kHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_25MHz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/conv_b2_b10.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4_4.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux6.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/mux4_7.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/chiffre_7segments.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/loto.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/CE_1Hz.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/increment.vhd} {C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/projet_ma_LOTO/projet_ma_LOTO.srcs/sources_1/new/compteur_mod4.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top tb_increment [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top increment [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.cache/wt' already exists, is a directory, but is not writable.
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/matte/OneDrive/Documents/Cours Enseirb/EN103/project_loto_matteo/project_loto_matteo.cache/wt' already exists, is a directory, but is not writable.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 15:59:35 2025...
