xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../abc_top.srcs/sources_1/ip/PLL"incdir="../../../../abc_top.srcs/sources_1/ip/vga_pll"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../abc_top.srcs/sources_1/ip/PLL"incdir="../../../../abc_top.srcs/sources_1/ip/vga_pll"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../abc_top.srcs/sources_1/ip/PLL"incdir="../../../../abc_top.srcs/sources_1/ip/vga_pll"
PLL_clk_wiz.v,verilog,xil_defaultlib,../../../../abc_top.srcs/sources_1/ip/PLL/PLL_clk_wiz.v,incdir="../../../../abc_top.srcs/sources_1/ip/PLL"incdir="../../../../abc_top.srcs/sources_1/ip/vga_pll"
PLL.v,verilog,xil_defaultlib,../../../../abc_top.srcs/sources_1/ip/PLL/PLL.v,incdir="../../../../abc_top.srcs/sources_1/ip/PLL"incdir="../../../../abc_top.srcs/sources_1/ip/vga_pll"
glbl.v,Verilog,xil_defaultlib,glbl.v
