---
aliases: 
tags:
  - digital_circuits
  - design_synthesis
  - TODO
---
- Translate a logic description into a network of transistors
- Meet the timing constraints
- Two stages in the process:
	- [[Derivation of Transistor Netlist]] from the logic equations
	- [[Transistor Sizing]] to meet performance constraints