- status: 0 - openlane design prep
  runtime_s: 1.69
  runtime_ts: 0h0m1s694ms
- status: 1 - synthesis - yosys
  runtime_s: 20.9
  runtime_ts: 0h0m20s902ms
- status: 2 - sta - openroad
  runtime_s: 1.16
  runtime_ts: 0h0m1s161ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.72
  runtime_ts: 0h0m0s716ms
- status: 4 - ioplace - openroad
  runtime_s: 0.5
  runtime_ts: 0h0m0s496ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.52
  runtime_ts: 0h0m0s523ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.72
  runtime_ts: 0h0m0s724ms
- status: 7 - global placement - openroad
  runtime_s: 14.0
  runtime_ts: 0h0m13s999ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 3.08
  runtime_ts: 0h0m3s77ms
- status: 9 - detailed placement - openroad
  runtime_s: 0.78
  runtime_ts: 0h0m0s780ms
- status: 10 - cts - openroad
  runtime_s: 30.09
  runtime_ts: 0h0m30s94ms
- status: 11 - resizer timing optimizations - openroad
  runtime_s: 2.84
  runtime_ts: 0h0m2s839ms
- status: 12 - resizer timing optimizations - openroad
  runtime_s: 3.29
  runtime_ts: 0h0m3s290ms
- status: 13 - detailed placement - openroad
  runtime_s: 0.8
  runtime_ts: 0h0m0s795ms
- status: 15 - write verilog - openroad
  runtime_s: 0.5
  runtime_ts: 0h0m0s499ms
- status: 15 - global routing - openroad
  runtime_s: 0.58
  runtime_ts: 0h0m0s582ms
- status: 16 - fill insertion - openroad
  runtime_s: 0.87
  runtime_ts: 0h0m0s871ms
- status: 17 - detailed_routing - openroad
  runtime_s: 307.91
  runtime_ts: 0h5m7s911ms
- status: 18 - wire lengths - openlane
  runtime_s: 0.64
  runtime_ts: 0h0m0s640ms
- status: 19 - parasitics extraction - openroad
  runtime_s: 3.61
  runtime_ts: 0h0m3s612ms
- status: 20 - sta - openroad
  runtime_s: 37.17
  runtime_ts: 0h0m37s170ms
- status: 21 - parasitics extraction - openroad
  runtime_s: 3.65
  runtime_ts: 0h0m3s650ms
- status: 22 - sta - openroad
  runtime_s: 38.85
  runtime_ts: 0h0m38s850ms
- status: 23 - parasitics extraction - openroad
  runtime_s: 3.6
  runtime_ts: 0h0m3s597ms
- status: 24 - sta - openroad
  runtime_s: 37.74
  runtime_ts: 0h0m37s744ms
- status: 25 - sta - openroad
  runtime_s: 7.2
  runtime_ts: 0h0m7s198ms
- status: 26 - ir drop report - openroad
  runtime_s: 1.29
  runtime_ts: 0h0m1s292ms
- status: 27 - gdsii - magic
  runtime_s: 16.32
  runtime_ts: 0h0m16s315ms
- status: 28 - gdsii - klayout
  runtime_s: 1.48
  runtime_ts: 0h0m1s484ms
- status: 29 - xor - klayout
  runtime_s: 17.81
  runtime_ts: 0h0m17s807ms
- status: 30 - spice extraction - magic
  runtime_s: 20.93
  runtime_ts: 0h0m20s931ms
- status: 32 - write verilog - openroad
  runtime_s: 0.92
  runtime_ts: 0h0m0s922ms
- status: 32 - write powered verilog - openlane
  runtime_s: 1.04
  runtime_ts: 0h0m1s40ms
- status: 33 - lvs - netgen
  runtime_s: 2.96
  runtime_ts: 0h0m2s955ms
- status: 34 - drc - magic
  runtime_s: 67.17
  runtime_ts: 0h1m7s170ms
- status: 35 - antenna check - openroad
  runtime_s: 1.49
  runtime_ts: 0h0m1s488ms
- status: 36 - erc - circuit validity checker
  runtime_s: 0.4
  runtime_ts: 0h0m0s396ms
---
- status: routed
  runtime_s: 401.0
  runtime_ts: 0h6m41s0ms
- status: flow completed
  runtime_s: 667.0
  runtime_ts: 0h11m7s0ms
