
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000663                       # Number of seconds simulated
sim_ticks                                   663057000                       # Number of ticks simulated
final_tick                                  663057000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152602                       # Simulator instruction rate (inst/s)
host_op_rate                                   295896                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44952668                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449808                       # Number of bytes of host memory used
host_seconds                                    14.75                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    663057000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          87040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         221056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             308096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         131270766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         333389135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             464659901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    131270766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        131270766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         289568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               289568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         289568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        131270766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        333389135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            464949469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000513957250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           51                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           51                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10286                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                769                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        849                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4815                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      849                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 305280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   52416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  308160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                54336                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     663055000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4815                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  849                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.991304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   234.668527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.487424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          249     27.07%     27.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          220     23.91%     50.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           96     10.43%     61.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      7.28%     68.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           40      4.35%     73.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      3.80%     76.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      3.80%     80.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      2.50%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          155     16.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          920                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           51                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      93.490196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.361601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    196.589458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             34     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             6     11.76%     78.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             4      7.84%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.96%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.96%     90.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      1.96%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.96%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.96%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      1.96%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      1.96%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            51                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           51                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.058824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.056069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.310597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               49     96.08%     96.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.96%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            51                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        84224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       221056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        52416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 127023770.203768298030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 333389135.474024116993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79052027.201281338930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          849                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54689250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    110850000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15831709250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40183.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32093.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18647478.50                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     76101750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               165539250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15954.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34704.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       460.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    464.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4031                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     624                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     117064.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4291140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2254230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20963040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2333340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             38456190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1069440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       126167790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        12445920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         65699220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              304412310                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            459.104285                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            575967500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1177000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    266844000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     32412500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      72912500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    276711000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2377620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1237170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13087620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1941840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             35561160                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1956000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        99856020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24534720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         75170580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              283996170                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            428.313358                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            579971000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3309500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    297104000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     63888000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      67816500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    218979000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    663057000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  215596                       # Number of BP lookups
system.cpu.branchPred.condPredicted            215596                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7722                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               167254                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31978                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                496                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          167254                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88608                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            78646                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3712                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    663057000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      883338                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      164986                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1098                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           131                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    663057000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    663057000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      256464                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           174                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       663057000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1326115                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             294074                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2497203                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      215596                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             120586                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        940895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15616                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           314                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           75                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    256397                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2640                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1243236                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.876661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.682251                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   517340     41.61%     41.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15333      1.23%     42.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58448      4.70%     47.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    36169      2.91%     50.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43742      3.52%     53.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36310      2.92%     56.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16754      1.35%     58.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31294      2.52%     60.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   487846     39.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1243236                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.162577                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.883097                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   291096                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                243778                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    685218                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15336                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7808                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4751375                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7808                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   299921                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  127995                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4485                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    689869                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                113158                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4716121                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2800                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14202                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14874                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  83123                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5390223                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10440575                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4643753                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3444570                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   430836                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                144                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            103                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     67755                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               878456                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              169651                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             49065                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18426                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4659201                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 223                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4567756                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3400                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          294930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       419274                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            159                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1243236                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.674086                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.776578                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              274358     22.07%     22.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               73891      5.94%     28.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              139397     11.21%     39.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109650      8.82%     48.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              138355     11.13%     59.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              122976      9.89%     69.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              115644      9.30%     78.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              127763     10.28%     88.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              141202     11.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1243236                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15928      7.53%      7.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17427      8.24%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.00%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     15.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2632      1.24%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             83959     39.69%     56.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            51014     24.12%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3697      1.75%     82.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   847      0.40%     82.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35950     16.99%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               61      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7743      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1918080     41.99%     42.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12583      0.28%     42.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1591      0.03%     42.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566080     12.39%     54.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  727      0.02%     54.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26633      0.58%     55.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1762      0.04%     55.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390051      8.54%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                742      0.02%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      7.17%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9986      0.22%     71.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.83%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               303414      6.64%     83.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              124681      2.73%     86.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          568870     12.45%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41109      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4567756                       # Type of FU issued
system.cpu.iq.rate                           3.444464                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      211540                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.046312                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5252362                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2366037                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1966163                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5341326                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2588384                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2568591                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2004358                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2767195                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           141952                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        41775                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9233                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2567                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           469                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7808                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   82262                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7101                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4659424                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               253                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                878456                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               169651                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                142                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    619                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6051                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2541                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7248                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9789                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4550022                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                867872                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17734                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1032849                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   175404                       # Number of branches executed
system.cpu.iew.exec_stores                     164977                       # Number of stores executed
system.cpu.iew.exec_rate                     3.431092                       # Inst execution rate
system.cpu.iew.wb_sent                        4539251                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4534754                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2892310                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4611045                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.419578                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627257                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          294937                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7757                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1199004                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.640099                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.142371                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       307371     25.64%     25.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       150615     12.56%     38.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        81576      6.80%     45.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        79518      6.63%     51.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       103773      8.65%     60.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        75080      6.26%     66.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        65781      5.49%     72.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55326      4.61%     76.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       279964     23.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1199004                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                279964                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5578470                       # The number of ROB reads
system.cpu.rob.rob_writes                     9363495                       # The number of ROB writes
system.cpu.timesIdled                             768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.589152                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.589152                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.697354                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.697354                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4353772                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1680363                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3431538                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2526997                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    738473                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   951907                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1389831                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    663057000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2377.145365                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 100                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.263158                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2377.145365                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.290179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.290179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3425                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.419312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1798968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1798968                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    663057000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       722931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          722931                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159272                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       882203                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           882203                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       882203                       # number of overall hits
system.cpu.dcache.overall_hits::total          882203                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14405                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1149                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15554                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15554                       # number of overall misses
system.cpu.dcache.overall_misses::total         15554                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    770967000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    770967000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73098499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73098499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    844065499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    844065499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    844065499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    844065499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       737336                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       737336                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       897757                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       897757                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       897757                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       897757                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019537                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007162                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017325                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017325                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017325                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017325                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53520.791392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53520.791392                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63619.233246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63619.233246                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54266.780185                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54266.780185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54266.780185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54266.780185                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11720                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          165                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.590909                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12098                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12100                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2307                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1147                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3454                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    148302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    148302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71849499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71849499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    220151999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    220151999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    220151999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    220151999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003847                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003847                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003847                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003847                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64283.701777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64283.701777                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62641.237140                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62641.237140                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63738.274175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63738.274175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63738.274175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63738.274175                       # average overall mshr miss latency
system.cpu.dcache.replacements                     19                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    663057000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           489.131743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               79570                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               849                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             93.722026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   489.131743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.955335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.955335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            514154                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           514154                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    663057000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       254568                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          254568                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       254568                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           254568                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       254568                       # number of overall hits
system.cpu.icache.overall_hits::total          254568                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1829                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1829                       # number of overall misses
system.cpu.icache.overall_misses::total          1829                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124001000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124001000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    124001000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124001000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124001000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124001000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       256397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       256397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       256397                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       256397                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       256397                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       256397                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007133                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007133                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007133                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67797.156916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67797.156916                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67797.156916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67797.156916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67797.156916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67797.156916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2191                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   199.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          849                       # number of writebacks
system.cpu.icache.writebacks::total               849                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          468                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          468                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          468                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          468                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          468                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          468                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1361                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1361                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1361                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1361                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98242000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98242000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98242000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98242000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98242000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98242000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005308                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005308                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005308                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005308                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72183.688464                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72183.688464                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72183.688464                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72183.688464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72183.688464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72183.688464                       # average overall mshr miss latency
system.cpu.icache.replacements                    849                       # number of replacements
system.membus.snoop_filter.tot_requests          5683                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    663057000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3667                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean          849                       # Transaction distribution
system.membus.trans_dist::CleanEvict               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1147                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1147                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1361                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2307                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       141376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       141376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       221248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       221248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  362624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4815                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002700                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051896                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4802     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4815                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10028500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7212747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18213000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
