// Seed: 888372369
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri id_2,
    input wor id_3,
    output tri id_4,
    output tri1 id_5
);
  logic id_7;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd75,
    parameter id_3 = 32'd88
) (
    output tri1  id_0,
    input  tri0  id_1,
    input  uwire _id_2,
    input  wire  _id_3,
    output tri0  id_4
);
  wire [ id_3 : id_3] id_6;
  wire [1 'b0 : id_2] id_7;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_4
  );
endmodule
