$date
	Sat Oct 22 23:52:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#994735
b100 !
1"
#994738
b100 &
b100 %
1$
#994739
0"
#994742
b10 &
b10 %
#994746
b1 &
b1 %
1#
#994750
b0 &
0#
b0 %
0$
#1944419
b1110 !
1"
#1944422
b1110 &
b1110 %
1$
#1944423
0"
#1944426
b111 &
b111 %
#1944430
b10110 &
b10110 %
#1944434
b1011 &
b1011 %
#1944438
b100010 &
b100010 %
#1944442
b10001 &
b10001 %
#1944446
b110100 &
b110100 %
#1944450
b11010 &
b11010 %
#1944454
b1101 &
b1101 %
#1944458
b101000 &
b101000 %
#1944462
b10100 &
b10100 %
#1944466
b1010 &
b1010 %
#1944470
b101 &
b101 %
#1944474
b10000 &
b10000 %
#1944478
b1000 &
b1000 %
#1944482
b100 &
b100 %
#1944486
b10 &
b10 %
#1944490
b1 &
b1 %
1#
#1944494
b0 &
0#
b0 %
0$
#2968433
b110 !
1"
#2968434
b110 &
b110 %
1$
#2968435
0"
#2968438
b11 &
b11 %
#2968442
b1010 &
b1010 %
#2968446
b101 &
b101 %
#2968450
b10000 &
b10000 %
#2968454
b1000 &
b1000 %
#2968458
b100 &
b100 %
#2968462
b10 &
b10 %
#2968466
b1 &
b1 %
1#
#2968470
b0 &
0#
b0 %
0$
#4500012
