Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Nov 22 15:28:15 2023
| Host         : linuxvdi-19.ece.iastate.edu running 64-bit Red Hat Enterprise Linux release 8.8 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -file piped_mac_timing_summary_routed.rpt -pb piped_mac_timing_summary_routed.pb -rpx piped_mac_timing_summary_routed.rpx -warn_on_violation
| Design       : piped_mac
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.033       -0.058                      2                   69        0.252        0.000                      0                   69       -0.450      -23.850                      53                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
main   {0.000 0.050}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
main               -0.033       -0.058                      2                   69        0.252        0.000                      0                   69       -0.450      -23.850                      53                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  main
  To Clock:  main

Setup :            2  Failing Endpoints,  Worst Slack       -0.033ns,  Total Violation       -0.058ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :           53  Failing Endpoints,  Worst Slack       -0.450ns,  Total Violation      -23.850ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 weight_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            multiply_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 2.436ns (48.243%)  route 2.613ns (51.757%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 9.579 - 5.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.814     5.094    ACLK_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  weight_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.550 r  weight_reg[1]/Q
                         net (fo=17, routed)          1.073     6.623    weight_reg_n_0_[1]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.747 r  multiply_reg[7]_i_8/O
                         net (fo=2, routed)           0.682     7.428    multiply_reg[7]_i_8_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.552 r  multiply_reg[7]_i_12/O
                         net (fo=1, routed)           0.000     7.552    multiply_reg[7]_i_12_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.928 r  multiply_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.928    multiply_reg_reg[7]_i_3_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.251 r  multiply_reg_reg[15]_i_11/O[1]
                         net (fo=3, routed)           0.520     8.771    multiply_reg_reg[15]_i_11_n_6
    SLICE_X5Y26          LUT3 (Prop_lut3_I2_O)        0.306     9.077 r  multiply_reg[11]_i_3/O
                         net (fo=1, routed)           0.339     9.416    multiply_reg[11]_i_3_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.820 r  multiply_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.820    multiply_reg_reg[11]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.143 r  multiply_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.143    multiply_reg0[13]
    SLICE_X2Y27          FDRE                                         r  multiply_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    AA9                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.642     9.579    ACLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  multiply_reg_reg[13]/C
                         clock pessimism              0.458    10.037    
                         clock uncertainty           -0.035    10.001    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.109    10.110    multiply_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 weight_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            multiply_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.428ns (48.161%)  route 2.613ns (51.839%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 9.579 - 5.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.814     5.094    ACLK_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  weight_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.550 r  weight_reg[1]/Q
                         net (fo=17, routed)          1.073     6.623    weight_reg_n_0_[1]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.747 r  multiply_reg[7]_i_8/O
                         net (fo=2, routed)           0.682     7.428    multiply_reg[7]_i_8_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.552 r  multiply_reg[7]_i_12/O
                         net (fo=1, routed)           0.000     7.552    multiply_reg[7]_i_12_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.928 r  multiply_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.928    multiply_reg_reg[7]_i_3_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.251 r  multiply_reg_reg[15]_i_11/O[1]
                         net (fo=3, routed)           0.520     8.771    multiply_reg_reg[15]_i_11_n_6
    SLICE_X5Y26          LUT3 (Prop_lut3_I2_O)        0.306     9.077 r  multiply_reg[11]_i_3/O
                         net (fo=1, routed)           0.339     9.416    multiply_reg[11]_i_3_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.820 r  multiply_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.820    multiply_reg_reg[11]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.135 r  multiply_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.135    multiply_reg0[15]
    SLICE_X2Y27          FDRE                                         r  multiply_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    AA9                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.642     9.579    ACLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  multiply_reg_reg[15]/C
                         clock pessimism              0.458    10.037    
                         clock uncertainty           -0.035    10.001    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.109    10.110    multiply_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 weight_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            multiply_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 2.352ns (47.367%)  route 2.613ns (52.633%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 9.579 - 5.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.814     5.094    ACLK_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  weight_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.550 r  weight_reg[1]/Q
                         net (fo=17, routed)          1.073     6.623    weight_reg_n_0_[1]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.747 r  multiply_reg[7]_i_8/O
                         net (fo=2, routed)           0.682     7.428    multiply_reg[7]_i_8_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.552 r  multiply_reg[7]_i_12/O
                         net (fo=1, routed)           0.000     7.552    multiply_reg[7]_i_12_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.928 r  multiply_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.928    multiply_reg_reg[7]_i_3_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.251 r  multiply_reg_reg[15]_i_11/O[1]
                         net (fo=3, routed)           0.520     8.771    multiply_reg_reg[15]_i_11_n_6
    SLICE_X5Y26          LUT3 (Prop_lut3_I2_O)        0.306     9.077 r  multiply_reg[11]_i_3/O
                         net (fo=1, routed)           0.339     9.416    multiply_reg[11]_i_3_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.820 r  multiply_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.820    multiply_reg_reg[11]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.059 r  multiply_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.059    multiply_reg0[14]
    SLICE_X2Y27          FDRE                                         r  multiply_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    AA9                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.642     9.579    ACLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  multiply_reg_reg[14]/C
                         clock pessimism              0.458    10.037    
                         clock uncertainty           -0.035    10.001    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.109    10.110    multiply_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 weight_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            multiply_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 2.332ns (47.155%)  route 2.613ns (52.845%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 9.579 - 5.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.814     5.094    ACLK_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  weight_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.550 r  weight_reg[1]/Q
                         net (fo=17, routed)          1.073     6.623    weight_reg_n_0_[1]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.747 r  multiply_reg[7]_i_8/O
                         net (fo=2, routed)           0.682     7.428    multiply_reg[7]_i_8_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.552 r  multiply_reg[7]_i_12/O
                         net (fo=1, routed)           0.000     7.552    multiply_reg[7]_i_12_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.928 r  multiply_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.928    multiply_reg_reg[7]_i_3_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.251 r  multiply_reg_reg[15]_i_11/O[1]
                         net (fo=3, routed)           0.520     8.771    multiply_reg_reg[15]_i_11_n_6
    SLICE_X5Y26          LUT3 (Prop_lut3_I2_O)        0.306     9.077 r  multiply_reg[11]_i_3/O
                         net (fo=1, routed)           0.339     9.416    multiply_reg[11]_i_3_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.820 r  multiply_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.820    multiply_reg_reg[11]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.039 r  multiply_reg_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.039    multiply_reg0[12]
    SLICE_X2Y27          FDRE                                         r  multiply_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    AA9                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.642     9.579    ACLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  multiply_reg_reg[12]/C
                         clock pessimism              0.458    10.037    
                         clock uncertainty           -0.035    10.001    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.109    10.110    multiply_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 weight_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            multiply_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 2.156ns (45.205%)  route 2.613ns (54.795%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 9.578 - 5.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.814     5.094    ACLK_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  weight_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.550 r  weight_reg[1]/Q
                         net (fo=17, routed)          1.073     6.623    weight_reg_n_0_[1]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.747 r  multiply_reg[7]_i_8/O
                         net (fo=2, routed)           0.682     7.428    multiply_reg[7]_i_8_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.552 r  multiply_reg[7]_i_12/O
                         net (fo=1, routed)           0.000     7.552    multiply_reg[7]_i_12_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.928 r  multiply_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.928    multiply_reg_reg[7]_i_3_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.251 r  multiply_reg_reg[15]_i_11/O[1]
                         net (fo=3, routed)           0.520     8.771    multiply_reg_reg[15]_i_11_n_6
    SLICE_X5Y26          LUT3 (Prop_lut3_I2_O)        0.306     9.077 r  multiply_reg[11]_i_3/O
                         net (fo=1, routed)           0.339     9.416    multiply_reg[11]_i_3_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     9.863 r  multiply_reg_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.863    multiply_reg0[11]
    SLICE_X2Y26          FDRE                                         r  multiply_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    AA9                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.641     9.578    ACLK_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  multiply_reg_reg[11]/C
                         clock pessimism              0.458    10.036    
                         clock uncertainty           -0.035    10.000    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.109    10.109    multiply_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.109    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 activation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            multiply_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 2.201ns (46.385%)  route 2.544ns (53.615%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 9.578 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.816     5.096    ACLK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  activation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.552 r  activation_reg[1]/Q
                         net (fo=18, routed)          0.899     6.451    activation_reg_n_0_[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.575 r  multiply_reg[11]_i_17/O
                         net (fo=1, routed)           0.476     7.051    multiply_reg[11]_i_17_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.647 r  multiply_reg_reg[11]_i_11/O[3]
                         net (fo=3, routed)           0.649     8.296    multiply_reg_reg[11]_i_11_n_4
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.306     8.602 r  multiply_reg[7]_i_2/O
                         net (fo=2, routed)           0.519     9.122    multiply_reg[7]_i_2_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.518 r  multiply_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    multiply_reg_reg[7]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.841 r  multiply_reg_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.841    multiply_reg0[9]
    SLICE_X2Y26          FDRE                                         r  multiply_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    AA9                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.641     9.578    ACLK_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  multiply_reg_reg[9]/C
                         clock pessimism              0.458    10.036    
                         clock uncertainty           -0.035    10.000    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.109    10.109    multiply_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.109    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 weight_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            multiply_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 2.172ns (46.374%)  route 2.512ns (53.626%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 9.578 - 5.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.814     5.094    ACLK_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  weight_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.550 r  weight_reg[1]/Q
                         net (fo=17, routed)          1.073     6.623    weight_reg_n_0_[1]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     6.747 r  multiply_reg[7]_i_8/O
                         net (fo=2, routed)           0.682     7.428    multiply_reg[7]_i_8_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.552 r  multiply_reg[7]_i_12/O
                         net (fo=1, routed)           0.000     7.552    multiply_reg[7]_i_12_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.928 r  multiply_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.928    multiply_reg_reg[7]_i_3_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.147 r  multiply_reg_reg[15]_i_11/O[0]
                         net (fo=3, routed)           0.757     8.904    multiply_reg_reg[15]_i_11_n_7
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.295     9.199 r  multiply_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     9.199    multiply_reg[11]_i_8_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.777 r  multiply_reg_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.777    multiply_reg0[10]
    SLICE_X2Y26          FDRE                                         r  multiply_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    AA9                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.641     9.578    ACLK_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  multiply_reg_reg[10]/C
                         clock pessimism              0.458    10.036    
                         clock uncertainty           -0.035    10.000    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.109    10.109    multiply_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.109    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 activation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            multiply_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.097ns (45.183%)  route 2.544ns (54.817%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 9.578 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.816     5.096    ACLK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  activation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.552 r  activation_reg[1]/Q
                         net (fo=18, routed)          0.899     6.451    activation_reg_n_0_[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.575 r  multiply_reg[11]_i_17/O
                         net (fo=1, routed)           0.476     7.051    multiply_reg[11]_i_17_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.647 r  multiply_reg_reg[11]_i_11/O[3]
                         net (fo=3, routed)           0.649     8.296    multiply_reg_reg[11]_i_11_n_4
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.306     8.602 r  multiply_reg[7]_i_2/O
                         net (fo=2, routed)           0.519     9.122    multiply_reg[7]_i_2_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.518 r  multiply_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    multiply_reg_reg[7]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.737 r  multiply_reg_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.737    multiply_reg0[8]
    SLICE_X2Y26          FDRE                                         r  multiply_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    AA9                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.641     9.578    ACLK_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  multiply_reg_reg[8]/C
                         clock pessimism              0.458    10.036    
                         clock uncertainty           -0.035    10.000    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.109    10.109    multiply_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.109    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 activation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            multiply_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 2.486ns (56.481%)  route 1.915ns (43.519%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 9.576 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.816     5.096    ACLK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  activation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.552 r  activation_reg[1]/Q
                         net (fo=18, routed)          1.066     6.618    activation_reg_n_0_[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.152     6.770 r  multiply_reg[3]_i_8/O
                         net (fo=1, routed)           0.193     6.963    multiply_reg[3]_i_8_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     7.569 r  multiply_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.578    multiply_reg_reg[3]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.901 r  multiply_reg_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.647     8.548    multiply_reg_reg[7]_i_3_n_6
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.306     8.854 r  multiply_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     8.854    multiply_reg[7]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.497 r  multiply_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.497    multiply_reg0[7]
    SLICE_X2Y25          FDRE                                         r  multiply_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    AA9                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.639     9.576    ACLK_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  multiply_reg_reg[7]/C
                         clock pessimism              0.458    10.034    
                         clock uncertainty           -0.035     9.998    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.109    10.107    multiply_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.107    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 activation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            multiply_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 2.421ns (55.829%)  route 1.915ns (44.171%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 9.576 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.816     5.096    ACLK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  activation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.552 r  activation_reg[1]/Q
                         net (fo=18, routed)          1.066     6.618    activation_reg_n_0_[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.152     6.770 r  multiply_reg[3]_i_8/O
                         net (fo=1, routed)           0.193     6.963    multiply_reg[3]_i_8_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     7.569 r  multiply_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.578    multiply_reg_reg[3]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.901 r  multiply_reg_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.647     8.548    multiply_reg_reg[7]_i_3_n_6
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.306     8.854 r  multiply_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     8.854    multiply_reg[7]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.432 r  multiply_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.432    multiply_reg0[6]
    SLICE_X2Y25          FDRE                                         r  multiply_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    AA9                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.639     9.576    ACLK_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  multiply_reg_reg[6]/C
                         clock pessimism              0.458    10.034    
                         clock uncertainty           -0.035     9.998    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.109    10.107    multiply_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.107    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  0.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 multi_last_reg/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            acc_last_reg/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.107%)  route 0.200ns (54.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.610     1.535    ACLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  multi_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  multi_last_reg/Q
                         net (fo=1, routed)           0.200     1.898    multi_last
    SLICE_X1Y27          FDRE                                         r  acc_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.880     2.053    ACLK_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  acc_last_reg/C
                         clock pessimism             -0.482     1.572    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.075     1.647    acc_last_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 accumulate_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            accumulate_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.611     1.536    ACLK_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  accumulate_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  accumulate_reg_reg[6]/Q
                         net (fo=2, routed)           0.122     1.798    MO_AXIS_TDATA_OBUF[6]
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.045     1.843 r  accumulate_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     1.843    accumulate_reg[4]_i_3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.909 r  accumulate_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    accumulate_reg_reg[4]_i_1_n_5
    SLICE_X1Y26          FDRE                                         r  accumulate_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.878     2.051    ACLK_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  accumulate_reg_reg[6]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.641    accumulate_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 accumulate_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            accumulate_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.613     1.538    ACLK_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  accumulate_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  accumulate_reg_reg[10]/Q
                         net (fo=2, routed)           0.124     1.802    MO_AXIS_TDATA_OBUF[10]
    SLICE_X1Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  accumulate_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     1.847    accumulate_reg[8]_i_3_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.913 r  accumulate_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    accumulate_reg_reg[8]_i_1_n_5
    SLICE_X1Y27          FDRE                                         r  accumulate_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.880     2.053    ACLK_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  accumulate_reg_reg[10]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105     1.643    accumulate_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 accumulate_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            accumulate_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.613     1.538    ACLK_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  accumulate_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  accumulate_reg_reg[14]/Q
                         net (fo=2, routed)           0.124     1.802    MO_AXIS_TDATA_OBUF[14]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  accumulate_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     1.847    accumulate_reg[12]_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.913 r  accumulate_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    accumulate_reg_reg[12]_i_1_n_5
    SLICE_X1Y28          FDRE                                         r  accumulate_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.881     2.054    ACLK_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  accumulate_reg_reg[14]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.105     1.643    accumulate_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 accumulate_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            accumulate_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.610     1.535    ACLK_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  accumulate_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  accumulate_reg_reg[2]/Q
                         net (fo=2, routed)           0.124     1.799    MO_AXIS_TDATA_OBUF[2]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.045     1.844 r  accumulate_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.844    accumulate_reg[0]_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.910 r  accumulate_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    accumulate_reg_reg[0]_i_1_n_5
    SLICE_X1Y25          FDRE                                         r  accumulate_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.877     2.050    ACLK_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  accumulate_reg_reg[2]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     1.640    accumulate_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 multiply_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            accumulate_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.291ns (74.189%)  route 0.101ns (25.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.610     1.535    ACLK_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  multiply_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  multiply_reg_reg[6]/Q
                         net (fo=2, routed)           0.101     1.800    multiply_reg[6]
    SLICE_X1Y26          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.927 r  accumulate_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    accumulate_reg_reg[4]_i_1_n_4
    SLICE_X1Y26          FDRE                                         r  accumulate_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.878     2.051    ACLK_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  accumulate_reg_reg[7]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.654    accumulate_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 multiply_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            accumulate_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.288ns (72.643%)  route 0.108ns (27.357%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.613     1.538    ACLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  multiply_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  multiply_reg_reg[12]/Q
                         net (fo=2, routed)           0.108     1.810    multiply_reg[12]
    SLICE_X1Y28          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.934 r  accumulate_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.934    accumulate_reg_reg[12]_i_1_n_6
    SLICE_X1Y28          FDRE                                         r  accumulate_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.881     2.054    ACLK_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  accumulate_reg_reg[13]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.105     1.657    accumulate_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 multiply_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            accumulate_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.291ns (72.486%)  route 0.110ns (27.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.611     1.536    ACLK_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  multiply_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  multiply_reg_reg[10]/Q
                         net (fo=2, routed)           0.110     1.810    multiply_reg[10]
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.937 r  accumulate_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    accumulate_reg_reg[8]_i_1_n_4
    SLICE_X1Y27          FDRE                                         r  accumulate_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.880     2.053    ACLK_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  accumulate_reg_reg[11]/C
                         clock pessimism             -0.503     1.551    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105     1.656    accumulate_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 multiply_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            accumulate_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.291ns (72.486%)  route 0.110ns (27.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.613     1.538    ACLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  multiply_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  multiply_reg_reg[14]/Q
                         net (fo=2, routed)           0.110     1.812    multiply_reg[14]
    SLICE_X1Y28          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.939 r  accumulate_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    accumulate_reg_reg[12]_i_1_n_4
    SLICE_X1Y28          FDRE                                         r  accumulate_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.881     2.054    ACLK_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  accumulate_reg_reg[15]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.105     1.657    accumulate_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 multiply_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            accumulate_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.918%)  route 0.135ns (33.082%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.611     1.536    ACLK_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  multiply_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  multiply_reg_reg[9]/Q
                         net (fo=2, routed)           0.135     1.835    multiply_reg[9]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  accumulate_reg[8]_i_4/O
                         net (fo=1, routed)           0.000     1.880    accumulate_reg[8]_i_4_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.945 r  accumulate_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.945    accumulate_reg_reg[8]_i_1_n_6
    SLICE_X1Y27          FDRE                                         r  accumulate_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.880     2.053    ACLK_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  accumulate_reg_reg[9]/C
                         clock pessimism             -0.503     1.551    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105     1.656    accumulate_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main
Waveform(ns):       { 0.000 0.050 }
Period(ns):         5.000
Sources:            { ACLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  ACLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y25    accumulate_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y27    accumulate_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y27    accumulate_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y28    accumulate_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y28    accumulate_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y28    accumulate_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y28    accumulate_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y25    accumulate_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y25    accumulate_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X1Y25    accumulate_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X1Y25    accumulate_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X1Y25    accumulate_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X1Y25    accumulate_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X7Y25    activation_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X5Y24    activation_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X3Y25    activation_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X5Y25    activation_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X3Y24    activation_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X0Y24    multi_last_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X1Y25    accumulate_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X1Y25    accumulate_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X1Y27    accumulate_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X1Y27    accumulate_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X1Y27    accumulate_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X1Y27    accumulate_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X1Y28    accumulate_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X1Y28    accumulate_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X1Y28    accumulate_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X1Y28    accumulate_reg_reg[13]/C



