<?xml version="1.0" encoding="utf-8" standalone="no"?>
    <device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd" >
      <vendor>Latticsemi.com</vendor>                                       <!-- device vendor name -->
      <vendorID>Latticesemi</vendorID>                                        <!-- device vendor short name -->
      <name>iCE40UP5K</name>                                        <!-- name of part-->
      <series>iCE40UP</series>                                         <!-- device series the device belongs to -->
      <version>1.0</version>                                          <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
      <description>ice40_sm</description>

      <addressUnitBits>8</addressUnitBits>
      <width>32</width>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0xFFFFFFFF</resetMask>

      <peripherals>
          <peripheral>
          <name>cpu_inst</name>
          <version>1.8.0</version>
          <baseAddress>0xFFFF0000</baseAddress>
          <groupName>riscv_sm</groupName>
          <description></description>

          <addressBlock>
            <offset>0x0</offset>
            <size>0x00000800</size>
            <usage>registers</usage>
          </addressBlock>

          <registers>
                <!-- PIC_STATUS: Interrupt Status Register -->
            <register>
              <name>PIC_STATUS</name>
              <description>Interrupt Status Register</description>
              <addressOffset>0x0000</addressOffset>
              <size>2</size>
              <access>read-write</access>
              <resetValue>0x00000000</resetValue>
              <resetMask>0xFFFFFFFF</resetMask>

              <fields>
                          <!-- status: Interrupt Status -->
                <field>
                  <name>status</name>
                  <description>Interrupt Status</description>
                  <bitRange>[1:0]</bitRange>
                  <access>read-write</access>
                </field>

              </fields>
           </register>

      <!-- PIC_ENABLE: Interrupt Enable Register -->
            <register>
              <name>PIC_ENABLE</name>
              <description>Interrupt Enable Register</description>
              <addressOffset>0x0004</addressOffset>
              <size>2</size>
              <access>read-write</access>
              <resetValue>0x00000000</resetValue>
              <resetMask>0xFFFFFFFF</resetMask>

              <fields>
                          <!-- enable: Interrupt Enable -->
                <field>
                  <name>enable</name>
                  <description>Interrupt Enable</description>
                  <bitRange>[1:0]</bitRange>
                  <access>read-write</access>
                </field>

              </fields>
           </register>

      <!-- PIC_SET: Interrupt Set Register -->
            <register>
              <name>PIC_SET</name>
              <description>Interrupt Set Register</description>
              <addressOffset>0x0008</addressOffset>
              <size>2</size>
              <access>write-only</access>
              <resetValue>0x00000000</resetValue>
              <resetMask>0xFFFFFFFF</resetMask>

              <fields>
                          <!-- set: Interrupt Set -->
                <field>
                  <name>set</name>
                  <description>Interrupt Set</description>
                  <bitRange>[1:0]</bitRange>
                  <access>write-only</access>
                </field>

              </fields>
           </register>

      <!-- PIC_POL: Interrupt Polarity Register -->
            <register>
              <name>PIC_POL</name>
              <description>Interrupt Polarity Register</description>
              <addressOffset>0x000C</addressOffset>
              <size>2</size>
              <access>read-write</access>
              <resetValue>0x00000000</resetValue>
              <resetMask>0xFFFFFFFF</resetMask>

              <fields>
                          <!-- pol: Interrupt Polarity -->
                <field>
                  <name>pol</name>
                  <description>Interrupt Polarity</description>
                  <bitRange>[1:0]</bitRange>
                  <access>read-write</access>
                </field>

              </fields>
           </register>

      <!-- TIMER_CNT_L: Timer Counter Lower Register -->
            <register>
              <name>TIMER_CNT_L</name>
              <description>Timer Counter Lower Register</description>
              <addressOffset>0x0400</addressOffset>
              <size>32</size>
              <access>read-write</access>
              <resetValue>0x00000000</resetValue>
              <resetMask>0xFFFFFFFF</resetMask>

              <fields>
                          <!-- cnt_l: Lower 32 bits of 64-bit timer counter register -->
                <field>
                  <name>cnt_l</name>
                  <description>Lower 32 bits of 64-bit timer counter register</description>
                  <bitRange>[31:0]</bitRange>
                  <access>read-write</access>
                </field>

              </fields>
           </register>

      <!-- TIMER_CNT_H: Timer Counter Higher Register -->
            <register>
              <name>TIMER_CNT_H</name>
              <description>Timer Counter Higher Register</description>
              <addressOffset>0x0404</addressOffset>
              <size>32</size>
              <access>read-write</access>
              <resetValue>0x00000000</resetValue>
              <resetMask>0xFFFFFFFF</resetMask>

              <fields>
                          <!-- cnt_h: Higher 32 bits of 64-bit timer counter register -->
                <field>
                  <name>cnt_h</name>
                  <description>Higher 32 bits of 64-bit timer counter register</description>
                  <bitRange>[31:0]</bitRange>
                  <access>read-write</access>
                </field>

              </fields>
           </register>

      <!-- TIMER_CMP_L: Timer Compare Lower Register -->
            <register>
              <name>TIMER_CMP_L</name>
              <description>Timer Compare Lower Register</description>
              <addressOffset>0x0410</addressOffset>
              <size>32</size>
              <access>read-write</access>
              <resetValue>0x00000000</resetValue>
              <resetMask>0xFFFFFFFF</resetMask>

              <fields>
                          <!-- cmp_l: Lower 32 bits of 64-bit timer compare register -->
                <field>
                  <name>cmp_l</name>
                  <description>Lower 32 bits of 64-bit timer compare register</description>
                  <bitRange>[31:0]</bitRange>
                  <access>read-write</access>
                </field>

              </fields>
           </register>

      <!-- TIMER_CMP_H: Timer Compare Higher Register -->
            <register>
              <name>TIMER_CMP_H</name>
              <description>Timer Compare Higher Register</description>
              <addressOffset>0x0414</addressOffset>
              <size>32</size>
              <access>read-write</access>
              <resetValue>0x00000000</resetValue>
              <resetMask>0xFFFFFFFF</resetMask>

              <fields>
                          <!-- cmp_h: Higher 32 bits of 64-bit timer compare register -->
                <field>
                  <name>cmp_h</name>
                  <description>Higher 32 bits of 64-bit timer compare register</description>
                  <bitRange>[31:0]</bitRange>
                  <access>read-write</access>
                </field>

              </fields>
           </register>


          </registers>
    </peripheral>
    <peripheral>
          <name>gpio_inst</name>
          <version>1.0.0</version>
          <baseAddress>0x00020400</baseAddress>
          <groupName>gpio_ahb</groupName>
          <description></description>

          <addressBlock>
            <offset>0x0</offset>
            <size>0x00000400</size>
            <usage>registers</usage>
          </addressBlock>

          <registers>
          
          </registers>
    </peripheral>
    <peripheral>
          <name>ice40_ip_if_inst</name>
          <version>1.0.0</version>
          <baseAddress>0x00020000</baseAddress>
          <groupName>ice40_ip_if_ahb</groupName>
          <description></description>

          <addressBlock>
            <offset>0x0</offset>
            <size>0x00000400</size>
            <usage>registers</usage>
          </addressBlock>

          <registers>
          
          </registers>
    </peripheral>
    <peripheral>
          <name>spram_if_inst</name>
          <version>1.0.0</version>
          <baseAddress>0x00000000</baseAddress>
          <groupName>spsram_if_ahb</groupName>
          <description></description>

          <addressBlock>
            <offset>0x0</offset>
            <size>0x00020000</size>
            <usage>registers</usage>
          </addressBlock>

          <registers>
          
          </registers>
    </peripheral>
    <peripheral>
          <name>timer_inst</name>
          <version>1.0.0</version>
          <baseAddress>0x00020C00</baseAddress>
          <groupName>timer_ahb</groupName>
          <description></description>

          <addressBlock>
            <offset>0x0</offset>
            <size>0x00000400</size>
            <usage>registers</usage>
          </addressBlock>

          <registers>
          
          </registers>
    </peripheral>
    <peripheral>
          <name>uart_inst</name>
          <version>1.0.0</version>
          <baseAddress>0x00020800</baseAddress>
          <groupName>uart_ahb</groupName>
          <description></description>

          <addressBlock>
            <offset>0x0</offset>
            <size>0x00000400</size>
            <usage>registers</usage>
          </addressBlock>

          <registers>
          
          </registers>
    </peripheral>

      </peripherals>
    </device>
