

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Sat Nov  4 18:43:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  90619572|  90642420|  0.906 sec|  0.906 sec|  90619572|  90642420|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                       |                            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                Instance               |           Module           |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv1_Pipeline_OUT_ROW_COL_fu_693  |conv1_Pipeline_OUT_ROW_COL  |   520270|   520270|  5.203 ms|  5.203 ms|  520270|  520270|       no|
        |grp_conv1_Pipeline_RELU_fu_711         |conv1_Pipeline_RELU         |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv1_Pipeline_3_fu_722            |conv1_Pipeline_3            |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv1_Pipeline_RELU7_fu_734        |conv1_Pipeline_RELU7        |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv1_Pipeline_5_fu_745            |conv1_Pipeline_5            |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv1_Pipeline_BW_fu_757           |conv1_Pipeline_BW           |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv1_Pipeline_BW8_fu_766          |conv1_Pipeline_BW8          |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |     Loop Name     |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW         |  90619571|  90642419|  5330563 ~ 5331907|          -|          -|    17|        no|
        | + BH              |     81320|     81320|               6775|          -|          -|    12|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.2          |      3315|      3315|                 13|          -|          -|   255|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.4          |      3315|      3315|                 13|          -|          -|   255|        no|
        | + TILE_OUT        |   5249240|   5250584|    656155 ~ 656323|          -|          -|     8|        no|
        |  ++ LOAD_WEIGHTS  |      2976|      3056|          372 ~ 382|          -|          -|     8|        no|
        |   +++ K           |       370|       379|                 74|          -|          -|     5|        no|
        |    ++++ K.1       |        27|        27|                  3|          -|          -|     9|        no|
        |    ++++ K.2       |        28|        28|                  3|          -|          -|     9|        no|
        |  ++ EXPORT        |     99736|     99808|      12467 ~ 12476|          -|          -|     8|        no|
        |   +++ BH          |     12456|     12464|               1557|          -|          -|     8|        no|
        |  ++ CLEAR         |     33168|     33184|        4146 ~ 4148|          -|          -|     8|        no|
        |   +++ BH          |      4144|      4145|                518|          -|          -|     8|        no|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2412|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  259|   12649|  15119|    -|
|Memory           |       38|    -|      64|    162|    0|
|Multiplexer      |        -|    -|       -|   2013|    -|
|Register         |        -|    -|    1592|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       38|  259|   14305|  19706|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        8|   71|      10|     27|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |                Instance               |           Module           | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |grp_conv1_Pipeline_3_fu_722            |conv1_Pipeline_3            |        0|    0|     30|     88|    0|
    |grp_conv1_Pipeline_5_fu_745            |conv1_Pipeline_5            |        0|    0|     30|     88|    0|
    |grp_conv1_Pipeline_BW_fu_757           |conv1_Pipeline_BW           |        0|    0|     10|     57|    0|
    |grp_conv1_Pipeline_BW8_fu_766          |conv1_Pipeline_BW8          |        0|    0|     10|     57|    0|
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_693  |conv1_Pipeline_OUT_ROW_COL  |        0|  252|  11935|  14186|    0|
    |grp_conv1_Pipeline_RELU_fu_711         |conv1_Pipeline_RELU         |        0|    0|     79|    168|    0|
    |grp_conv1_Pipeline_RELU7_fu_734        |conv1_Pipeline_RELU7        |        0|    0|     79|    168|    0|
    |mul_64s_8ns_64_1_1_U354                |mul_64s_8ns_64_1_1          |        0|    4|      0|     46|    0|
    |mul_6ns_18ns_23_1_1_U362               |mul_6ns_18ns_23_1_1         |        0|    1|      0|      5|    0|
    |mul_6ns_9ns_14_1_1_U361                |mul_6ns_9ns_14_1_1          |        0|    0|      0|     50|    0|
    |mul_9ns_11ns_19_1_1_U357               |mul_9ns_11ns_19_1_1         |        0|    1|      0|      5|    0|
    |mul_9ns_11ns_19_1_1_U360               |mul_9ns_11ns_19_1_1         |        0|    1|      0|      5|    0|
    |urem_9ns_8ns_9_13_seq_1_U355           |urem_9ns_8ns_9_13_seq_1     |        0|    0|    119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U356           |urem_9ns_8ns_9_13_seq_1     |        0|    0|    119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U358           |urem_9ns_8ns_9_13_seq_1     |        0|    0|    119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U359           |urem_9ns_8ns_9_13_seq_1     |        0|    0|    119|     49|    0|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |Total                                  |                            |        0|  259|  12649|  15119|    0|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |                                        Memory                                        |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U                     |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j  |       16|   0|   0|    0|  15360|   16|     1|       245760|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U                       |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j  |       16|   0|   0|    0|  15360|   16|     1|       245760|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U                     |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb  |        2|   0|   0|    0|   2024|   16|     1|        32384|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U                     |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb  |        2|   0|   0|    0|   2024|   16|     1|        32384|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U                     |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb  |        2|   0|   0|    0|   2024|   16|     1|        32384|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U  |conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg  |        0|  32|  81|    0|    324|   16|     1|         5184|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U  |conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg  |        0|  32|  81|    0|    324|   16|     1|         5184|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                                                                                 |                                                                                  |       38|  64| 162|    0|  37440|  112|     7|       599040|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_2_fu_1206_p2             |         +|   0|  0|  71|          64|           9|
    |add_ln100_4_fu_1021_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln100_5_fu_1302_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln100_fu_936_p2                |         +|   0|  0|  71|          64|           9|
    |add_ln114_1_fu_1418_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln114_fu_1424_p2               |         +|   0|  0|  13|           6|           6|
    |add_ln116_fu_1680_p2               |         +|   0|  0|  12|           4|           2|
    |add_ln133_fu_1692_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln134_1_fu_1785_p2             |         +|   0|  0|  14|           7|           7|
    |add_ln134_2_fu_1914_p2             |         +|   0|  0|  14|           7|           7|
    |add_ln134_fu_1945_p2               |         +|   0|  0|  12|           5|           2|
    |add_ln137_1_fu_1799_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln137_2_fu_1838_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln137_3_fu_1863_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln137_4_fu_1902_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln137_fu_1736_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln28_fu_1394_p2                |         +|   0|  0|  15|           8|           4|
    |add_ln32_fu_1999_p2                |         +|   0|  0|  14|           7|           4|
    |add_ln56_60_fu_1120_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln56_fu_850_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln70_fu_1967_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln71_1_fu_2015_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln71_2_fu_2038_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln71_fu_2049_p2                |         +|   0|  0|  12|           5|           2|
    |add_ln87_fu_1360_p2                |         +|   0|  0|  71|          64|           2|
    |add_ln91_2_fu_831_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln91_3_fu_1101_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln91_fu_813_p2                 |         +|   0|  0|  16|           9|           4|
    |add_ln97_1_fu_1280_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln97_fu_999_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln99_2_fu_1181_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln99_fu_911_p2                 |         +|   0|  0|  71|          64|          64|
    |arrayidx36612_sum_i_0_fu_1047_p2   |         +|   0|  0|  16|           9|           3|
    |arrayidx36612_sum_i_1_fu_1328_p2   |         +|   0|  0|  16|           9|           3|
    |empty_437_fu_1041_p2               |         +|   0|  0|  15|           8|           1|
    |empty_439_fu_1236_p2               |         +|   0|  0|  18|          11|          11|
    |empty_441_fu_1467_p2               |         +|   0|  0|  71|          64|          64|
    |empty_442_fu_1476_p2               |         +|   0|  0|  13|           6|           6|
    |empty_443_fu_1493_p2               |         +|   0|  0|  16|           9|           9|
    |empty_444_fu_1529_p2               |         +|   0|  0|  71|          64|          64|
    |empty_446_fu_1558_p2               |         +|   0|  0|  16|           9|           9|
    |empty_447_fu_1575_p2               |         +|   0|  0|  12|           4|           1|
    |empty_449_fu_1591_p2               |         +|   0|  0|  13|           6|           6|
    |empty_450_fu_1608_p2               |         +|   0|  0|  16|           9|           9|
    |empty_451_fu_1623_p2               |         +|   0|  0|  71|          64|          64|
    |empty_453_fu_1658_p2               |         +|   0|  0|  16|           9|           9|
    |empty_454_fu_1669_p2               |         +|   0|  0|  12|           4|           1|
    |empty_455_fu_1702_p2               |         +|   0|  0|  13|           6|           6|
    |empty_456_fu_1715_p2               |         +|   0|  0|  71|          64|          64|
    |empty_462_fu_1322_p2               |         +|   0|  0|  15|           8|           1|
    |empty_464_fu_1370_p2               |         +|   0|  0|  18|          11|          11|
    |grp_fu_1011_p0                     |         +|   0|  0|  16|           9|           9|
    |grp_fu_1292_p0                     |         +|   0|  0|  16|           9|           9|
    |tmp1_fu_1614_p2                    |         +|   0|  0|  15|           8|           5|
    |sub_ln137_1_fu_1892_p2             |         -|   0|  0|  26|          19|          19|
    |sub_ln137_fu_1828_p2               |         -|   0|  0|  26|          19|          19|
    |sub_ln140_fu_1757_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln75_fu_1989_p2                |         -|   0|  0|  16|           9|           9|
    |sub_ln99_1_fu_1171_p2              |         -|   0|  0|  49|          42|          42|
    |sub_ln99_fu_901_p2                 |         -|   0|  0|  49|          42|          42|
    |ap_block_state115                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state136                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state147_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |exitcond1010_011_fu_1035_p2        |      icmp|   0|  0|  15|           8|           2|
    |exitcond1010_113_fu_1316_p2        |      icmp|   0|  0|  15|           8|           2|
    |exitcond101614_fu_1569_p2          |      icmp|   0|  0|  12|           4|           4|
    |exitcond101715_fu_1663_p2          |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln114_fu_1412_p2              |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln116_1_fu_1628_p2            |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln116_fu_1499_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln133_fu_1686_p2              |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln134_1_fu_1920_p2            |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln134_fu_1775_p2              |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln28_fu_803_p2                |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln56_1_fu_1114_p2             |      icmp|   0|  0|  71|          64|           8|
    |icmp_ln56_fu_844_p2                |      icmp|   0|  0|  71|          64|           8|
    |icmp_ln70_fu_1961_p2               |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln71_1_fu_2043_p2             |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln71_fu_2005_p2               |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln87_fu_1090_p2               |      icmp|   0|  0|  71|          64|           5|
    |icmp_ln97_1_fu_1274_p2             |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln97_fu_993_p2                |      icmp|   0|  0|  12|           3|           4|
    |bh_1_fu_1079_p2                    |        or|   0|  0|  64|          64|           1|
    |empty_448_fu_1581_p2               |        or|   0|  0|   4|           4|           1|
    |or_ln137_fu_1853_p2                |        or|   0|  0|   4|           4|           1|
    |or_ln55_1_fu_1133_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_863_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln71_fu_2028_p2                 |        or|   0|  0|   4|           4|           1|
    |or_ln91_fu_1096_p2                 |        or|   0|  0|  32|          32|           1|
    |hclamp_1_fu_1139_p3                |    select|   0|  0|  32|           1|          32|
    |hclamp_fu_869_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln55_3_fu_1125_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln55_fu_855_p3              |    select|   0|  0|   8|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|2412|        1759|        1288|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                             Name                                            | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                    |  791|        150|    1|        150|
    |bh_2_reg_658                                                                                 |    9|          2|    5|         10|
    |bh_reg_533                                                                                   |    9|          2|   64|        128|
    |bout_1_reg_646                                                                               |    9|          2|    4|          8|
    |bout_reg_601                                                                                 |    9|          2|    4|          8|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address0                     |   43|          8|   14|        112|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0                          |   43|          8|    1|          8|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1                          |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_d0                           |   31|          6|   16|         96|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we0                          |   31|          6|    1|          6|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we1                          |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0                     |   31|          6|   11|         66|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0                          |   14|          3|    1|          3|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce1                          |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0                           |   26|          5|   16|         80|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0                     |   20|          4|   11|         44|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0                          |   14|          3|    1|          3|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce1                          |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0                           |   14|          3|   16|         48|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0                     |   31|          6|   11|         66|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0                          |   14|          3|    1|          3|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce1                          |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0                           |   14|          3|   16|         48|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address0                       |   43|          8|   14|        112|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0                            |   43|          8|    1|          8|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1                            |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_d0                             |   31|          6|   16|         96|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we0                            |   31|          6|    1|          6|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we1                            |    9|          2|    1|          2|
    |gmem_blk_n_AR                                                                                |    9|          2|    1|          2|
    |gmem_blk_n_R                                                                                 |    9|          2|    1|          2|
    |grp_fu_775_p0                                                                                |   14|          3|   64|        192|
    |h_2_reg_681                                                                                  |    9|          2|    5|         10|
    |h_fu_258                                                                                     |    9|          2|    8|         16|
    |i1_blk_n_AR                                                                                  |    9|          2|    1|          2|
    |i1_blk_n_R                                                                                   |    9|          2|    1|          2|
    |i2_blk_n_AW                                                                                  |    9|          2|    1|          2|
    |i2_blk_n_B                                                                                   |    9|          2|    1|          2|
    |k_reg_612                                                                                    |    9|          2|    4|          8|
    |loop_index_0_i_reg_624                                                                       |    9|          2|    4|          8|
    |loop_index_1_i_reg_635                                                                       |    9|          2|    4|          8|
    |loop_index_i_0_reg_556                                                                       |    9|          2|    8|         16|
    |loop_index_i_1_reg_578                                                                       |    9|          2|    8|         16|
    |m_axi_i1_ARADDR                                                                              |   26|          5|   64|        320|
    |m_axi_i1_ARLEN                                                                               |   14|          3|   32|         96|
    |m_axi_i2_AWADDR                                                                              |   26|          5|   64|        320|
    |m_axi_i2_AWBURST                                                                             |   14|          3|    2|          6|
    |m_axi_i2_AWCACHE                                                                             |   14|          3|    4|         12|
    |m_axi_i2_AWID                                                                                |   14|          3|    1|          3|
    |m_axi_i2_AWLEN                                                                               |   20|          4|   32|        128|
    |m_axi_i2_AWLOCK                                                                              |   14|          3|    2|          6|
    |m_axi_i2_AWPROT                                                                              |   14|          3|    3|          9|
    |m_axi_i2_AWQOS                                                                               |   14|          3|    4|         12|
    |m_axi_i2_AWREGION                                                                            |   14|          3|    4|         12|
    |m_axi_i2_AWSIZE                                                                              |   14|          3|    3|          9|
    |m_axi_i2_AWUSER                                                                              |   14|          3|    1|          3|
    |m_axi_i2_AWVALID                                                                             |   20|          4|    1|          4|
    |m_axi_i2_BREADY                                                                              |   20|          4|    1|          4|
    |m_axi_i2_WDATA                                                                               |   14|          3|   16|         48|
    |m_axi_i2_WID                                                                                 |   14|          3|    1|          3|
    |m_axi_i2_WLAST                                                                               |   14|          3|    1|          3|
    |m_axi_i2_WSTRB                                                                               |   14|          3|    2|          6|
    |m_axi_i2_WUSER                                                                               |   14|          3|    1|          3|
    |m_axi_i2_WVALID                                                                              |   14|          3|    1|          3|
    |m_axi_w1_ARADDR                                                                              |   14|          3|   64|        192|
    |o_2_reg_670                                                                                  |    9|          2|    4|          8|
    |out_reg_589                                                                                  |    9|          2|    7|         14|
    |p_1_reg_567                                                                                  |    9|          2|    3|          6|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_address1  |   20|          4|    9|         36|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_d1        |   14|          3|   16|         48|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_address1  |   20|          4|    9|         36|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_d1        |   14|          3|   16|         48|
    |p_reg_545                                                                                    |    9|          2|    3|          6|
    |w1_blk_n_AR                                                                                  |    9|          2|    1|          2|
    |w1_blk_n_R                                                                                   |    9|          2|    1|          2|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                                        | 2013|        402|  721|       2827|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                              Name                                             |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln114_1_reg_2247                                                                           |    4|   0|    4|          0|
    |add_ln133_reg_2360                                                                             |    4|   0|    4|          0|
    |add_ln134_1_reg_2399                                                                           |    7|   0|    7|          0|
    |add_ln134_2_reg_2416                                                                           |    7|   0|    7|          0|
    |add_ln134_reg_2437                                                                             |    5|   0|    5|          0|
    |add_ln137_4_reg_2411                                                                           |   64|   0|   64|          0|
    |add_ln137_reg_2371                                                                             |   64|   0|   64|          0|
    |add_ln70_reg_2450                                                                              |    4|   0|    4|          0|
    |add_ln71_1_reg_2474                                                                            |    7|   0|    7|          0|
    |add_ln71_2_reg_2484                                                                            |    7|   0|    7|          0|
    |add_ln71_reg_2492                                                                              |    5|   0|    5|          0|
    |add_ln97_1_reg_2199                                                                            |    3|   0|    3|          0|
    |add_ln97_reg_2138                                                                              |    3|   0|    3|          0|
    |ap_CS_fsm                                                                                      |  149|   0|  149|          0|
    |bh_2_reg_658                                                                                   |    5|   0|    5|          0|
    |bh_reg_533                                                                                     |   64|   0|   64|          0|
    |bout_1_reg_646                                                                                 |    4|   0|    4|          0|
    |bout_reg_601                                                                                   |    4|   0|    4|          0|
    |empty_437_reg_2151                                                                             |    8|   0|    8|          0|
    |empty_441_reg_2258                                                                             |   64|   0|   64|          0|
    |empty_443_reg_2264                                                                             |    9|   0|    9|          0|
    |empty_447_reg_2297                                                                             |    4|   0|    4|          0|
    |empty_450_reg_2302                                                                             |    9|   0|    9|          0|
    |empty_453_reg_2322                                                                             |    9|   0|    9|          0|
    |empty_454_reg_2331                                                                             |    4|   0|    4|          0|
    |empty_462_reg_2212                                                                             |    8|   0|    8|          0|
    |exitcond101715_reg_2327                                                                        |    1|   0|    1|          0|
    |gmem_addr_reg_2365                                                                             |   64|   0|   64|          0|
    |grp_conv1_Pipeline_3_fu_722_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_conv1_Pipeline_5_fu_745_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_conv1_Pipeline_BW8_fu_766_ap_start_reg                                                     |    1|   0|    1|          0|
    |grp_conv1_Pipeline_BW_fu_757_ap_start_reg                                                      |    1|   0|    1|          0|
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_693_ap_start_reg                                             |    1|   0|    1|          0|
    |grp_conv1_Pipeline_RELU7_fu_734_ap_start_reg                                                   |    1|   0|    1|          0|
    |grp_conv1_Pipeline_RELU_fu_711_ap_start_reg                                                    |    1|   0|    1|          0|
    |h_2_reg_681                                                                                    |    5|   0|    5|          0|
    |h_fu_258                                                                                       |    8|   0|    8|          0|
    |i1_addr_1_read_reg_2124                                                                        |   16|   0|   16|          0|
    |i1_addr_1_reg_2118                                                                             |   64|   0|   64|          0|
    |i1_addr_2_reg_2179                                                                             |   64|   0|   64|          0|
    |i1_addr_3_read_reg_2191                                                                        |   16|   0|   16|          0|
    |i1_addr_3_reg_2185                                                                             |   64|   0|   64|          0|
    |i1_addr_reg_2112                                                                               |   64|   0|   64|          0|
    |icmp_ln116_reg_2269                                                                            |    1|   0|    1|          0|
    |icmp_ln134_1_reg_2422                                                                          |    1|   0|    1|          0|
    |icmp_ln134_reg_2395                                                                            |    1|   0|    1|          0|
    |icmp_ln71_reg_2470                                                                             |    1|   0|    1|          0|
    |k_reg_612                                                                                      |    4|   0|    4|          0|
    |loop_index_0_i_reg_624                                                                         |    4|   0|    4|          0|
    |loop_index_1_i_reg_635                                                                         |    4|   0|    4|          0|
    |loop_index_i_0_reg_556                                                                         |    8|   0|    8|          0|
    |loop_index_i_1_reg_578                                                                         |    8|   0|    8|          0|
    |mul_ln99_1_reg_2165                                                                            |   64|   0|   64|          0|
    |o_2_reg_670                                                                                    |    4|   0|    4|          0|
    |out_reg_589                                                                                    |    7|   0|    7|          0|
    |p_1_reg_567                                                                                    |    3|   0|    3|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650_reg_2284  |    9|   0|    9|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651_reg_2289  |    9|   0|    9|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652_reg_2336  |    9|   0|    9|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653_reg_2341  |    9|   0|    9|          0|
    |p_cast8_reg_2222                                                                               |    2|   0|    2|          0|
    |p_cast_reg_2161                                                                                |    2|   0|    2|          0|
    |p_reg_545                                                                                      |    3|   0|    3|          0|
    |reg_781                                                                                        |   16|   0|   16|          0|
    |reg_788                                                                                        |   16|   0|   16|          0|
    |sext_ln87_reg_2101                                                                             |   32|   0|   32|          0|
    |sext_ln91_reg_2095                                                                             |   64|   0|   64|          0|
    |shl_ln6_reg_2382                                                                               |    8|   0|   14|          6|
    |sub_ln140_reg_2377                                                                             |    9|   0|    9|          0|
    |sub_ln75_reg_2455                                                                              |    9|   0|    9|          0|
    |tmp_266_reg_2273                                                                               |    7|   0|    8|          1|
    |trunc_ln114_reg_2240                                                                           |    1|   0|    1|          0|
    |trunc_ln129_reg_2234                                                                           |    6|   0|    6|          0|
    |trunc_ln140_reg_2390                                                                           |    7|   0|    7|          0|
    |trunc_ln149_2_reg_2431                                                                         |   63|   0|   63|          0|
    |trunc_ln5_reg_2405                                                                             |   63|   0|   63|          0|
    |trunc_ln75_1_reg_2479                                                                          |    7|   0|    7|          0|
    |trunc_ln75_reg_2460                                                                            |    7|   0|    7|          0|
    |trunc_ln87_reg_2170                                                                            |   11|   0|   11|          0|
    |trunc_ln91_reg_2107                                                                            |   32|   0|   32|          0|
    |trunc_ln99_reg_2129                                                                            |   11|   0|   11|          0|
    |w1_addr_1_read_reg_2346                                                                        |   16|   0|   16|          0|
    |w1_addr_1_reg_2310                                                                             |   64|   0|   64|          0|
    |w1_addr_read_reg_2316                                                                          |   16|   0|   16|          0|
    |w1_addr_reg_2278                                                                               |   64|   0|   64|          0|
    |zext_ln114_2_reg_2252                                                                          |    4|   0|    6|          2|
    |zext_ln130_reg_2089                                                                            |    8|   0|    9|          1|
    +-----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                          | 1592|   0| 1602|         10|
    +-----------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_i1_AWVALID     |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWREADY     |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWADDR      |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_AWID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWLEN       |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_AWSIZE      |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWBURST     |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWLOCK      |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWCACHE     |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWPROT      |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWQOS       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWREGION    |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWUSER      |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WVALID      |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WREADY      |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WDATA       |  out|   16|       m_axi|             i1|       pointer|
|m_axi_i1_WSTRB       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_WLAST       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WID         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WUSER       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARVALID     |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARREADY     |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARADDR      |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_ARID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARLEN       |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_ARSIZE      |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARBURST     |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARLOCK      |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARCACHE     |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARPROT      |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARQOS       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARREGION    |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARUSER      |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RVALID      |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RREADY      |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RDATA       |   in|   16|       m_axi|             i1|       pointer|
|m_axi_i1_RLAST       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RID         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RFIFONUM    |   in|   14|       m_axi|             i1|       pointer|
|m_axi_i1_RUSER       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RRESP       |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BVALID      |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BREADY      |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BRESP       |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BID         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BUSER       |   in|    1|       m_axi|             i1|       pointer|
|input_ftmap          |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w1_AWVALID     |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWREADY     |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWADDR      |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_AWID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWLEN       |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_AWSIZE      |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWBURST     |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWLOCK      |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWCACHE     |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWPROT      |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWQOS       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWREGION    |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWUSER      |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WVALID      |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WREADY      |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WDATA       |  out|   16|       m_axi|             w1|       pointer|
|m_axi_w1_WSTRB       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_WLAST       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WID         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WUSER       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARVALID     |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARREADY     |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARADDR      |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_ARID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARLEN       |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_ARSIZE      |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARBURST     |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARLOCK      |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARCACHE     |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARPROT      |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARQOS       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARREGION    |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARUSER      |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RVALID      |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RREADY      |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RDATA       |   in|   16|       m_axi|             w1|       pointer|
|m_axi_w1_RLAST       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RID         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RFIFONUM    |   in|   14|       m_axi|             w1|       pointer|
|m_axi_w1_RUSER       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RRESP       |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BVALID      |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BREADY      |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BRESP       |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BID         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BUSER       |   in|    1|       m_axi|             w1|       pointer|
|conv1_weights        |   in|   64|     ap_none|  conv1_weights|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|           gmem|       pointer|
|conv1_biases         |   in|   64|     ap_none|   conv1_biases|        scalar|
|m_axi_i2_AWVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA       |  out|   16|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA       |   in|   16|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM    |   in|   14|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER       |   in|    1|       m_axi|             i2|       pointer|
|output_ftmap         |   in|   64|     ap_none|   output_ftmap|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

