Violated 1301: no Escape should be used on < clock2 >.
Violated 1127: signal name "clock2" does not match to regular expression s_.
Violated 1301: no Escape should be used on < data >.
Violated 1127: signal name "data" does not match to regular expression s_.
Violated 1301: no Escape should be used on < set >.
Violated 1127: signal name "set" does not match to regular expression s_.
Violated 1141: bitwise operators should be used instead of logic "NotOp" operators in single-bit operations.
Violated 1301: no Escape should be used on < y1 >.
Violated 1097: violation as Direct Connection from Input "data" to Output "y1".
Violated 1127: signal name "y1" does not match to regular expression s_.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < y2 >.
Violated 1127: signal name "y2" does not match to regular expression s_.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < _s9 >.
Violated 1004: Signals test._s9 is driven by 2 devices.
Violated 1127: signal name "_s9" does not match to regular expression s_.
Violated 1141: bitwise operators should be used instead of logic "NotOp" operators in single-bit operations.
Violated 1187: wire "_s9" should be explicitly declared.
Violated 1188: 'tri' declaration "_s9" is detected.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1175: gate name "_s10" does not match to regular expression gate_.
Violated 1003: Clock signals "test.clock2" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1168: register ouput name "y2" does not match to regular expression .*_r.
Violated 1168: register ouput name "y1" does not match to regular expression .*_r.
Violated 1169: register Input name "set" does not match to regular expression .*_nxt.
Violated 1169: register Input name "data" does not match to regular expression .*_nxt.
Violated 1149: No Set or Reset Signal only Clock "clock2".
Violated 1147: State register name "y2" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "set" not in library.
Violated 1199: next register name "set" does not match to regular expression .*_ns.
Violated 1211: the clock generate circuit should be separated in different module.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1003: Clock signals "test.clock2" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1102: more than one clock signal in a module.
Violated 1110: Set Signal "set" Used as Data Input.
Violated 1168: register ouput name "y2" does not match to regular expression .*_r.
Violated 1168: register ouput name "y1" does not match to regular expression .*_r.
Violated 1169: register Input name "set" does not match to regular expression .*_nxt.
Violated 1169: register Input name "data" does not match to regular expression .*_nxt.
Violated 1153: set signal name "set" does not match to regular expression set_.
Violated 1147: State register name "y1" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "data" not in library.
Violated 1199: next register name "data" does not match to regular expression .*_ns.
Violated 1209: reconverged clock "test.clock2" found.
Violated 1211: the clock generate circuit should be separated in different module.
Violated 1278: Don't use complex expression in the condition expression for asynchronous set or reset.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1138: module name "test" does not match to regular expression .*_module.
Violated 1255: comment is not found following port declaration  input clock2, data, set; 
Violated 1255: comment is not found following port declaration  output y1, y2; 
Violated 1256: input, output and inout signals should be grouped and separated by blank line in port declarations.
Violated 1257: signals should be declared one per line with a comment at the end data. File: 1110_SetSignalUsedasDataInput.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end set. File: 1110_SetSignalUsedasDataInput.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end y1. File: 1110_SetSignalUsedasDataInput.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end y2. File: 1110_SetSignalUsedasDataInput.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end _s9. File: 1110_SetSignalUsedasDataInput.v , Line: 0
Violated 1324: more than one port is declared in one line.    y2 = set;//"set" is used as data input, warning on "set"

Violated 1325: Only one statement is allowed per line.
Violated 1328: the lines of a source file < 1110_SetSignalUsedasDataInput.v > hould not exceed 10 lines.
Violated 1307: no comment is found before always
Violated 1269: comment should be on < endmodule >
Violated 1323: the < input > ports are declared in groups.
Violated 1238: 
Violated 1239: 
TOTAL NUMBER OF VIOLATIONS ARE: 68.