INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/nor_gate/nor_gate.srcs/sources_1/new/NOR_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NOR_GATE
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/nor_gate/nor_gate.srcs/sim_1/new/nor_gate_flow.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nor_gate_flow
ERROR: [VRFC 10-91] nor_gate is not declared [D:/Anidipta_002/nor_gate/nor_gate.srcs/sim_1/new/nor_gate_flow.vhd:48]
ERROR: [VRFC 10-1504] unit dataflow ignored due to previous errors [D:/Anidipta_002/nor_gate/nor_gate.srcs/sim_1/new/nor_gate_flow.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/Anidipta_002/nor_gate/nor_gate.srcs/sim_1/new/nor_gate_flow.vhd ignored due to errors
