# systemverilog2verilog
Converting systemverilog to verilog.


!!!This project is still under construction.
