Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 14:06:13 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1020 |          287 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             527 |          143 |
| Yes          | No                    | No                     |             967 |          252 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              61 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                    Enable Signal                                                                    |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state85                                                                                                              |                                                                                                                                                          |                4 |              6 |         1.50 |
|  ap_clk      |                                                                                                                                                     | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]      |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/E[0]                          |                                                                                                                                                          |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state85                                                                                                              | bd_0_i/hls_inst/inst/val_3_reg_1031[12]_i_1_n_0                                                                                                          |                6 |              9 |         1.50 |
|  ap_clk      |                                                                                                                                                     | bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT               |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                                               |                                                                                                                                                          |                3 |             11 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_17s_17ns_16_21_seq_1_U9/fn1_srem_17s_17ns_16_21_seq_1_div_U/fn1_srem_17s_17ns_16_21_seq_1_div_u_0/E[0]                    |                                                                                                                                                          |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state61                                                                                                              |                                                                                                                                                          |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fu_808_ap_start                                                                                                            |                                                                                                                                                          |                6 |             16 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/E[0]                 |                                                                                                                                                          |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/start0                                                      |                                                                                                                                                          |                5 |             17 |         3.40 |
|  ap_clk      |                                                                                                                                                     | bd_0_i/hls_inst/inst/sdiv_32s_32ns_32_36_seq_1_U4/fn1_sdiv_32s_32ns_32_36_seq_1_div_U/fn1_sdiv_32s_32ns_32_36_seq_1_div_u_0/r_stage_reg_n_0_[0]          |                6 |             20 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                                               | bd_0_i/hls_inst/inst/val_reg_888[1]                                                                                                                      |               15 |             20 |         1.33 |
|  ap_clk      |                                                                                                                                                     | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]        |                7 |             22 |         3.14 |
|  ap_clk      |                                                                                                                                                     | bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]         |                8 |             25 |         3.12 |
|  ap_clk      |                                                                                                                                                     | bd_0_i/hls_inst/inst/sitofp_32s_32_6_no_dsp_1_U3/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]         |                9 |             25 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state83                                                                                                              |                                                                                                                                                          |                5 |             31 |         6.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state73                                                                                                              |                                                                                                                                                          |                6 |             31 |         5.17 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state67                                                                                                              |                                                                                                                                                          |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[32]_0[0] |                                                                                                                                                          |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state38                                                                                                              | bd_0_i/hls_inst/inst/and_ln19_reg_910[31]_i_1_n_0                                                                                                        |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state71                                                                                                              |                                                                                                                                                          |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                                               |                                                                                                                                                          |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state74                                                                                                              |                                                                                                                                                          |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_32s_32ns_32_36_seq_1_U4/fn1_sdiv_32s_32ns_32_36_seq_1_div_U/fn1_sdiv_32s_32ns_32_36_seq_1_div_u_0/E[0]                    |                                                                                                                                                          |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state84                                                                                                              |                                                                                                                                                          |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state72                                                                                                              |                                                                                                                                                          |               12 |             33 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_32s_32ns_32_36_seq_1_U4/fn1_sdiv_32s_32ns_32_36_seq_1_div_U/start0                                                        |                                                                                                                                                          |                8 |             33 |         4.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_17s_17ns_16_21_seq_1_U9/fn1_srem_17s_17ns_16_21_seq_1_div_U/start0                                                        |                                                                                                                                                          |                9 |             35 |         3.89 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state76                                                                                                              |                                                                                                                                                          |               16 |             47 |         2.94 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state77                                                                                                              |                                                                                                                                                          |               12 |             47 |         3.92 |
|  ap_clk      |                                                                                                                                                     | bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0          |               16 |             48 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state175                                                                                                             |                                                                                                                                                          |               13 |             51 |         3.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state174                                                                                                             |                                                                                                                                                          |               14 |             51 |         3.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/E[0]                                                              |                                                                                                                                                          |               15 |             51 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/E[0]                |                                                                                                                                                          |               10 |             51 |         5.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state230                                                                                                             |                                                                                                                                                          |               14 |             53 |         3.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/fn1_sdiv_51ns_17s_64_55_seq_1_div_u_0/E[0]                   |                                                                                                                                                          |               14 |             53 |         3.79 |
|  ap_clk      |                                                                                                                                                     | bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/dividend_tmp[63]_i_1_n_0 |                9 |             63 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/start0                                                       |                                                                                                                                                          |               16 |             69 |         4.31 |
|  ap_clk      |                                                                                                                                                     | ap_rst                                                                                                                                                   |               82 |            307 |         3.74 |
|  ap_clk      |                                                                                                                                                     |                                                                                                                                                          |              287 |           1036 |         3.61 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


