{
  "Top": "kerneldl",
  "RtlTop": "kerneldl_kerneldl",
  "RtlPrefix": "kerneldl_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=xocc",
      "config_export -vivado_optimization_level=0",
      "config_export -vivado_phys_opt=none",
      "config_export -format=ip_catalog",
      "config_export -ipname=kerneldl",
      "config_compile -pipeline_loops=64",
      "config_compile -name_max_length=256",
      "config_schedule -enable_dsp_full_reg=1",
      "config_rtl -register_reset_num=3",
      "config_rtl -module_auto_prefix=1",
      "config_interface -m_axi_addr64=1",
      "config_dataflow -strict_mode=warning"
    ]},
  "Args": {
    "datax": {
      "index": "0",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "m_axi_gmemm"
      }
    },
    "datay": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "m_axi_gmemm"
      }
    },
    "dout": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "m_axi_gmemm"
      }
    },
    "model": {
      "index": "3",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["model"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "345285",
    "Uncertainty": "0.9"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kerneldl",
    "Version": "1.0",
    "DisplayName": "Kerneldl",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["\/home\/inaba\/alveo\/DanQ_fhalf\/src\/kernel\/kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kerneldl_backward.vhd",
      "impl\/vhdl\/kerneldl_backward_1.vhd",
      "impl\/vhdl\/kerneldl_backward_tempp.vhd",
      "impl\/vhdl\/kerneldl_forward.vhd",
      "impl\/vhdl\/kerneldl_forward_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_bufferd.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_buffery.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_control_s_axi.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_dadd_64ns_64ns_64_8_full_dsp_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_ddiv_64ns_64ns_64_31_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_dsqrt_64ns_64ns_64_30_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_dsub_64ns_64ns_64_8_full_dsp_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_fcmp_32ns_32ns_1_2_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_fpext_32ns_64_2_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_fptrunc_64ns_32_2_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_gmemm_m_axi.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_h1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_h2.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_mac_muladd_3ns_6ns_16ns_16_4_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_mac_muladd_5ns_7ns_19ns_19_4_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_mul_mul_11ns_9ns_19_4_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_sitofp_32ns_32_5_1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_z_a_actc.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_z_b_mask.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_z_c_max.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_z_gradsw1.vhd",
      "impl\/vhdl\/kerneldl_kerneldl_z_paramsw1.vhd",
      "impl\/vhdl\/kerneldl_p_hls_fptosi_float_i32.vhd",
      "impl\/vhdl\/kerneldl_kerneldl.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kerneldl_backward.v",
      "impl\/verilog\/kerneldl_backward_1.v",
      "impl\/verilog\/kerneldl_backward_tempp.v",
      "impl\/verilog\/kerneldl_forward.v",
      "impl\/verilog\/kerneldl_forward_1.v",
      "impl\/verilog\/kerneldl_kerneldl_bufferd.v",
      "impl\/verilog\/kerneldl_kerneldl_buffery.v",
      "impl\/verilog\/kerneldl_kerneldl_control_s_axi.v",
      "impl\/verilog\/kerneldl_kerneldl_dadd_64ns_64ns_64_8_full_dsp_1.v",
      "impl\/verilog\/kerneldl_kerneldl_ddiv_64ns_64ns_64_31_1.v",
      "impl\/verilog\/kerneldl_kerneldl_dsqrt_64ns_64ns_64_30_1.v",
      "impl\/verilog\/kerneldl_kerneldl_dsub_64ns_64ns_64_8_full_dsp_1.v",
      "impl\/verilog\/kerneldl_kerneldl_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/kerneldl_kerneldl_fcmp_32ns_32ns_1_2_1.v",
      "impl\/verilog\/kerneldl_kerneldl_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/kerneldl_kerneldl_fpext_32ns_64_2_1.v",
      "impl\/verilog\/kerneldl_kerneldl_fptrunc_64ns_32_2_1.v",
      "impl\/verilog\/kerneldl_kerneldl_gmemm_m_axi.v",
      "impl\/verilog\/kerneldl_kerneldl_h1.v",
      "impl\/verilog\/kerneldl_kerneldl_h2.v",
      "impl\/verilog\/kerneldl_kerneldl_mac_muladd_3ns_6ns_16ns_16_4_1.v",
      "impl\/verilog\/kerneldl_kerneldl_mac_muladd_5ns_7ns_19ns_19_4_1.v",
      "impl\/verilog\/kerneldl_kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1.v",
      "impl\/verilog\/kerneldl_kerneldl_mul_mul_11ns_9ns_19_4_1.v",
      "impl\/verilog\/kerneldl_kerneldl_sitofp_32ns_32_5_1.v",
      "impl\/verilog\/kerneldl_kerneldl_z_a_actc.v",
      "impl\/verilog\/kerneldl_kerneldl_z_b_mask.v",
      "impl\/verilog\/kerneldl_kerneldl_z_c_max.v",
      "impl\/verilog\/kerneldl_kerneldl_z_gradsw1.v",
      "impl\/verilog\/kerneldl_kerneldl_z_paramsw1.v",
      "impl\/verilog\/kerneldl_p_hls_fptosi_float_i32.v",
      "impl\/verilog\/kerneldl_kerneldl.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kerneldl_kerneldl_v1_0\/data\/kerneldl_kerneldl.mdd",
      "impl\/misc\/drivers\/kerneldl_kerneldl_v1_0\/data\/kerneldl_kerneldl.tcl",
      "impl\/misc\/drivers\/kerneldl_kerneldl_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kerneldl_kerneldl_v1_0\/src\/xkerneldl_kerneldl.c",
      "impl\/misc\/drivers\/kerneldl_kerneldl_v1_0\/src\/xkerneldl_kerneldl.h",
      "impl\/misc\/drivers\/kerneldl_kerneldl_v1_0\/src\/xkerneldl_kerneldl_hw.h",
      "impl\/misc\/drivers\/kerneldl_kerneldl_v1_0\/src\/xkerneldl_kerneldl_linux.c",
      "impl\/misc\/drivers\/kerneldl_kerneldl_v1_0\/src\/xkerneldl_kerneldl_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kerneldl_kerneldl_ap_dadd_6_full_dsp_64_ip.tcl",
      "impl\/misc\/kerneldl_kerneldl_ap_ddiv_29_no_dsp_64_ip.tcl",
      "impl\/misc\/kerneldl_kerneldl_ap_dsqrt_28_no_dsp_64_ip.tcl",
      "impl\/misc\/kerneldl_kerneldl_ap_dsub_6_full_dsp_64_ip.tcl",
      "impl\/misc\/kerneldl_kerneldl_ap_fadd_5_full_dsp_32_ip.tcl",
      "impl\/misc\/kerneldl_kerneldl_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/kerneldl_kerneldl_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/kerneldl_kerneldl_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/kerneldl_kerneldl_ap_fptrunc_0_no_dsp_64_ip.tcl",
      "impl\/misc\/kerneldl_kerneldl_ap_sitofp_3_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/inaba\/alveo\/DanQ_fhalf\/_x.hw_emu.xilinx_u200_xdma_201830_2\/kerneldl.hw_emu.xilinx_u200_xdma_201830_2\/kerneldl\/kerneldl\/solution\/.autopilot\/db\/kerneldl.design.xml",
    "DebugDir": "\/home\/inaba\/alveo\/DanQ_fhalf\/_x.hw_emu.xilinx_u200_xdma_201830_2\/kerneldl.hw_emu.xilinx_u200_xdma_201830_2\/kerneldl\/kerneldl\/solution\/.debug",
    "ProtoInst": ["\/home\/inaba\/alveo\/DanQ_fhalf\/_x.hw_emu.xilinx_u200_xdma_201830_2\/kerneldl.hw_emu.xilinx_u200_xdma_201830_2\/kerneldl\/kerneldl\/solution\/.debug\/kerneldl.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "kerneldl_kerneldl_ap_dadd_6_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kerneldl_kerneldl_ap_dadd_6_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kerneldl_kerneldl_ap_ddiv_29_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kerneldl_kerneldl_ap_ddiv_29_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kerneldl_kerneldl_ap_dsqrt_28_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 28 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kerneldl_kerneldl_ap_dsqrt_28_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kerneldl_kerneldl_ap_dsub_6_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kerneldl_kerneldl_ap_dsub_6_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kerneldl_kerneldl_ap_fadd_5_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kerneldl_kerneldl_ap_fadd_5_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kerneldl_kerneldl_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name kerneldl_kerneldl_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kerneldl_kerneldl_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kerneldl_kerneldl_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kerneldl_kerneldl_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kerneldl_kerneldl_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kerneldl_kerneldl_ap_fptrunc_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kerneldl_kerneldl_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kerneldl_kerneldl_ap_sitofp_3_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kerneldl_kerneldl_ap_sitofp_3_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control m_axi_gmemm",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "control",
      "bundle_role": "interrupt"
    },
    "m_axi_gmemm": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmemm",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GMEMM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_control",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "datax_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of datax",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "datax",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of datax"
            }]
        },
        {
          "offset": "0x14",
          "name": "datax_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of datax",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "datax",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of datax"
            }]
        },
        {
          "offset": "0x1c",
          "name": "datay_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of datay",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "datay",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of datay"
            }]
        },
        {
          "offset": "0x20",
          "name": "datay_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of datay",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "datay",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of datay"
            }]
        },
        {
          "offset": "0x28",
          "name": "dout_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of dout",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dout",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of dout"
            }]
        },
        {
          "offset": "0x2c",
          "name": "dout_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of dout",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dout",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of dout"
            }]
        },
        {
          "offset": "0x34",
          "name": "model",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of model",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "model",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of model"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmemm_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmemm_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmemm_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmemm_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmemm_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmemm_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmemm_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmemm_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmemm_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmemm_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmemm_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmemm_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmemm_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmemm_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmemm_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmemm_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmemm_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmemm_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmemm_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmemm_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmemm_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmemm_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmemm_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmemm_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmemm_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmemm_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmemm_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmemm_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmemm_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmemm_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmemm_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmemm_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmemm_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmemm_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmemm_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmemm_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmemm_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmemm_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmemm_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmemm_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmemm_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmemm_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmemm_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmemm_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmemm_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kerneldl",
      "Instances": [
        {
          "ModuleName": "forward",
          "InstanceName": "grp_forward_fu_634",
          "Instances": [{
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_567"
            }]
        },
        {
          "ModuleName": "backward_1",
          "InstanceName": "grp_backward_1_fu_640"
        },
        {
          "ModuleName": "forward_1",
          "InstanceName": "grp_forward_1_fu_648"
        },
        {
          "ModuleName": "backward",
          "InstanceName": "grp_backward_fu_657"
        }
      ]
    },
    "Info": {
      "backward": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backward_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_hls_fptosi_float_i32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kerneldl": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "backward": {
        "Latency": {
          "LatencyBest": "624005",
          "LatencyAvg": "624005",
          "LatencyWorst": "624005",
          "PipelineII": "624005",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.316"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "312000",
            "Latency": "312001",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "312000",
            "Latency": "312000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "555",
          "FF": "139",
          "LUT": "249",
          "URAM": "0",
          "DSP48E": "0"
        }
      },
      "backward_1": {
        "Latency": {
          "LatencyBest": "324792021",
          "LatencyAvg": "324792021",
          "LatencyWorst": "324792021",
          "PipelineII": "324792021",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.342"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "32448000",
            "Latency": "324480006",
            "PipelineII": "10",
            "PipelineDepth": "17"
          },
          {
            "Name": "Loop 2",
            "TripCount": "312000",
            "Latency": "312011",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "7",
          "FF": "1248",
          "LUT": "1280",
          "URAM": "0"
        }
      },
      "forward_1": {
        "Latency": {
          "LatencyBest": "234316003",
          "LatencyAvg": "234316003",
          "LatencyWorst": "234316003",
          "PipelineII": "234316003",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.342"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "4000",
            "Latency": "4000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "312000",
            "Latency": "234312000",
            "PipelineII": "",
            "PipelineDepth": "751",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "104",
                "Latency": "736",
                "PipelineII": "7",
                "PipelineDepth": "16"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "7",
          "FF": "925",
          "LUT": "848",
          "URAM": "0"
        }
      },
      "p_hls_fptosi_float_i32": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.837"
        },
        "Area": {
          "FF": "66",
          "LUT": "440",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "forward": {
        "Latency": {
          "LatencyBest": "2880007",
          "LatencyAvg": "2880007",
          "LatencyWorst": "2880007",
          "PipelineII": "2880007",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.820"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "312000",
            "Latency": "312000",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "24000",
            "Latency": "2568003",
            "PipelineII": "107",
            "PipelineDepth": "111"
          }
        ],
        "Area": {
          "DSP48E": "2",
          "FF": "2552",
          "LUT": "3308",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "kerneldl": {
        "Latency": {
          "LatencyBest": "345285",
          "LatencyAvg": "188442230",
          "LatencyWorst": "326788085",
          "PipelineIIMin": "345286",
          "PipelineIIMax": "326788086",
          "PipelineII": "345286 ~ 326788086",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.820"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "33280",
            "Latency": "33280",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "312000",
            "Latency": "312000",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "4000",
            "Latency": "4001",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 4",
            "TripCount": "312000",
            "Latency": "312000",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 5",
            "TripCount": "312000",
            "Latency": "312004",
            "PipelineII": "1",
            "PipelineDepth": "6"
          },
          {
            "Name": "Loop 6",
            "TripCount": "24000",
            "Latency": "24001",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 7",
            "TripCount": "24000",
            "Latency": "24001",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 8",
            "TripCount": "312000",
            "Latency": "312000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 9",
            "TripCount": "33280",
            "Latency": "33377",
            "PipelineII": "1",
            "PipelineDepth": "99"
          },
          {
            "Name": "Loop 10",
            "TripCount": "33280",
            "Latency": "33280",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 11",
            "TripCount": "312000",
            "Latency": "312097",
            "PipelineII": "1",
            "PipelineDepth": "99"
          },
          {
            "Name": "Loop 12",
            "TripCount": "312000",
            "Latency": "312000",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "3082",
          "DSP48E": "36",
          "FF": "16144",
          "LUT": "16075",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "xocc",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "kerneldl",
    "EnableXoSwEmu": "1",
    "KernelData": {
      "preferredWorkGroupSizeMultiple": "1",
      "workGroupSize": "1",
      "interrupt": "true",
      "debug": "false",
      "compileOptions": "-I \/home\/inaba\/alveo\/DanQ_fhalf\/src\/kernel",
      "name": "kerneldl",
      "vlnv": "xilinx.com:hls:kerneldl:1.0"
    },
    "compileWorkGroupSize": {
      "x": "1",
      "y": "1",
      "z": "1"
    },
    "maxWorkGroupSize": {
      "x": "1",
      "y": "1",
      "z": "1"
    },
    "Args": [
      {
        "id": "0",
        "name": "datax",
        "addressQualifier": "1",
        "port": "M_AXI_GMEMM",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0x10",
        "size": "0x8",
        "type": "float const *"
      },
      {
        "id": "1",
        "name": "datay",
        "addressQualifier": "1",
        "port": "M_AXI_GMEMM",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0x1C",
        "size": "0x8",
        "type": "float*"
      },
      {
        "id": "2",
        "name": "dout",
        "addressQualifier": "1",
        "port": "M_AXI_GMEMM",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0x28",
        "size": "0x8",
        "type": "float const *"
      },
      {
        "id": "3",
        "name": "model",
        "addressQualifier": "0",
        "port": "S_AXI_CONTROL",
        "hostOffset": "0x0",
        "hostSize": "0x4",
        "offset": "0x34",
        "size": "0x4",
        "type": "int"
      }
    ],
    "Ports": [
      {
        "name": "M_AXI_GMEMM",
        "portType": "addressable",
        "mode": "master",
        "base": "0x0",
        "range": "0xFFFFFFFF",
        "dataWidth": "32"
      },
      {
        "name": "S_AXI_CONTROL",
        "portType": "addressable",
        "mode": "slave",
        "base": "0x0",
        "range": "0x1000",
        "dataWidth": "32"
      }
    ]
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-23 11:08:26 JST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
