#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Nov 18 01:25:46 2024
# Process ID: 8920
# Current directory: D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11236 D:\Files\Desktop\NG-ICDesign\Youssef\vivado project\RV32I_CPU\RV32I_CPU.xpr
# Log file: D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/vivado.log
# Journal file: D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU\vivado.jou
# Running On        :ZephyrusG14
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 4900HS with Radeon Graphics         
# CPU Frequency     :2994 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16556 MB
# Swap memory       :6170 MB
# Total Virtual     :22727 MB
# Available Virtual :4372 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/youssef/Desktop/DigitalSystems/RV32I_CPU' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Dev/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1514.961 ; gain = 412.109
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'rapid_cpu_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Dev/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'rapid_cpu_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj rapid_cpu_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/rapid_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/instruction_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'rapid_pkg' is previously defined; ignoring this definition [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/rapid_pkg.sv:3]
INFO: [VRFC 10-311] analyzing module dcache_dm1cycle
INFO: [VRFC 10-311] analyzing module cache_data
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-311] analyzing module cpu_ifetch_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/memory_controller_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_memory_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/fake_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fake_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/writeback_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/execute_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_bench
WARNING: [VRFC 10-3824] variable 'pass' must explicitly be declared as automatic or static [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/execute_bench.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/decode_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/execute_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rapid_cpu_testbench
WARNING: [VRFC 10-2938] 'ex_pc_ext_o' is already implicitly declared on line 86 [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:129]
WARNING: [VRFC 10-2938] 'ex_pc_load_o' is already implicitly declared on line 85 [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/register_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/cpu_ifetch_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ifetch_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1531.840 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_cpu_testbench_behav xil_defaultlib.rapid_cpu_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Dev/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_cpu_testbench_behav xil_defaultlib.rapid_cpu_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_rs2' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:146]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rs2' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:165]
WARNING: [VRFC 10-3823] variable 'ex_pc_ext_o' might have multiple concurrent drivers [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:144]
WARNING: [VRFC 10-3823] variable 'mem_req' might have multiple concurrent drivers [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv:64]
WARNING: [VRFC 10-3129] assignment to input 'mem_req' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.memory_controller_interface
Compiling package xil_defaultlib.rapid_pkg
Compiling package xil_defaultlib.$unit_rapid_pkg_sv_457943007
Compiling module xil_defaultlib.fake_memory
Compiling module xil_defaultlib.dcache_interface(DATA_LENGTH=128...
Compiling module xil_defaultlib.cache_data
Compiling module xil_defaultlib.cache_tag
Compiling module xil_defaultlib.dcache_dm1cycle(iface=dcache_int...
Compiling module xil_defaultlib.cpu_ifetch_unit
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.dcache_interface(DATA_LENGTH=32,...
Compiling module xil_defaultlib.cache_data
Compiling module xil_defaultlib.cache_tag
Compiling module xil_defaultlib.dcache_dm1cycle(iface=dcache_int...
Compiling module xil_defaultlib.cpu_memory_unit
Compiling module xil_defaultlib.writeback_stage
Compiling module xil_defaultlib.rapid_cpu_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot rapid_cpu_testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1531.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rapid_cpu_testbench_behav -key {Behavioral:sim_1:Functional:rapid_cpu_testbench} -tclbatch {rapid_cpu_testbench.tcl} -view {{D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/rapid_cpu_testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/rapid_cpu_testbench_behav.wcfg}
source rapid_cpu_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
Time: 0 | Reset signal applied, i_reset = 0
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
[FAKEMEM] ReadReq  block [00000000]
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] ReadReq  block [00000040]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rapid_cpu_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1636.215 ; gain = 113.926
current_wave_config {rapid_cpu_testbench_behav.wcfg}
rapid_cpu_testbench_behav.wcfg
add_wave {{/rapid_cpu_testbench/mem_stage/iface/addr}} {{/rapid_cpu_testbench/mem_stage/iface/wdata}} {{/rapid_cpu_testbench/mem_stage/iface/wmask}} {{/rapid_cpu_testbench/mem_stage/iface/rdata}} {{/rapid_cpu_testbench/mem_stage/iface/rw}} {{/rapid_cpu_testbench/mem_stage/iface/rvalid}} {{/rapid_cpu_testbench/mem_stage/iface/valid}} {{/rapid_cpu_testbench/mem_stage/iface/ready}} {{/rapid_cpu_testbench/mem_stage/iface/DATA_LENGTH}} {{/rapid_cpu_testbench/mem_stage/iface/ADDR_LENGTH}} 
current_wave_config {rapid_cpu_testbench_behav.wcfg}
rapid_cpu_testbench_behav.wcfg
add_wave {{/rapid_cpu_testbench/mem_stage/dcache/mem_res}} {{/rapid_cpu_testbench/mem_stage/dcache/mem_req}} {{/rapid_cpu_testbench/mem_stage/dcache/state}} {{/rapid_cpu_testbench/mem_stage/dcache/state_nxt}} {{/rapid_cpu_testbench/mem_stage/dcache/tag_read}} {{/rapid_cpu_testbench/mem_stage/dcache/tag_write}} {{/rapid_cpu_testbench/mem_stage/dcache/tag_req}} {{/rapid_cpu_testbench/mem_stage/dcache/data_read}} {{/rapid_cpu_testbench/mem_stage/dcache/data_write}} {{/rapid_cpu_testbench/mem_stage/dcache/data_req}} {{/rapid_cpu_testbench/mem_stage/dcache/addr}} {{/rapid_cpu_testbench/mem_stage/dcache/wmask}} {{/rapid_cpu_testbench/mem_stage/dcache/wdata}} {{/rapid_cpu_testbench/mem_stage/dcache/rw}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_cpu_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Dev/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'rapid_cpu_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj rapid_cpu_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_cpu_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_cpu_testbench_behav xil_defaultlib.rapid_cpu_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Dev/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_cpu_testbench_behav xil_defaultlib.rapid_cpu_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_rs2' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:146]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rs2' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:165]
WARNING: [VRFC 10-3823] variable 'ex_pc_ext_o' might have multiple concurrent drivers [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:144]
WARNING: [VRFC 10-3823] variable 'mem_req' might have multiple concurrent drivers [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv:64]
WARNING: [VRFC 10-3129] assignment to input 'mem_req' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv:64]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Time: 0 | Reset signal applied, i_reset = 0
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
[FAKEMEM] ReadReq  block [00000000]
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] ReadReq  block [00000040]
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2178.844 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Time: 0 | Reset signal applied, i_reset = 0
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
[FAKEMEM] ReadReq  block [00000000]
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] ReadReq  block [00000040]
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2178.844 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_cpu_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj rapid_cpu_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_cpu_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_cpu_testbench_behav xil_defaultlib.rapid_cpu_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Dev/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_cpu_testbench_behav xil_defaultlib.rapid_cpu_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_rs2' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:146]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rs2' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:165]
WARNING: [VRFC 10-3823] variable 'ex_pc_ext_o' might have multiple concurrent drivers [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:144]
WARNING: [VRFC 10-3823] variable 'mem_req' might have multiple concurrent drivers [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv:64]
WARNING: [VRFC 10-3129] assignment to input 'mem_req' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv:64]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Time: 0 | Reset signal applied, i_reset = 0
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
[FAKEMEM] ReadReq  block [00000000]
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] ReadReq  block [00000040]
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.844 ; gain = 0.000
add_bp {D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv} 335
restart
INFO: [Wavedata 42-604] Simulation restarted
step
Stopped at time : 0 fs : File "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/fake_memory.sv" Line 104
step
Stopped at time : 0 fs : File "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/fake_memory.sv" Line 104
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Time: 0 | Reset signal applied, i_reset = 0
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
Stopped at time : 5 ns : File "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv" Line 335
run all
Stopped at time : 5 ns : File "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv" Line 335
run all
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
Stopped at time : 25 ns : File "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv" Line 335
run all
Stopped at time : 25 ns : File "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv" Line 335
run all
[FAKEMEM] ReadReq  block [00000000]
Stopped at time : 35 ns : File "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv" Line 335
run all
Stopped at time : 35 ns : File "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv" Line 335
run 630 ns
Stopped at time : 45 ns : File "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv" Line 335
run 630 ns
Stopped at time : 45 ns : File "D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv" Line 335
remove_bps -file {D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv} -line 335
run 630 ns
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] ReadReq  block [00000040]
add_bp {D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv} 318
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Time: 0 | Reset signal applied, i_reset = 0
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 5ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 15ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
[FAKEMEM] ReadReq  block [00000000]
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 45ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 55ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:137
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:149
WARNING: 65ns : none of the conditions were true for unique case from File:D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:164
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] ReadReq  block [00000040]
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2718.043 ; gain = 0.000
relaunch_sim
