Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep 27 13:28:27 2021
| Host         : Brandon-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_top_timing_summary_routed.rpt -pb test_top_timing_summary_routed.pb -rpx test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : test_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.718        0.000                      0                   11        0.187        0.000                      0                   11        2.000        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iCLK                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iCLK                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        7.718        0.000                      0                   11        0.187        0.000                      0                   11        4.500        0.000                       0                    13  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iCLK
  To Clock:  iCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iCLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 i2s_test/CLKcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.799ns (40.705%)  route 1.164ns (59.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.620    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.139 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.933    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.832 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.860    -0.972    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478    -0.494 r  i2s_test/CLKcount_reg[3]/Q
                         net (fo=6, routed)           0.781     0.287    i2s_test/CLKcount[3]
    SLICE_X112Y85        LUT4 (Prop_lut4_I3_O)        0.321     0.608 r  i2s_test/CLKcount[3]_i_1/O
                         net (fo=1, routed)           0.382     0.991    i2s_test/CLKcount_0[3]
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  iCLK (IN)
                         net (fo=0)                   0.000    10.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.272    11.272 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.434    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.620 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.632    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.723 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.681     8.404    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[3]/C
                         clock pessimism              0.624     9.028    
                         clock uncertainty           -0.072     8.956    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.247     8.709    i2s_test/CLKcount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 i2s_test/CLKcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/sBclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.766ns (40.260%)  route 1.137ns (59.740%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.620    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.139 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.933    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.832 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.860    -0.972    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.518    -0.454 f  i2s_test/CLKcount_reg[2]/Q
                         net (fo=6, routed)           0.855     0.400    i2s_test/CLKcount[2]
    SLICE_X112Y85        LUT2 (Prop_lut2_I1_O)        0.124     0.524 r  i2s_test/sBclk_i_2/O
                         net (fo=1, routed)           0.282     0.806    i2s_test/sBclk_i_2_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I0_O)        0.124     0.930 r  i2s_test/sBclk_i_1/O
                         net (fo=1, routed)           0.000     0.930    i2s_test/sBclk_i_1_n_0
    SLICE_X112Y85        FDCE                                         r  i2s_test/sBclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  iCLK (IN)
                         net (fo=0)                   0.000    10.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.272    11.272 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.434    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.620 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.632    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.723 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.681     8.404    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/sBclk_reg/C
                         clock pessimism              0.624     9.028    
                         clock uncertainty           -0.072     8.956    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)        0.079     9.035    i2s_test/sBclk_reg
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 i2s_test/CLKcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.773ns (45.647%)  route 0.920ns (54.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.620    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.139 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.933    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.832 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.860    -0.972    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478    -0.494 r  i2s_test/CLKcount_reg[3]/Q
                         net (fo=6, routed)           0.920     0.426    i2s_test/CLKcount[3]
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.295     0.721 r  i2s_test/CLKcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.721    i2s_test/CLKcount_0[4]
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  iCLK (IN)
                         net (fo=0)                   0.000    10.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.272    11.272 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.434    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.620 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.632    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.723 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.681     8.404    i2s_test/CLK
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[4]/C
                         clock pessimism              0.602     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X113Y85        FDCE (Setup_fdce_C_D)        0.029     8.963    i2s_test/CLKcount_reg[4]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 i2s_test/CLKcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.580ns (36.695%)  route 1.001ns (63.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.620    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.139 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.933    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.832 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.860    -0.972    i2s_test/CLK
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.456    -0.516 f  i2s_test/CLKcount_reg[4]/Q
                         net (fo=5, routed)           1.001     0.484    i2s_test/CLKcount[4]
    SLICE_X112Y85        LUT6 (Prop_lut6_I4_O)        0.124     0.608 r  i2s_test/CLKcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.608    i2s_test/CLKcount_0[2]
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  iCLK (IN)
                         net (fo=0)                   0.000    10.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.272    11.272 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.434    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.620 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.632    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.723 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.681     8.404    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[2]/C
                         clock pessimism              0.602     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)        0.077     9.011    i2s_test/CLKcount_reg[2]
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 i2s_test/CLKcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.580ns (36.929%)  route 0.991ns (63.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.620    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.139 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.933    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.832 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.860    -0.972    i2s_test/CLK
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  i2s_test/CLKcount_reg[4]/Q
                         net (fo=5, routed)           0.991     0.474    i2s_test/CLKcount[4]
    SLICE_X112Y85        LUT6 (Prop_lut6_I4_O)        0.124     0.598 r  i2s_test/CLKcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.598    i2s_test/CLKcount_0[5]
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  iCLK (IN)
                         net (fo=0)                   0.000    10.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.272    11.272 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.434    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.620 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.632    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.723 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.681     8.404    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[5]/C
                         clock pessimism              0.602     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)        0.081     9.015    i2s_test/CLKcount_reg[5]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 i2s_test/CLKcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.816%)  route 0.914ns (61.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.620    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.139 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.933    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.832 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.856    -0.976    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.520 f  i2s_test/CLKcnt_reg[0]/Q
                         net (fo=4, routed)           0.914     0.394    i2s_test/CLKcnt[0]
    SLICE_X113Y67        LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i2s_test/CLKcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.518    i2s_test/CLKcnt[0]_i_1_n_0
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  iCLK (IN)
                         net (fo=0)                   0.000    10.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.272    11.272 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.434    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.620 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.632    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.723 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.678     8.401    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[0]/C
                         clock pessimism              0.623     9.024    
                         clock uncertainty           -0.072     8.952    
    SLICE_X113Y67        FDCE (Setup_fdce_C_D)        0.029     8.981    i2s_test/CLKcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 i2s_test/CLKcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/sMclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.606ns (39.863%)  route 0.914ns (60.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.620    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.139 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.933    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.832 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.856    -0.976    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.520 r  i2s_test/CLKcnt_reg[0]/Q
                         net (fo=4, routed)           0.914     0.394    i2s_test/CLKcnt[0]
    SLICE_X113Y67        LUT4 (Prop_lut4_I2_O)        0.150     0.544 r  i2s_test/sMclk_i_1/O
                         net (fo=1, routed)           0.000     0.544    i2s_test/sMclk_i_1_n_0
    SLICE_X113Y67        FDCE                                         r  i2s_test/sMclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  iCLK (IN)
                         net (fo=0)                   0.000    10.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.272    11.272 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.434    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.620 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.632    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.723 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.678     8.401    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/sMclk_reg/C
                         clock pessimism              0.623     9.024    
                         clock uncertainty           -0.072     8.952    
    SLICE_X113Y67        FDCE (Setup_fdce_C_D)        0.075     9.027    i2s_test/sMclk_reg
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 i2s_test/CLKcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.580ns (41.411%)  route 0.821ns (58.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.620    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.139 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.933    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.832 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.860    -0.972    i2s_test/CLK
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.456    -0.516 f  i2s_test/CLKcount_reg[4]/Q
                         net (fo=5, routed)           0.821     0.304    i2s_test/CLKcount[4]
    SLICE_X113Y85        LUT6 (Prop_lut6_I4_O)        0.124     0.428 r  i2s_test/CLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.428    i2s_test/CLKcount_0[1]
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  iCLK (IN)
                         net (fo=0)                   0.000    10.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.272    11.272 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.434    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.620 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.632    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.723 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.681     8.404    i2s_test/CLK
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[1]/C
                         clock pessimism              0.624     9.028    
                         clock uncertainty           -0.072     8.956    
    SLICE_X113Y85        FDCE (Setup_fdce_C_D)        0.031     8.987    i2s_test/CLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 i2s_test/CLKcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.743ns (52.028%)  route 0.685ns (47.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.620    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.139 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.933    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.832 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.856    -0.976    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDCE (Prop_fdce_C_Q)         0.419    -0.557 r  i2s_test/CLKcnt_reg[2]/Q
                         net (fo=3, routed)           0.685     0.128    i2s_test/CLKcnt[2]
    SLICE_X113Y67        LUT3 (Prop_lut3_I2_O)        0.324     0.452 r  i2s_test/CLKcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.452    i2s_test/CLKcnt[2]_i_1_n_0
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  iCLK (IN)
                         net (fo=0)                   0.000    10.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.272    11.272 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.434    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.620 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.632    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.723 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.678     8.401    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[2]/C
                         clock pessimism              0.623     9.024    
                         clock uncertainty           -0.072     8.952    
    SLICE_X113Y67        FDCE (Setup_fdce_C_D)        0.075     9.027    i2s_test/CLKcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  8.575    

Slack (MET) :             8.633ns  (required time - arrival time)
  Source:                 i2s_test/CLKcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.580ns (43.733%)  route 0.746ns (56.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.620    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.139 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.933    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.832 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.856    -0.976    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.520 r  i2s_test/CLKcnt_reg[0]/Q
                         net (fo=4, routed)           0.746     0.226    i2s_test/CLKcnt[0]
    SLICE_X113Y67        LUT2 (Prop_lut2_I1_O)        0.124     0.350 r  i2s_test/CLKcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    i2s_test/CLKcnt[1]_i_1_n_0
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  iCLK (IN)
                         net (fo=0)                   0.000    10.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.272    11.272 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.434    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.620 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.632    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.723 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          1.678     8.401    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[1]/C
                         clock pessimism              0.623     9.024    
                         clock uncertainty           -0.072     8.952    
    SLICE_X113Y67        FDCE (Setup_fdce_C_D)        0.031     8.983    i2s_test/CLKcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  8.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i2s_test/CLKcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.852    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.761 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.064    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.038 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.632    -0.407    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.164    -0.243 f  i2s_test/CLKcount_reg[5]/Q
                         net (fo=5, routed)           0.083    -0.159    i2s_test/CLKcount[5]
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.045    -0.114 r  i2s_test/CLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    i2s_test/CLKcount_0[1]
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.220    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.187 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.435    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.406 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.903    -0.503    i2s_test/CLK
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[1]/C
                         clock pessimism              0.110    -0.394    
    SLICE_X113Y85        FDCE (Hold_fdce_C_D)         0.092    -0.302    i2s_test/CLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i2s_test/CLKcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.852    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.761 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.064    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.038 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.632    -0.407    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.148    -0.259 r  i2s_test/CLKcount_reg[3]/Q
                         net (fo=6, routed)           0.086    -0.173    i2s_test/CLKcount[3]
    SLICE_X112Y85        LUT6 (Prop_lut6_I3_O)        0.098    -0.075 r  i2s_test/CLKcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    i2s_test/CLKcount_0[5]
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.220    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.187 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.435    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.406 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.903    -0.503    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[5]/C
                         clock pessimism              0.097    -0.407    
    SLICE_X112Y85        FDCE (Hold_fdce_C_D)         0.121    -0.286    i2s_test/CLKcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i2s_test/CLKcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.852    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.761 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.064    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.038 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.632    -0.407    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.148    -0.259 r  i2s_test/CLKcount_reg[3]/Q
                         net (fo=6, routed)           0.088    -0.171    i2s_test/CLKcount[3]
    SLICE_X112Y85        LUT6 (Prop_lut6_I3_O)        0.098    -0.073 r  i2s_test/CLKcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    i2s_test/CLKcount_0[2]
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.220    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.187 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.435    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.406 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.903    -0.503    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[2]/C
                         clock pessimism              0.097    -0.407    
    SLICE_X112Y85        FDCE (Hold_fdce_C_D)         0.120    -0.287    i2s_test/CLKcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i2s_test/CLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/sBclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.070%)  route 0.171ns (47.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.852    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.761 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.064    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.038 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.632    -0.407    i2s_test/CLK
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  i2s_test/CLKcount_reg[1]/Q
                         net (fo=6, routed)           0.171    -0.094    i2s_test/CLKcount[1]
    SLICE_X112Y85        LUT6 (Prop_lut6_I2_O)        0.045    -0.049 r  i2s_test/sBclk_i_1/O
                         net (fo=1, routed)           0.000    -0.049    i2s_test/sBclk_i_1_n_0
    SLICE_X112Y85        FDCE                                         r  i2s_test/sBclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.220    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.187 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.435    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.406 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.903    -0.503    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/sBclk_reg/C
                         clock pessimism              0.110    -0.394    
    SLICE_X112Y85        FDCE (Hold_fdce_C_D)         0.121    -0.273    i2s_test/sBclk_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 i2s_test/CLKcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.852    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.761 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.064    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.038 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.632    -0.407    i2s_test/CLK
    SLICE_X112Y85        FDCE                                         r  i2s_test/CLKcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.164    -0.243 r  i2s_test/CLKcount_reg[2]/Q
                         net (fo=6, routed)           0.128    -0.115    i2s_test/CLKcount[2]
    SLICE_X113Y85        LUT6 (Prop_lut6_I0_O)        0.045    -0.070 r  i2s_test/CLKcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    i2s_test/CLKcount_0[4]
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.220    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.187 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.435    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.406 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.903    -0.503    i2s_test/CLK
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[4]/C
                         clock pessimism              0.110    -0.394    
    SLICE_X113Y85        FDCE (Hold_fdce_C_D)         0.091    -0.303    i2s_test/CLKcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i2s_test/sMclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/sMclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.230ns (58.336%)  route 0.164ns (41.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.852    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.761 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.064    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.038 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.630    -0.409    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/sMclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDCE (Prop_fdce_C_Q)         0.128    -0.281 r  i2s_test/sMclk_reg/Q
                         net (fo=2, routed)           0.164    -0.116    i2s_test/oMCLK_OBUF
    SLICE_X113Y67        LUT4 (Prop_lut4_I3_O)        0.102    -0.014 r  i2s_test/sMclk_i_1/O
                         net (fo=1, routed)           0.000    -0.014    i2s_test/sMclk_i_1_n_0
    SLICE_X113Y67        FDCE                                         r  i2s_test/sMclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.220    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.187 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.435    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.406 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.900    -0.506    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/sMclk_reg/C
                         clock pessimism              0.098    -0.409    
    SLICE_X113Y67        FDCE (Hold_fdce_C_D)         0.107    -0.302    i2s_test/sMclk_reg
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 i2s_test/CLKcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.422%)  route 0.230ns (55.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.852    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.761 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.064    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.038 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.630    -0.409    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.268 r  i2s_test/CLKcnt_reg[1]/Q
                         net (fo=4, routed)           0.230    -0.037    i2s_test/CLKcnt[1]
    SLICE_X113Y67        LUT3 (Prop_lut3_I0_O)        0.043     0.006 r  i2s_test/CLKcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.006    i2s_test/CLKcnt[2]_i_1_n_0
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.220    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.187 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.435    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.406 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.900    -0.506    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[2]/C
                         clock pessimism              0.098    -0.409    
    SLICE_X113Y67        FDCE (Hold_fdce_C_D)         0.107    -0.302    i2s_test/CLKcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 i2s_test/CLKcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.852    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.761 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.064    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.038 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.630    -0.409    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.268 r  i2s_test/CLKcnt_reg[1]/Q
                         net (fo=4, routed)           0.230    -0.037    i2s_test/CLKcnt[1]
    SLICE_X113Y67        LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  i2s_test/CLKcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.008    i2s_test/CLKcnt[1]_i_1_n_0
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.220    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.187 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.435    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.406 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.900    -0.506    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[1]/C
                         clock pessimism              0.098    -0.409    
    SLICE_X113Y67        FDCE (Hold_fdce_C_D)         0.092    -0.317    i2s_test/CLKcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 i2s_test/CLKcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.852    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.761 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.064    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.038 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.630    -0.409    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.268 r  i2s_test/CLKcnt_reg[1]/Q
                         net (fo=4, routed)           0.230    -0.037    i2s_test/CLKcnt[1]
    SLICE_X113Y67        LUT3 (Prop_lut3_I0_O)        0.045     0.008 r  i2s_test/CLKcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.008    i2s_test/CLKcnt[0]_i_1_n_0
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.220    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.187 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.435    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.406 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.900    -0.506    i2s_test/CLK
    SLICE_X113Y67        FDCE                                         r  i2s_test/CLKcnt_reg[0]/C
                         clock pessimism              0.098    -0.409    
    SLICE_X113Y67        FDCE (Hold_fdce_C_D)         0.091    -0.318    i2s_test/CLKcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i2s_test/CLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_test/CLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.396%)  route 0.263ns (58.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.852    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.761 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.064    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.038 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.632    -0.407    i2s_test/CLK
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.266 f  i2s_test/CLKcount_reg[0]/Q
                         net (fo=7, routed)           0.263    -0.002    i2s_test/CLKcount[0]
    SLICE_X113Y85        LUT1 (Prop_lut1_I0_O)        0.045     0.043 r  i2s_test/CLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.043    i2s_test/CLKcount[0]_i_1_n_0
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  iCLK (IN)
                         net (fo=0)                   0.000     0.000    glue/clk_wiz_0_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  glue/clk_wiz_0_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.220    glue/clk_wiz_0_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.187 r  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.435    glue/clk_wiz_0_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.406 r  glue/clk_wiz_0_instance/inst/clkout1_buf/O
                         net (fo=11, routed)          0.903    -0.503    i2s_test/CLK
    SLICE_X113Y85        FDCE                                         r  i2s_test/CLKcount_reg[0]/C
                         clock pessimism              0.097    -0.407    
    SLICE_X113Y85        FDCE (Hold_fdce_C_D)         0.092    -0.315    i2s_test/CLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   glue/clk_wiz_0_instance/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y67    i2s_test/CLKcnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y67    i2s_test/CLKcnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y67    i2s_test/CLKcnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y85    i2s_test/CLKcount_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y85    i2s_test/CLKcount_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y85    i2s_test/CLKcount_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y85    i2s_test/CLKcount_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y85    i2s_test/CLKcount_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    i2s_test/CLKcnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    i2s_test/CLKcnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    i2s_test/CLKcnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    i2s_test/sMclk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y85    i2s_test/CLKcount_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y85    i2s_test/CLKcount_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y85    i2s_test/CLKcount_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y85    i2s_test/CLKcount_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y85    i2s_test/CLKcount_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y85    i2s_test/CLKcount_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y85    i2s_test/CLKcount_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y85    i2s_test/CLKcount_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y85    i2s_test/CLKcount_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y85    i2s_test/CLKcount_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y85    i2s_test/CLKcount_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y85    i2s_test/CLKcount_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y85    i2s_test/sBclk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    i2s_test/CLKcnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    i2s_test/CLKcnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    i2s_test/CLKcnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   glue/clk_wiz_0_instance/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  glue/clk_wiz_0_instance/inst/mmcm_adv_inst/CLKFBOUT



